=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.004429 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003328/0 sec (0.00132/0 sec, 0.002008/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001258/0 sec (0.000592/0.000592 sec, 0.000666/0.000666 sec )
[LOG] Total clause minimization time: 0.001472/0 sec (0.000429/0.000429 sec, 0.001043/0.001043 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.004985 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.003797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002709/0 sec (0.001005/0 sec, 0.001704/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001038/0 sec (0.000428/0.000428 sec, 0.00061/0.00061 sec )
[LOG] Total clause minimization time: 0.001147/0 sec (0.000314/0.000314 sec, 0.000833/0.000833 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.004264 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.041159 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039604/0 sec (0.003754/0 sec, 0.005044/0 sec, 0.00855/0 sec, 0.022256/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.014397/0 sec (0.001702/0.001702 sec, 0.001918/0.001918 sec, 0.002849/0.002849 sec, 0.007928/0.007928 sec )
[LOG] Total clause minimization time: 0.022581/0 sec (0.00146/0.00146 sec, 0.00263/0.00263 sec, 0.005093/0.005093 sec, 0.013398/0.013398 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.04183 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 152 8 2 1 140
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.03474 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 90 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033263/0 sec (0.002652/0 sec, 0.003903/0 sec, 0.007305/0 sec, 0.019403/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.012195/0 sec (0.001173/0.001173 sec, 0.001528/0.001528 sec, 0.002649/0.002649 sec, 0.006845/0.006845 sec )
[LOG] Total clause minimization time: 0.018822/0 sec (0.001018/0.001018 sec, 0.00197/0.00197 sec, 0.004122/0.004122 sec, 0.011712/0.011712 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.03538 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 149 8 2 1 137
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.332974 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 619 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 617 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.329914/0 sec (0.006543/0 sec, 0.0081/0 sec, 0.011757/0 sec, 0.027912/0 sec, 0.073717/0 sec, 0.201885/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.089151/0 sec (0.003138/0.003138 sec, 0.003575/0.003575 sec, 0.00411/0.00411 sec, 0.009531/0.009531 sec, 0.021032/0.021032 sec, 0.047765/0.047765 sec )
[LOG] Total clause minimization time: 0.229622/0 sec (0.002601/0.002601 sec, 0.003833/0.003833 sec, 0.006845/0.006845 sec, 0.017216/0.017216 sec, 0.050529/0.050529 sec, 0.148598/0.148598 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.333837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 736 12 2 1 718
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.310674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 633 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.307846/0 sec (0.004319/0 sec, 0.005835/0 sec, 0.009754/0 sec, 0.023353/0 sec, 0.06618/0 sec, 0.198405/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.078898/0 sec (0.001939/0.001939 sec, 0.002417/0.002417 sec, 0.003552/0.003552 sec, 0.007727/0.007727 sec, 0.019591/0.019591 sec, 0.043672/0.043672 sec )
[LOG] Total clause minimization time: 0.219011/0 sec (0.001773/0.001773 sec, 0.002867/0.002867 sec, 0.005527/0.005527 sec, 0.014643/0.014643 sec, 0.044625/0.044625 sec, 0.149576/0.149576 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.311431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 726 12 2 1 708
=====================  add8n.aag =====================
[LOG] Relation determinization time: 4.16708 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3464 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3462 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.15705/5 sec (0.009768/0 sec, 0.011075/0 sec, 0.015372/0 sec, 0.031577/0 sec, 0.082934/1 sec, 0.229178/0 sec, 0.79351/1 sec, 2.98364/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.773542/0 sec (0.00468/0.00468 sec, 0.004577/0.004577 sec, 0.005395/0.005395 sec, 0.010638/0.010638 sec, 0.023031/0.023031 sec, 0.051651/0.051651 sec, 0.152266/0.152266 sec, 0.521304/0.521304 sec )
[LOG] Total clause minimization time: 3.30839/5 sec (0.004081/0.004081 sec, 0.005602/0.005602 sec, 0.008962/0.008962 sec, 0.019579/0.019579 sec, 0.057513/0.057513 sec, 0.171843/0.171843 sec, 0.625462/0.625462 sec, 2.41534/2.41534 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 4.16821 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.79 sec (Real time) / 4.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.04 sec (Real time) / 4.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3625 16 2 1 3601
=====================  add8y.aag =====================
[LOG] Relation determinization time: 4.11171 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3559 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3557 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.10172/4 sec (0.005929/0 sec, 0.007649/0 sec, 0.012591/0 sec, 0.027721/0 sec, 0.072687/0 sec, 0.196597/0 sec, 0.757564/1 sec, 3.02099/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.721859/1 sec (0.002644/0.002644 sec, 0.003197/0.003197 sec, 0.004495/0.004495 sec, 0.00914/0.00914 sec, 0.02117/0.02117 sec, 0.04398/0.04398 sec, 0.136695/0.136695 sec, 0.500538/0.500538 sec )
[LOG] Total clause minimization time: 3.30648/3 sec (0.00247/0.00247 sec, 0.003753/0.003753 sec, 0.007265/0.007265 sec, 0.017397/0.017397 sec, 0.049347/0.049347 sec, 0.147292/0.147292 sec, 0.605921/0.605921 sec, 2.47303/2.47303 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 4.11272 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.75 sec (Real time) / 4.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.36 sec (Real time) / 4.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3684 16 2 1 3660
=====================  add10n.aag =====================
[LOG] Relation determinization time: 63.603 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 15105 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15103 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 63.5494/64 sec (0.012783/0 sec, 0.014183/0 sec, 0.01973/0 sec, 0.037739/0 sec, 0.092054/0 sec, 0.237199/1 sec, 0.819766/1 sec, 3.09236/3 sec, 11.4039/11 sec, 47.8197/48 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 6.73842/7 sec (0.005954/0.005954 sec, 0.006039/0.006039 sec, 0.007311/0.007311 sec, 0.013176/0.013176 sec, 0.025773/0.025773 sec, 0.056255/0.056255 sec, 0.159935/0.159935 sec, 0.553051/0.553051 sec, 1.25645/1.25645 sec, 4.65448/4.65448 sec )
[LOG] Total clause minimization time: 55.8893/55 sec (0.005525/0.005525 sec, 0.007053/0.007053 sec, 0.011207/0.011207 sec, 0.023002/0.023002 sec, 0.06347/0.06347 sec, 0.174874/0.174874 sec, 0.64348/0.64348 sec, 2.49088/2.49088 sec, 9.96206/9.96206 sec, 42.5078/42.5078 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 63.6045 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.42 sec (Real time) / 65.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.13 sec (Real time) / 8.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.11 sec (Real time) / 6.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15310 20 2 1 15280
=====================  add10y.aag =====================
[LOG] Relation determinization time: 64.707 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 15800 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15799 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 64.6531/65 sec (0.007616/0 sec, 0.0097/0 sec, 0.015372/0 sec, 0.031366/0 sec, 0.079435/0 sec, 0.219889/0 sec, 0.786342/1 sec, 3.07226/3 sec, 11.5209/12 sec, 48.9102/49 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 6.01742/10 sec (0.003334/0.003334 sec, 0.004024/0.004024 sec, 0.005522/0.005522 sec, 0.009998/0.009998 sec, 0.021973/0.021973 sec, 0.047409/0.047409 sec, 0.14523/0.14523 sec, 0.52024/0.52024 sec, 1.14364/1.14364 sec, 4.11605/4.11605 sec )
[LOG] Total clause minimization time: 57.7309/53 sec (0.003249/0.003249 sec, 0.004826/0.004826 sec, 0.008874/0.008874 sec, 0.020032/0.020032 sec, 0.055093/0.055093 sec, 0.166656/0.166656 sec, 0.625274/0.625274 sec, 2.50134/2.50134 sec, 10.2065/10.2065 sec, 44.1391/44.1391 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 64.7082 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 67.57 sec (Real time) / 66.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.01 sec (Real time) / 8.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.16 sec (Real time) / 7.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15960 20 2 1 15929
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1200.98 sec CPU time.
[LOG] Relation determinization time: 1210 sec real time.
[LOG] Final circuit size: 67205 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67204 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1200.7/1202 sec (0.015692/0 sec, 0.017717/0 sec, 0.024022/0 sec, 0.045246/0 sec, 0.101426/0 sec, 0.270408/0 sec, 0.864509/1 sec, 3.34891/4 sec, 11.4688/11 sec, 47.6334/48 sec, 206.39/206 sec, 930.519/932 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 87.2767/80 sec (0.007128/0.007128 sec, 0.00741/0.00741 sec, 0.009299/0.009299 sec, 0.015058/0.015058 sec, 0.02866/0.02866 sec, 0.055854/0.055854 sec, 0.167061/0.167061 sec, 0.59018/0.59018 sec, 1.23069/1.23069 sec, 4.33646/4.33646 sec, 15.2082/15.2082 sec, 65.6207/65.6207 sec )
[LOG] Total clause minimization time: 1095.06/1105 sec (0.006973/0.006973 sec, 0.008878/0.008878 sec, 0.013179/0.013179 sec, 0.028204/0.028204 sec, 0.069716/0.069716 sec, 0.208275/0.208275 sec, 0.68039/0.68039 sec, 2.70751/2.70751 sec, 10.0628/10.0628 sec, 42.6674/42.6674 sec, 188.66/188.66 sec, 849.95/849.95 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1200.98 sec CPU time.
[LOG] Overall execution time: 1210 sec real time.
Synthesis time: 1210.07 sec (Real time) / 1203.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.51 sec (Real time) / 20.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 113.62 sec (Real time) / 113.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67455 24 2 1 67418
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1271.56 sec CPU time.
[LOG] Relation determinization time: 1282 sec real time.
[LOG] Final circuit size: 71224 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 71222 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1271.25/1273 sec (0.009356/0 sec, 0.011744/0 sec, 0.017741/0 sec, 0.035082/1 sec, 0.08961/0 sec, 0.234334/0 sec, 0.883718/1 sec, 3.24843/3 sec, 11.4619/11 sec, 49.0963/50 sec, 211.23/211 sec, 994.935/996 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 90.1187/92 sec (0.004078/0.004078 sec, 0.004817/0.004817 sec, 0.006539/0.006539 sec, 0.011297/0.011297 sec, 0.023903/0.023903 sec, 0.049024/0.049024 sec, 0.147957/0.147957 sec, 0.527908/0.527908 sec, 1.2341/1.2341 sec, 4.55957/4.55957 sec, 15.114/15.114 sec, 68.4355/68.4355 sec )
[LOG] Total clause minimization time: 1161.58/1153 sec (0.004025/0.004025 sec, 0.005902/0.005902 sec, 0.010024/0.010024 sec, 0.022301/0.022301 sec, 0.062983/0.062983 sec, 0.179187/0.179187 sec, 0.718828/0.718828 sec, 2.66992/2.66992 sec, 10.0484/10.0484 sec, 43.8906/43.8906 sec, 193.605/193.605 sec, 910.366/910.366 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1271.56 sec CPU time.
[LOG] Overall execution time: 1282 sec real time.
Synthesis time: 1281.21 sec (Real time) / 1273.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.51 sec (Real time) / 23.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 154.29 sec (Real time) / 153.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 71417 24 2 1 71381
=====================  add14n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9962.30 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9971.26 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9952.47 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9953.90 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9952.80 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9961.33 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9944.88 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9911.29 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000587/0 sec (0.000587/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000234/0 sec (0.000234/0.000234 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001242 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00022/0 sec (0.00022/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001873 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000752/0 sec (0.000752/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000312/0 sec (0.000312/0.000312 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002529 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000256/0 sec (0.000256/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002112 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000956/0 sec (0.000956/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000412/0 sec (0.000412/0.000412 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001368 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000312/0 sec (0.000312/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001944 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002364 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001159/0 sec (0.001159/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000515/0 sec (0.000515/0.000515 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000344/0 sec (0.000344/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001379/0 sec (0.001379/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000635/0 sec (0.000635/0.000635 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000385/0 sec (0.000385/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001779/0 sec (0.001779/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000967/0 sec (0.000967/0.000967 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000441/0 sec (0.000441/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002301 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002937 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001536/0 sec (0.001536/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000619/0 sec (0.000619/0.000619 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003987 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000482/0 sec (0.000482/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003133 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001702/0 sec (0.001702/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000677/0 sec (0.000677/0.000677 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004276 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001721 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000542/0 sec (0.000542/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001901/0 sec (0.001901/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00077/0 sec (0.00077/0.00077 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004641 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000585/0 sec (0.000585/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003661 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002115/0 sec (0.002115/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000809/0 sec (0.000809/0.000809 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0051 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.21 sec (Real time) / 5.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001855 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000627/0 sec (0.000627/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00271 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004485 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002743/0 sec (0.002743/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001091/0 sec (0.001091/0.001091 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 704.84 sec (Real time) / 694.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002182 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000808/0 sec (0.000808/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.88 sec (Real time) / 433.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005698 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003649/0 sec (0.003649/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00146/0 sec (0.00146/0.00146 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00848 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9928.20 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002595 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001054/0 sec (0.001054/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003983 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9912.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007954 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005537/0 sec (0.005537/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002784/0 sec (0.002784/0.002784 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011637 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9915.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001278/0 sec (0.001278/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004745 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9917.70 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005372/0 sec (0.005372/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00214/0 sec (0.00214/0.00214 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012765 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.28 sec (Real time) / 9921.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00149/0 sec (0.00149/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9916.49 sec (Real time) / 9832.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00065/0 sec (0.00065/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000359/0 sec (0.000359/0.000359 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.00165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000361/0 sec (0.000361/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000118/0 sec (0.000118/0.000118 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000862/0 sec (0.000862/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000504/0 sec (0.000504/0.000504 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002839 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001657 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000351/0 sec (0.000351/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000134/0 sec (0.000134/0.000134 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00228 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.009651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008007/0 sec (0.004457/0 sec, 0.001836/0 sec, 0.001714/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00436/0 sec (0.001895/0.001895 sec, 0.001293/0.001293 sec, 0.001172/0.001172 sec )
[LOG] Total clause minimization time: 0.00188/0 sec (0.00188/0.00188 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.005864 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004333/0 sec (0.002498/0 sec, 0.000951/0 sec, 0.000884/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002108/0 sec (0.001016/0.001016 sec, 0.000571/0.000571 sec, 0.000521/0.000521 sec )
[LOG] Total clause minimization time: 0.001007/0 sec (0.001007/0.001007 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00669 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.009061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007501/0 sec (0.003865/0 sec, 0.001836/0 sec, 0.0018/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.004359/0 sec (0.00165/0.00165 sec, 0.001376/0.001376 sec, 0.001333/0.001333 sec )
[LOG] Total clause minimization time: 0.001619/0 sec (0.001619/0.001619 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.004132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002625/0 sec (0.001425/0 sec, 0.00068/0 sec, 0.00052/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001156/0 sec (0.00054/0.00054 sec, 0.000388/0.000388 sec, 0.000228/0.000228 sec )
[LOG] Total clause minimization time: 0.000521/0 sec (0.000521/0.000521 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0049 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.068429 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.065404/0 sec (0.024052/0 sec, 0.012111/0 sec, 0.008413/0 sec, 0.007478/0 sec, 0.005058/0 sec, 0.00422/0 sec, 0.004072/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.040651/0 sec (0.007582/0.007582 sec, 0.010739/0.010739 sec, 0.007084/0.007084 sec, 0.006055/0.006055 sec, 0.003712/0.003712 sec, 0.002806/0.002806 sec, 0.002673/0.002673 sec )
[LOG] Total clause minimization time: 0.014819/0 sec (0.014819/0.014819 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.069952 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.040761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038229/0 sec (0.014604/0 sec, 0.008069/0 sec, 0.004429/0 sec, 0.003738/0 sec, 0.002742/0 sec, 0.002457/0 sec, 0.00219/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021563/0 sec (0.004069/0.004069 sec, 0.007041/0.007041 sec, 0.003418/0.003418 sec, 0.002763/0.002763 sec, 0.001711/0.001711 sec, 0.001395/0.001395 sec, 0.001166/0.001166 sec )
[LOG] Total clause minimization time: 0.009499/0 sec (0.009499/0.009499 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04193 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.046934 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044129/0 sec (0.015282/0 sec, 0.008897/0 sec, 0.005548/0 sec, 0.004381/0 sec, 0.003376/0 sec, 0.003441/0 sec, 0.003204/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.026473/0 sec (0.004565/0.004565 sec, 0.007698/0.007698 sec, 0.00442/0.00442 sec, 0.003246/0.003246 sec, 0.002193/0.002193 sec, 0.002262/0.002262 sec, 0.002089/0.002089 sec )
[LOG] Total clause minimization time: 0.009416/0 sec (0.009416/0.009416 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.048195 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.029585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027212/0 sec (0.010228/0 sec, 0.007011/0 sec, 0.003348/0 sec, 0.002422/0 sec, 0.00156/0 sec, 0.001507/0 sec, 0.001136/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.014769/0 sec (0.002613/0.002613 sec, 0.006148/0.006148 sec, 0.002567/0.002567 sec, 0.001629/0.001629 sec, 0.000751/0.000751 sec, 0.000689/0.000689 sec, 0.000372/0.000372 sec )
[LOG] Total clause minimization time: 0.006793/0 sec (0.006793/0.006793 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030585 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.831725 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.810473/1 sec (0.398144/1 sec, 0.132332/0 sec, 0.05682/0 sec, 0.037403/0 sec, 0.042848/0 sec, 0.030352/0 sec, 0.027676/0 sec, 0.026409/0 sec, 0.022547/0 sec, 0.02017/0 sec, 0.015772/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.354904/0 sec (0.048653/0.048653 sec, 0.120838/0.120838 sec, 0.046394/0.046394 sec, 0.026807/0.026807 sec, 0.032087/0.032087 sec, 0.019858/0.019858 sec, 0.017017/0.017017 sec, 0.015588/0.015588 sec, 0.011637/0.011637 sec, 0.009894/0.009894 sec, 0.006131/0.006131 sec )
[LOG] Total clause minimization time: 0.340529/1 sec (0.340529/0.340529 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.83411 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.97 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.716858 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.698125/1 sec (0.292831/1 sec, 0.170089/0 sec, 0.064628/0 sec, 0.030952/0 sec, 0.033092/0 sec, 0.021541/0 sec, 0.018927/0 sec, 0.018685/0 sec, 0.017633/0 sec, 0.017723/0 sec, 0.012024/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.341056/0 sec (0.034005/0.034005 sec, 0.159295/0.159295 sec, 0.055185/0.055185 sec, 0.021435/0.021435 sec, 0.023484/0.023484 sec, 0.011754/0.011754 sec, 0.008998/0.008998 sec, 0.00859/0.00859 sec, 0.007408/0.007408 sec, 0.007314/0.007314 sec, 0.003588/0.003588 sec )
[LOG] Total clause minimization time: 0.251228/1 sec (0.251228/0.251228 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.718698 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.7029 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.683234/1 sec (0.28904/1 sec, 0.148014/0 sec, 0.061956/0 sec, 0.031566/0 sec, 0.03579/0 sec, 0.023811/0 sec, 0.020409/0 sec, 0.019836/0 sec, 0.019043/0 sec, 0.019677/0 sec, 0.014092/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.329015/0 sec (0.034656/0.034656 sec, 0.137173/0.137173 sec, 0.052087/0.052087 sec, 0.022528/0.022528 sec, 0.026139/0.026139 sec, 0.013796/0.013796 sec, 0.010465/0.010465 sec, 0.009631/0.009631 sec, 0.008454/0.008454 sec, 0.008997/0.008997 sec, 0.005089/0.005089 sec )
[LOG] Total clause minimization time: 0.24635/1 sec (0.24635/0.24635 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.70463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.613513 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.595652/1 sec (0.233935/1 sec, 0.149574/0 sec, 0.056303/0 sec, 0.028659/0 sec, 0.03166/0 sec, 0.01956/0 sec, 0.016859/0 sec, 0.016021/0 sec, 0.015532/0 sec, 0.016483/0 sec, 0.011066/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.297537/0 sec (0.028117/0.028117 sec, 0.139789/0.139789 sec, 0.047242/0.047242 sec, 0.019696/0.019696 sec, 0.023102/0.023102 sec, 0.010283/0.010283 sec, 0.007493/0.007493 sec, 0.006671/0.006671 sec, 0.006065/0.006065 sec, 0.006607/0.006607 sec, 0.002472/0.002472 sec )
[LOG] Total clause minimization time: 0.19884/1 sec (0.19884/0.19884 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.614793 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 223.535 sec CPU time.
[LOG] Relation determinization time: 224 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 222.579/224 sec (12.3212/12 sec, 111.777/112 sec, 77.9355/78 sec, 2.31944/3 sec, 1.80421/2 sec, 1.58949/1 sec, 1.57505/2 sec, 1.60151/1 sec, 1.65385/2 sec, 1.72529/2 sec, 1.81668/2 sec, 1.81202/2 sec, 1.93267/2 sec, 1.97876/2 sec, 0.736079/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 206.978/209 sec (1.35401/1.35401 sec, 111.479/111.479 sec, 77.5641/77.5641 sec, 1.98899/1.98899 sec, 1.49864/1.49864 sec, 1.24666/1.24666 sec, 1.2236/1.2236 sec, 1.26568/1.26568 sec, 1.33933/1.33933 sec, 1.39466/1.39466 sec, 1.45966/1.45966 sec, 1.52306/1.52306 sec, 1.58192/1.58192 sec, 1.64284/1.64284 sec, 0.415234/0.415234 sec )
[LOG] Total clause minimization time: 10.3325/9 sec (10.3325/10.3325 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 223.539 sec CPU time.
[LOG] Overall execution time: 224 sec real time.
Synthesis time: 223.84 sec (Real time) / 219.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 271.171 sec CPU time.
[LOG] Relation determinization time: 272 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 270.197/269 sec (9.54208/10 sec, 117.87/118 sec, 73.3837/73 sec, 51.1949/51 sec, 1.90864/2 sec, 1.59045/2 sec, 1.54049/1 sec, 1.57601/1 sec, 1.65473/2 sec, 1.69855/2 sec, 1.77547/1 sec, 1.79795/1 sec, 1.92129/2 sec, 1.98387/2 sec, 0.758244/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 257.087/255 sec (1.0604/1.0604 sec, 117.572/117.572 sec, 73.0303/73.0303 sec, 50.8582/50.8582 sec, 1.55251/1.55251 sec, 1.2512/1.2512 sec, 1.22326/1.22326 sec, 1.25886/1.25886 sec, 1.32627/1.32627 sec, 1.3826/1.3826 sec, 1.44401/1.44401 sec, 1.50863/1.50863 sec, 1.57029/1.57029 sec, 1.63589/1.63589 sec, 0.412172/0.412172 sec )
[LOG] Total clause minimization time: 7.78681/6 sec (7.78681/7.78681 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 271.174 sec CPU time.
[LOG] Overall execution time: 272 sec real time.
Synthesis time: 271.51 sec (Real time) / 267.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 196.161 sec CPU time.
[LOG] Relation determinization time: 196 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 195.161/196 sec (9.47071/9 sec, 109.019/109 sec, 55.9408/56 sec, 2.41367/3 sec, 1.83899/2 sec, 1.61005/1 sec, 1.58325/2 sec, 1.61131/2 sec, 1.65854/1 sec, 1.72271/2 sec, 1.78185/2 sec, 1.85928/2 sec, 1.91623/2 sec, 2.01314/2 sec, 0.721922/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 182.055/183 sec (1.07552/1.07552 sec, 108.71/108.71 sec, 55.5858/55.5858 sec, 2.05878/2.05878 sec, 1.56932/1.56932 sec, 1.26146/1.26146 sec, 1.22454/1.22454 sec, 1.26311/1.26311 sec, 1.33363/1.33363 sec, 1.38736/1.38736 sec, 1.44764/1.44764 sec, 1.51022/1.51022 sec, 1.57386/1.57386 sec, 1.63864/1.63864 sec, 0.414607/0.414607 sec )
[LOG] Total clause minimization time: 7.62648/7 sec (7.62648/7.62648 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 196.164 sec CPU time.
[LOG] Overall execution time: 196 sec real time.
Synthesis time: 196.45 sec (Real time) / 191.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 199.978 sec CPU time.
[LOG] Relation determinization time: 200 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 199.062/200 sec (7.95059/8 sec, 105.888/106 sec, 64.5122/64 sec, 2.51405/3 sec, 1.86987/2 sec, 1.59412/1 sec, 1.54543/2 sec, 1.59672/2 sec, 1.64708/1 sec, 1.7001/2 sec, 1.77228/2 sec, 1.86951/2 sec, 1.9062/2 sec, 1.98433/2 sec, 0.712277/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 187.431/190 sec (0.98166/0.98166 sec, 105.615/105.615 sec, 64.1673/64.1673 sec, 2.1632/2.1632 sec, 1.52097/1.52097 sec, 1.23875/1.23875 sec, 1.21765/1.21765 sec, 1.25939/1.25939 sec, 1.32582/1.32582 sec, 1.38132/1.38132 sec, 1.44123/1.44123 sec, 1.50537/1.50537 sec, 1.56845/1.56845 sec, 1.63507/1.63507 sec, 0.409612/0.409612 sec )
[LOG] Total clause minimization time: 6.2143/6 sec (6.2143/6.2143 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 199.98 sec CPU time.
[LOG] Overall execution time: 200 sec real time.
Synthesis time: 200.28 sec (Real time) / 196.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1538.32 sec CPU time.
[LOG] Relation determinization time: 1540 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1529.27/1532 sec (56.7931/57 sec, 697.003/697 sec, 228.582/229 sec, 114.239/115 sec, 99.8764/100 sec, 69.3271/69 sec, 22.3123/22 sec, 23.1114/24 sec, 24.0395/24 sec, 25.0671/25 sec, 26.077/26 sec, 26.7297/27 sec, 25.9011/26 sec, 27.2553/27 sec, 27.2328/27 sec, 27.1195/28 sec, 8.60632/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1459.94/1466 sec (7.66651/7.66651 sec, 695.705/695.705 sec, 227.397/227.397 sec, 113.053/113.053 sec, 98.6537/98.6537 sec, 68.0983/68.0983 sec, 21.0653/21.0653 sec, 21.8567/21.8567 sec, 22.7881/22.7881 sec, 23.794/23.794 sec, 24.8202/24.8202 sec, 25.4157/25.4157 sec, 24.5892/24.5892 sec, 25.9256/25.9256 sec, 25.8872/25.8872 sec, 25.7798/25.7798 sec, 7.43978/7.43978 sec )
[LOG] Total clause minimization time: 37.3679/36 sec (37.3679/37.3679 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1538.32 sec CPU time.
[LOG] Overall execution time: 1540 sec real time.
Synthesis time: 1539.78 sec (Real time) / 1499.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1843.49 sec CPU time.
[LOG] Relation determinization time: 1845 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1834.58/1836 sec (49.1548/49 sec, 847.371/848 sec, 366.568/367 sec, 150.988/151 sec, 73.1188/73 sec, 83.3588/84 sec, 22.3833/23 sec, 23.0537/23 sec, 24.0258/24 sec, 25.0499/26 sec, 26.0616/26 sec, 26.3178/26 sec, 26.6605/26 sec, 26.4448/26 sec, 28.2889/28 sec, 27.1482/27 sec, 8.58928/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1772.59/1772 sec (7.32729/7.32729 sec, 846.059/846.059 sec, 365.38/365.38 sec, 149.77/149.77 sec, 71.9083/71.9083 sec, 82.1303/82.1303 sec, 21.1403/21.1403 sec, 21.817/21.817 sec, 22.7644/22.7644 sec, 23.7841/23.7841 sec, 24.7918/24.7918 sec, 25.0661/25.0661 sec, 25.359/25.359 sec, 25.1266/25.1266 sec, 26.9399/26.9399 sec, 25.7983/25.7983 sec, 7.42439/7.42439 sec )
[LOG] Total clause minimization time: 30.0086/36 sec (30.0086/30.0086 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1843.49 sec CPU time.
[LOG] Overall execution time: 1845 sec real time.
Synthesis time: 1845.23 sec (Real time) / 1800.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9518.30 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9515.80 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9546.90 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9210.14 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
*** internal error in 'lglib.c': out of memory allocating 320899964 bytes
Synthesis time: 9496.45 sec (Real time) / 3304.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  mvs22y.aag =====================
*** internal error in 'lglib.c': out of memory allocating 320880692 bytes
Synthesis time: 9049.88 sec (Real time) / 3134.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  mvs24n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2493.14 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2416.01 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2177.36 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2003.86 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.006713 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005581/0 sec (0.001208/0 sec, 0.001506/0 sec, 0.001542/0 sec, 0.001325/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.002756/0 sec (0.000509/0.000509 sec, 0.000636/0.000636 sec, 0.000845/0.000845 sec, 0.000766/0.000766 sec )
[LOG] Total clause minimization time: 0.001672/0 sec (0.000399/0.000399 sec, 0.000601/0.000601 sec, 0.000404/0.000404 sec, 0.000268/0.000268 sec )
[LOG] Total clause size reduction: 89 --> 18 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8 )
[LOG] Overall execution time: 0.007381 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.382867 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 392 new AND gates.
[LOG] Size before ABC: 755 AND gates.
[LOG] Size after ABC: 392 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37969/1 sec (0.011259/0 sec, 0.011655/0 sec, 0.015251/0 sec, 0.029366/0 sec, 0.062236/0 sec, 0.077232/0 sec, 0.084491/1 sec, 0.0882/0 sec )
[LOG] Nr of iterations: 183 (3, 6, 12, 39, 46, 42, 23, 12 )
[LOG] Total clause computation time: 0.165701/1 sec (0.005315/0.005315 sec, 0.00541/0.00541 sec, 0.006724/0.006724 sec, 0.0106/0.0106 sec, 0.021471/0.021471 sec, 0.029982/0.029982 sec, 0.038865/0.038865 sec, 0.047334/0.047334 sec )
[LOG] Total clause minimization time: 0.200631/0 sec (0.004912/0.004912 sec, 0.005418/0.005418 sec, 0.007601/0.007601 sec, 0.017577/0.017577 sec, 0.03898/0.03898 sec, 0.044961/0.044961 sec, 0.042977/0.042977 sec, 0.038205/0.038205 sec )
[LOG] Total clause size reduction: 2065 --> 755 (32 --> 2, 75 --> 12, 154 --> 39, 494 --> 201, 540 --> 235, 451 --> 167, 220 --> 69, 99 --> 30 )
[LOG] Average clause size reduction: 11.2842 --> 4.12568 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6667 --> 5.15385, 11.7391 --> 5.1087, 10.7381 --> 3.97619, 9.56522 --> 3, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.383919 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 536 8 0 1 520
=====================  mult5.aag =====================
[LOG] Relation determinization time: 3.75112 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1691 new AND gates.
[LOG] Size before ABC: 3919 AND gates.
[LOG] Size after ABC: 1690 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.74055/4 sec (0.020044/0 sec, 0.02206/0 sec, 0.025015/0 sec, 0.044794/0 sec, 0.15917/0 sec, 0.409624/1 sec, 0.613053/0 sec, 0.726918/1 sec, 0.801701/1 sec, 0.918169/1 sec )
[LOG] Nr of iterations: 634 (3, 6, 13, 39, 130, 165, 131, 83, 35, 29 )
[LOG] Total clause computation time: 1.43118/3 sec (0.009344/0.009344 sec, 0.010143/0.010143 sec, 0.0106/0.0106 sec, 0.014801/0.014801 sec, 0.036139/0.036139 sec, 0.103596/0.103596 sec, 0.188579/0.188579 sec, 0.263849/0.263849 sec, 0.356045/0.356045 sec, 0.438086/0.438086 sec )
[LOG] Total clause minimization time: 2.25018/1 sec (0.009057/0.009057 sec, 0.010611/0.010611 sec, 0.013035/0.013035 sec, 0.028162/0.028162 sec, 0.119524/0.119524 sec, 0.299057/0.299057 sec, 0.413848/0.413848 sec, 0.451778/0.451778 sec, 0.435271/0.435271 sec, 0.469833/0.469833 sec )
[LOG] Total clause size reduction: 9123 --> 3919 (40 --> 2, 95 --> 12, 216 --> 42, 646 --> 206, 2064 --> 924, 2460 --> 1169, 1820 --> 825, 1066 --> 472, 408 --> 161, 308 --> 106 )
[LOG] Average clause size reduction: 14.3896 --> 6.18139 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5641 --> 5.28205, 15.8769 --> 7.10769, 14.9091 --> 7.08485, 13.8931 --> 6.29771, 12.8434 --> 5.68675, 11.6571 --> 4.6, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 3.75263 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.12 sec (Real time) / 4.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.58 sec (Real time) / 2.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1927 10 0 1 1908
=====================  mult6.aag =====================
[LOG] Relation determinization time: 88.9229 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Final circuit size: 7210 new AND gates.
[LOG] Size before ABC: 20804 AND gates.
[LOG] Size after ABC: 7209 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 88.8618/89 sec (0.030606/0 sec, 0.030101/0 sec, 0.039783/0 sec, 0.064024/0 sec, 0.217082/1 sec, 1.50082/1 sec, 29.3002/29 sec, 8.02505/9 sec, 40.3174/40 sec, 4.64973/5 sec, 2.68495/2 sec, 2.00201/2 sec )
[LOG] Nr of iterations: 2521 (3, 6, 13, 38, 133, 495, 642, 570, 326, 170, 81, 44 )
[LOG] Total clause computation time: 7.23955/5 sec (0.015584/0.015584 sec, 0.013831/0.013831 sec, 0.017132/0.017132 sec, 0.021468/0.021468 sec, 0.048053/0.048053 sec, 0.230673/0.230673 sec, 1.0171/1.0171 sec, 1.46361/1.46361 sec, 1.29463/1.29463 sec, 1.35455/1.35455 sec, 0.832346/0.832346 sec, 0.930567/0.930567 sec )
[LOG] Total clause minimization time: 81.1434/83 sec (0.012694/0.012694 sec, 0.01422/0.01422 sec, 0.020427/0.020427 sec, 0.040015/0.040015 sec, 0.16443/0.16443 sec, 1.25433/1.25433 sec, 28.2321/28.2321 sec, 6.46841/6.46841 sec, 38.9313/38.9313 sec, 3.21414/3.21414 sec, 1.78275/1.78275 sec, 1.00853/1.00853 sec )
[LOG] Total clause size reduction: 43855 --> 20804 (48 --> 2, 115 --> 12, 264 --> 44, 777 --> 200, 2640 --> 959, 9386 --> 4428, 11538 --> 5846, 9673 --> 4945, 5200 --> 2501, 2535 --> 1181, 1120 --> 480, 559 --> 206 )
[LOG] Average clause size reduction: 17.3959 --> 8.25228 (16 --> 0.666667, 19.1667 --> 2, 20.3077 --> 3.38462, 20.4474 --> 5.26316, 19.8496 --> 7.21053, 18.9616 --> 8.94545, 17.972 --> 9.10592, 16.9702 --> 8.67544, 15.9509 --> 7.67178, 14.9118 --> 6.94706, 13.8272 --> 5.92593, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 88.9251 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 90.25 sec (Real time) / 89.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.12 sec (Real time) / 12.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.95 sec (Real time) / 3.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7555 12 0 1 7532
=====================  mult7.aag =====================
[LOG] Relation determinization time: 630.611 sec CPU time.
[LOG] Relation determinization time: 637 sec real time.
[LOG] Final circuit size: 28034 new AND gates.
[LOG] Size before ABC: 95093 AND gates.
[LOG] Size after ABC: 28033 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 630.325/631 sec (0.046452/0 sec, 0.047021/0 sec, 0.055835/0 sec, 0.085202/0 sec, 0.265287/0 sec, 1.59691/2 sec, 15.6508/15 sec, 171.898/173 sec, 223.472/223 sec, 96.9733/98 sec, 54.7292/54 sec, 31.9881/32 sec, 18.2389/19 sec, 15.278/15 sec )
[LOG] Nr of iterations: 9379 (3, 6, 11, 37, 130, 481, 1825, 2303, 2011, 1321, 687, 318, 150, 96 )
[LOG] Total clause computation time: 57.5575/58 sec (0.02323/0.02323 sec, 0.022015/0.022015 sec, 0.024098/0.024098 sec, 0.027993/0.027993 sec, 0.060151/0.060151 sec, 0.334428/0.334428 sec, 1.69096/1.69096 sec, 5.95212/5.95212 sec, 11.0052/11.0052 sec, 12.855/12.855 sec, 7.61934/7.61934 sec, 7.39828/7.39828 sec, 4.72037/4.72037 sec, 5.82433/5.82433 sec )
[LOG] Total clause minimization time: 566.674/561 sec (0.019843/0.019843 sec, 0.022176/0.022176 sec, 0.028819/0.028819 sec, 0.053925/0.053925 sec, 0.199548/0.199548 sec, 1.2427/1.2427 sec, 13.8295/13.8295 sec, 165.366/165.366 sec, 211.191/211.191 sec, 82.6374/82.6374 sec, 46.0287/46.0287 sec, 23.8988/23.8988 sec, 13.0594/13.0594 sec, 9.09565/9.09565 sec )
[LOG] Total clause size reduction: 190783 --> 95093 (56 --> 2, 135 --> 12, 260 --> 36, 900 --> 196, 3096 --> 938, 11040 --> 4356, 40128 --> 19723, 48342 --> 25351, 40200 --> 21180, 25080 --> 13087, 12348 --> 6127, 5389 --> 2512, 2384 --> 1031, 1425 --> 542 )
[LOG] Average clause size reduction: 20.3415 --> 10.1389 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3243 --> 5.2973, 23.8154 --> 7.21538, 22.9522 --> 9.05613, 21.9879 --> 10.8071, 20.9909 --> 11.0078, 19.9901 --> 10.5321, 18.9856 --> 9.90689, 17.9738 --> 8.91849, 16.9465 --> 7.89937, 15.8933 --> 6.87333, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 630.614 sec CPU time.
[LOG] Overall execution time: 637 sec real time.
Synthesis time: 636.99 sec (Real time) / 633.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.22 sec (Real time) / 36.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.09 sec (Real time) / 43.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 28516 14 0 1 28489
=====================  mult8.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9966.21 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9971.98 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9963.25 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9971.05 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9962.28 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9970.70 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9962.55 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9960.30 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9962.20 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.004171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002803/0 sec (0.002803/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001868/0 sec (0.001868/0.001868 sec )
[LOG] Total clause minimization time: 0.000247/0 sec (0.000247/0.000247 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.00508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.003699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002296/0 sec (0.002296/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001471/0 sec (0.001471/0.001471 sec )
[LOG] Total clause minimization time: 0.000175/0 sec (0.000175/0.000175 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.004526 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.009656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007661/0 sec (0.007661/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005217/0 sec (0.005217/0.005217 sec )
[LOG] Total clause minimization time: 0.000644/0 sec (0.000644/0.000644 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01154 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.009698 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007485/0 sec (0.007485/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005086/0 sec (0.005086/0.005086 sec )
[LOG] Total clause minimization time: 0.000471/0 sec (0.000471/0.000471 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.011644 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.023493 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020109/0 sec (0.020109/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.014441/0 sec (0.014441/0.014441 sec )
[LOG] Total clause minimization time: 0.001441/0 sec (0.001441/0.001441 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.028216 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018553/0 sec (0.018553/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.013407/0 sec (0.013407/0.013407 sec )
[LOG] Total clause minimization time: 0.001044/0 sec (0.001044/0.001044 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.02622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.063456 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057065/0 sec (0.057065/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.043215/0 sec (0.043215/0.043215 sec )
[LOG] Total clause minimization time: 0.003343/0 sec (0.003343/0.003343 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.077547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.060852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054112/0 sec (0.054112/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.041017/0 sec (0.041017/0.041017 sec )
[LOG] Total clause minimization time: 0.002476/0 sec (0.002476/0.002476 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.074704 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.183417 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.169657/0 sec (0.169657/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.139056/0 sec (0.139056/0.139056 sec )
[LOG] Total clause minimization time: 0.007862/0 sec (0.007862/0.007862 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.230964 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.182416 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166935/0 sec (0.166935/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.137619/0 sec (0.137619/0.137619 sec )
[LOG] Total clause minimization time: 0.006042/0 sec (0.006042/0.006042 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.228796 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002049/0 sec (0.000588/0 sec, 0.000477/0 sec, 0.000984/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001067/0 sec (0.000214/0.000214 sec, 0.000184/0.000184 sec, 0.000669/0.000669 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001175/0 sec (0.000284/0 sec, 0.000236/0 sec, 0.000655/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000437/0 sec (1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 0.000413/0.000413 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.008147 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006388/0 sec (0.001096/0 sec, 0.000934/0 sec, 0.00096/0 sec, 0.000942/0 sec, 0.002456/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00338/0 sec (0.000412/0.000412 sec, 0.000371/0.000371 sec, 0.000372/0.000372 sec, 0.000375/0.000375 sec, 0.00185/0.00185 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.009093 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004916 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003381/0 sec (0.000597/0 sec, 0.000449/0 sec, 0.000478/0 sec, 0.000458/0 sec, 0.001399/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000982/0 sec (1.8e-05/1.8e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 0.000922/0.000922 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.005788 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.019657 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017171/0 sec (0.002173/0 sec, 0.001831/0 sec, 0.001875/0 sec, 0.001881/0 sec, 0.001896/0 sec, 0.001873/0 sec, 0.005642/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.008842/0 sec (0.000777/0.000777 sec, 0.000707/0.000707 sec, 0.000729/0.000729 sec, 0.000726/0.000726 sec, 0.000735/0.000735 sec, 0.000719/0.000719 sec, 0.004449/0.004449 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.021131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.010469 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008222/0 sec (0.001069/0 sec, 0.000832/0 sec, 0.000834/0 sec, 0.00084/0 sec, 0.000845/0 sec, 0.000836/0 sec, 0.002966/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002212/0 sec (1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.9e-05/1.9e-05 sec, 0.00211/0.00211 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.011715 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.041369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037064/0 sec (0.003493/0 sec, 0.003183/0 sec, 0.003173/0 sec, 0.003215/0 sec, 0.003212/0 sec, 0.003333/0 sec, 0.003249/0 sec, 0.003229/0 sec, 0.010977/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015855/0 sec (0.000906/0.000906 sec, 0.000906/0.000906 sec, 0.000887/0.000887 sec, 0.000893/0.000893 sec, 0.000894/0.000894 sec, 0.000909/0.000909 sec, 0.000921/0.000921 sec, 0.000924/0.000924 sec, 0.008615/0.008615 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.043848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.021692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018463/0 sec (0.001844/0 sec, 0.001558/0 sec, 0.001544/0 sec, 0.001571/0 sec, 0.001569/0 sec, 0.0016/0 sec, 0.001565/0 sec, 0.001554/0 sec, 0.005658/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004249/0 sec (2e-05/2e-05 sec, 2.3e-05/2.3e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.2e-05/2.2e-05 sec, 0.004082/0.004082 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.023523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.079287 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072184/0 sec (0.005767/0 sec, 0.005251/0 sec, 0.005036/0 sec, 0.005082/0 sec, 0.005228/0 sec, 0.005193/0 sec, 0.005199/0 sec, 0.005133/0 sec, 0.005159/0 sec, 0.005238/0 sec, 0.019898/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.030047/0 sec (0.001402/0.001402 sec, 0.00138/0.00138 sec, 0.001345/0.001345 sec, 0.001383/0.001383 sec, 0.001436/0.001436 sec, 0.001426/0.001426 sec, 0.001368/0.001368 sec, 0.001387/0.001387 sec, 0.001403/0.001403 sec, 0.001427/0.001427 sec, 0.01609/0.01609 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.083633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.038985 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033979/0 sec (0.002707/0 sec, 0.002384/0 sec, 0.002409/0 sec, 0.002371/0 sec, 0.002434/0 sec, 0.002441/0 sec, 0.00245/0 sec, 0.002472/0 sec, 0.002457/0 sec, 0.002507/0 sec, 0.009347/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007107/0 sec (2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.7e-05/2.7e-05 sec, 3e-05/3e-05 sec, 0.006851/0.006851 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.041789 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.131149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.119695/0 sec (0.008597/0 sec, 0.007634/0 sec, 0.007553/0 sec, 0.007521/0 sec, 0.007553/0 sec, 0.00762/0 sec, 0.007428/0 sec, 0.007493/0 sec, 0.007615/0 sec, 0.007668/0 sec, 0.007446/0 sec, 0.00745/0 sec, 0.028117/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.046957/0 sec (0.002122/0.002122 sec, 0.002015/0.002015 sec, 0.002093/0.002093 sec, 0.002034/0.002034 sec, 0.002036/0.002036 sec, 0.001994/0.001994 sec, 0.001978/0.001978 sec, 0.002024/0.002024 sec, 0.002124/0.002124 sec, 0.001987/0.001987 sec, 0.001973/0.001973 sec, 0.001985/0.001985 sec, 0.022592/0.022592 sec )
[LOG] Total clause minimization time: 3.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.137621 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.063854 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056412/0 sec (0.003954/0 sec, 0.003516/0 sec, 0.003535/0 sec, 0.003558/0 sec, 0.00361/0 sec, 0.003601/0 sec, 0.003614/0 sec, 0.003484/0 sec, 0.003506/0 sec, 0.003496/0 sec, 0.003513/0 sec, 0.003452/0 sec, 0.013573/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010443/0 sec (2.9e-05/2.9e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3.5e-05/3.5e-05 sec, 0.010066/0.010066 sec )
[LOG] Total clause minimization time: 4.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.068019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.205643 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.187786/1 sec (0.011747/0 sec, 0.010639/0 sec, 0.010547/0 sec, 0.010265/0 sec, 0.010569/0 sec, 0.010565/0 sec, 0.010999/0 sec, 0.0109/0 sec, 0.01061/0 sec, 0.010561/0 sec, 0.010531/0 sec, 0.010653/0 sec, 0.010767/0 sec, 0.010455/0 sec, 0.037978/1 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06925/1 sec (0.002759/0.002759 sec, 0.002884/0.002884 sec, 0.002884/0.002884 sec, 0.002865/0.002865 sec, 0.002701/0.002701 sec, 0.002828/0.002828 sec, 0.002942/0.002942 sec, 0.002782/0.002782 sec, 0.002767/0.002767 sec, 0.002752/0.002752 sec, 0.002689/0.002689 sec, 0.002724/0.002724 sec, 0.002841/0.002841 sec, 0.002748/0.002748 sec, 0.030084/0.030084 sec )
[LOG] Total clause minimization time: 5.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.21526 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.099276 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08827/0 sec (0.005621/0 sec, 0.004947/0 sec, 0.00488/0 sec, 0.004896/0 sec, 0.004859/0 sec, 0.004732/0 sec, 0.004819/0 sec, 0.004719/0 sec, 0.00483/0 sec, 0.004797/0 sec, 0.004876/0 sec, 0.004913/0 sec, 0.004909/0 sec, 0.004844/0 sec, 0.019628/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015226/0 sec (4.7e-05/4.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.9e-05/3.9e-05 sec, 4.4e-05/4.4e-05 sec, 0.014681/0.014681 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.105279 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.307532 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.281268/0 sec (0.01626/0 sec, 0.014412/0 sec, 0.014334/0 sec, 0.014395/0 sec, 0.014173/0 sec, 0.014234/0 sec, 0.014209/0 sec, 0.014031/0 sec, 0.014099/0 sec, 0.013889/0 sec, 0.014402/0 sec, 0.014593/0 sec, 0.01449/0 sec, 0.014483/0 sec, 0.014283/0 sec, 0.01403/0 sec, 0.050951/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.100207/0 sec (0.003713/0.003713 sec, 0.003811/0.003811 sec, 0.003636/0.003636 sec, 0.003824/0.003824 sec, 0.003587/0.003587 sec, 0.003845/0.003845 sec, 0.003669/0.003669 sec, 0.003778/0.003778 sec, 0.003643/0.003643 sec, 0.003607/0.003607 sec, 0.003825/0.003825 sec, 0.003832/0.003832 sec, 0.003817/0.003817 sec, 0.003779/0.003779 sec, 0.003756/0.003756 sec, 0.003647/0.003647 sec, 0.040438/0.040438 sec )
[LOG] Total clause minimization time: 7.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.321508 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.145501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129648/0 sec (0.007621/0 sec, 0.006651/0 sec, 0.00646/0 sec, 0.006267/0 sec, 0.006337/0 sec, 0.006241/0 sec, 0.006321/0 sec, 0.006396/0 sec, 0.006319/0 sec, 0.006415/0 sec, 0.006452/0 sec, 0.006446/0 sec, 0.006453/0 sec, 0.00638/0 sec, 0.006351/0 sec, 0.006339/0 sec, 0.026199/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020496/0 sec (5.4e-05/5.4e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.4e-05/4.4e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 5.1e-05/5.1e-05 sec, 0.019732/0.019732 sec )
[LOG] Total clause minimization time: 4.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.153855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.453823 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41353/1 sec (0.020446/0 sec, 0.01938/0 sec, 0.01888/0 sec, 0.018683/0 sec, 0.019215/0 sec, 0.019479/0 sec, 0.019509/0 sec, 0.019501/0 sec, 0.019273/0 sec, 0.019325/0 sec, 0.019305/0 sec, 0.019562/0 sec, 0.019601/0 sec, 0.019442/0 sec, 0.019022/0 sec, 0.018969/0 sec, 0.01904/0 sec, 0.019241/0 sec, 0.065657/1 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.141673/0 sec (0.004891/0.004891 sec, 0.005106/0.005106 sec, 0.004807/0.004807 sec, 0.004854/0.004854 sec, 0.004994/0.004994 sec, 0.00506/0.00506 sec, 0.005058/0.005058 sec, 0.005037/0.005037 sec, 0.004989/0.004989 sec, 0.004963/0.004963 sec, 0.004982/0.004982 sec, 0.005252/0.005252 sec, 0.00525/0.00525 sec, 0.005014/0.005014 sec, 0.00499/0.00499 sec, 0.005107/0.005107 sec, 0.00479/0.00479 sec, 0.005122/0.005122 sec, 0.051407/0.051407 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.472198 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.204505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182337/0 sec (0.009598/0 sec, 0.008228/0 sec, 0.008346/0 sec, 0.007981/0 sec, 0.008163/0 sec, 0.008163/0 sec, 0.008047/0 sec, 0.007953/0 sec, 0.007994/0 sec, 0.008234/0 sec, 0.008225/0 sec, 0.008182/0 sec, 0.008283/0 sec, 0.008219/0 sec, 0.00836/0 sec, 0.008224/0 sec, 0.00827/0 sec, 0.00816/0 sec, 0.033707/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.026429/0 sec (6.9e-05/6.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.4e-05/5.4e-05 sec, 5.6e-05/5.6e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.6e-05/5.6e-05 sec, 5.4e-05/5.4e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 6.2e-05/6.2e-05 sec, 5.9e-05/5.9e-05 sec, 5.8e-05/5.8e-05 sec, 6.4e-05/6.4e-05 sec, 0.025378/0.025378 sec )
[LOG] Total clause minimization time: 5.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.216092 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.625944 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.570178/1 sec (0.027399/0 sec, 0.024906/0 sec, 0.024879/0 sec, 0.024537/0 sec, 0.024204/1 sec, 0.02389/0 sec, 0.024061/0 sec, 0.023628/0 sec, 0.023728/0 sec, 0.024546/0 sec, 0.024179/0 sec, 0.024089/0 sec, 0.024431/0 sec, 0.023977/0 sec, 0.02373/0 sec, 0.023675/0 sec, 0.024894/0 sec, 0.023878/0 sec, 0.023448/0 sec, 0.023667/0 sec, 0.084432/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.184844/1 sec (0.006509/0.006509 sec, 0.00589/0.00589 sec, 0.005699/0.005699 sec, 0.00649/0.00649 sec, 0.006043/0.006043 sec, 0.00584/0.00584 sec, 0.005944/0.005944 sec, 0.005829/0.005829 sec, 0.006007/0.006007 sec, 0.005631/0.005631 sec, 0.006067/0.006067 sec, 0.005945/0.005945 sec, 0.006327/0.006327 sec, 0.005731/0.005731 sec, 0.00596/0.00596 sec, 0.005888/0.005888 sec, 0.006157/0.006157 sec, 0.005883/0.005883 sec, 0.005746/0.005746 sec, 0.005952/0.005952 sec, 0.065306/0.065306 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000117/0.000117 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.652696 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.339114 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.309723/1 sec (0.015553/0 sec, 0.013571/0 sec, 0.013422/0 sec, 0.013391/0 sec, 0.01338/0 sec, 0.013451/0 sec, 0.013597/0 sec, 0.01312/0 sec, 0.013552/0 sec, 0.013318/0 sec, 0.013552/0 sec, 0.012994/1 sec, 0.012948/0 sec, 0.013069/0 sec, 0.013038/0 sec, 0.013002/0 sec, 0.013051/0 sec, 0.013178/0 sec, 0.013287/0 sec, 0.013308/0 sec, 0.041941/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.094705/1 sec (0.003412/0.003412 sec, 0.003172/0.003172 sec, 0.003216/0.003216 sec, 0.003142/0.003142 sec, 0.003262/0.003262 sec, 0.003181/0.003181 sec, 0.003233/0.003233 sec, 0.003065/0.003065 sec, 0.003254/0.003254 sec, 0.003071/0.003071 sec, 0.003195/0.003195 sec, 0.00296/0.00296 sec, 0.00307/0.00307 sec, 0.003063/0.003063 sec, 0.002982/0.002982 sec, 0.003064/0.003064 sec, 0.003085/0.003085 sec, 0.003148/0.003148 sec, 0.003228/0.003228 sec, 0.003144/0.003144 sec, 0.031758/0.031758 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.354527 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.862066 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.780659/1 sec (0.032316/0 sec, 0.031066/0 sec, 0.031152/0 sec, 0.030884/0 sec, 0.030556/0 sec, 0.030861/0 sec, 0.028731/0 sec, 0.031041/0 sec, 0.030646/0 sec, 0.030386/0 sec, 0.031088/0 sec, 0.030415/0 sec, 0.030029/0 sec, 0.031056/0 sec, 0.031512/0 sec, 0.031865/1 sec, 0.030183/0 sec, 0.030274/0 sec, 0.030697/0 sec, 0.029317/0 sec, 0.030345/0 sec, 0.031172/0 sec, 0.105067/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.247617/1 sec (0.007621/0.007621 sec, 0.007312/0.007312 sec, 0.007604/0.007604 sec, 0.007854/0.007854 sec, 0.007437/0.007437 sec, 0.007673/0.007673 sec, 0.007495/0.007495 sec, 0.007836/0.007836 sec, 0.007533/0.007533 sec, 0.007254/0.007254 sec, 0.007667/0.007667 sec, 0.007265/0.007265 sec, 0.007255/0.007255 sec, 0.007653/0.007653 sec, 0.00782/0.00782 sec, 0.008146/0.008146 sec, 0.007469/0.007469 sec, 0.007434/0.007434 sec, 0.007716/0.007716 sec, 0.007196/0.007196 sec, 0.00749/0.00749 sec, 0.007622/0.007622 sec, 0.081265/0.081265 sec )
[LOG] Total clause minimization time: 0.000184/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000184/0.000184 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.895569 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.380403 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.338508/0 sec (0.014777/0 sec, 0.01339/0 sec, 0.012834/0 sec, 0.012802/0 sec, 0.012793/0 sec, 0.013143/0 sec, 0.012822/0 sec, 0.013219/0 sec, 0.013277/0 sec, 0.012182/0 sec, 0.012965/0 sec, 0.012969/0 sec, 0.012302/0 sec, 0.012973/0 sec, 0.012991/0 sec, 0.012981/0 sec, 0.013112/0 sec, 0.012681/0 sec, 0.012771/0 sec, 0.012609/0 sec, 0.012898/0 sec, 0.012729/0 sec, 0.053288/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.042705/0 sec (0.000127/0.000127 sec, 0.000103/0.000103 sec, 9.9e-05/9.9e-05 sec, 9.9e-05/9.9e-05 sec, 9.5e-05/9.5e-05 sec, 0.000104/0.000104 sec, 9e-05/9e-05 sec, 0.000103/0.000103 sec, 0.0001/0.0001 sec, 9.3e-05/9.3e-05 sec, 0.0001/0.0001 sec, 0.0001/0.0001 sec, 0.000103/0.000103 sec, 0.000105/0.000105 sec, 0.000104/0.000104 sec, 0.000103/0.000103 sec, 0.000101/0.000101 sec, 9.9e-05/9.9e-05 sec, 0.0001/0.0001 sec, 0.0001/0.0001 sec, 0.000102/0.000102 sec, 0.000103/0.000103 sec, 0.040472/0.040472 sec )
[LOG] Total clause minimization time: 8.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.400199 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.18761 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.0735/1 sec (0.041763/0 sec, 0.0412/0 sec, 0.037903/0 sec, 0.040927/0 sec, 0.040879/0 sec, 0.039318/0 sec, 0.039649/0 sec, 0.038504/0 sec, 0.039105/0 sec, 0.040034/0 sec, 0.038013/0 sec, 0.039848/0 sec, 0.039664/0 sec, 0.038874/1 sec, 0.039856/0 sec, 0.039513/0 sec, 0.039973/0 sec, 0.039578/0 sec, 0.040339/0 sec, 0.03947/0 sec, 0.039456/0 sec, 0.037511/0 sec, 0.037945/0 sec, 0.039838/0 sec, 0.124336/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.324046/1 sec (0.009852/0.009852 sec, 0.009522/0.009522 sec, 0.009894/0.009894 sec, 0.009822/0.009822 sec, 0.009923/0.009923 sec, 0.009323/0.009323 sec, 0.009734/0.009734 sec, 0.008786/0.008786 sec, 0.009353/0.009353 sec, 0.009257/0.009257 sec, 0.009243/0.009243 sec, 0.009706/0.009706 sec, 0.009455/0.009455 sec, 0.009409/0.009409 sec, 0.009439/0.009439 sec, 0.009594/0.009594 sec, 0.00933/0.00933 sec, 0.00936/0.00936 sec, 0.009849/0.009849 sec, 0.009846/0.009846 sec, 0.00908/0.00908 sec, 0.00941/0.00941 sec, 0.009375/0.009375 sec, 0.009434/0.009434 sec, 0.09605/0.09605 sec )
[LOG] Total clause minimization time: 0.000188/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000188/0.000188 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 1.23147 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.478113 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.423431/1 sec (0.017224/0 sec, 0.015704/1 sec, 0.01555/0 sec, 0.015438/0 sec, 0.015327/0 sec, 0.015533/0 sec, 0.015023/0 sec, 0.014239/0 sec, 0.015163/0 sec, 0.01543/0 sec, 0.015081/0 sec, 0.015052/0 sec, 0.014909/0 sec, 0.014873/0 sec, 0.013996/0 sec, 0.015358/0 sec, 0.014913/0 sec, 0.014913/0 sec, 0.014901/0 sec, 0.015073/0 sec, 0.015552/0 sec, 0.015231/0 sec, 0.014465/0 sec, 0.014866/0 sec, 0.059617/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.048213/0 sec (0.000135/0.000135 sec, 0.000125/0.000125 sec, 0.000111/0.000111 sec, 0.000121/0.000121 sec, 0.000108/0.000108 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 0.000111/0.000111 sec, 0.000122/0.000122 sec, 0.000112/0.000112 sec, 0.00011/0.00011 sec, 0.000109/0.000109 sec, 0.000111/0.000111 sec, 0.000109/0.000109 sec, 0.000108/0.000108 sec, 0.000111/0.000111 sec, 0.000109/0.000109 sec, 0.000107/0.000107 sec, 0.000109/0.000109 sec, 0.000119/0.000119 sec, 0.000113/0.000113 sec, 0.00012/0.00012 sec, 0.000113/0.000113 sec, 0.00012/0.00012 sec, 0.045486/0.045486 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.8e-05/9.8e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.503424 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.290585 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.265933/1 sec (0.044679/0 sec, 0.045922/0 sec, 0.053653/1 sec, 0.023607/0 sec, 0.058587/0 sec, 0.039485/0 sec )
[LOG] Nr of iterations: 36 (8, 10, 4, 2, 6, 6 )
[LOG] Total clause computation time: 0.130764/0 sec (0.025563/0.025563 sec, 0.019695/0.019695 sec, 0.023218/0.023218 sec, 0.013416/0.013416 sec, 0.029957/0.029957 sec, 0.018915/0.018915 sec )
[LOG] Total clause minimization time: 0.123756/1 sec (0.017143/0.017143 sec, 0.024348/0.024348 sec, 0.028583/0.028583 sec, 0.008299/0.008299 sec, 0.026708/0.026708 sec, 0.018675/0.018675 sec )
[LOG] Total clause size reduction: 897 --> 48 (224 --> 11, 279 --> 16, 90 --> 5, 29 --> 0, 140 --> 7, 135 --> 9 )
[LOG] Average clause size reduction: 24.9167 --> 1.33333 (28 --> 1.375, 27.9 --> 1.6, 22.5 --> 1.25, 14.5 --> 0, 23.3333 --> 1.16667, 22.5 --> 1.5 )
[LOG] Overall execution time: 0.292213 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 203 5 21 1 172
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.706489 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 88 new AND gates.
[LOG] Size before ABC: 137 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.635846/1 sec (0.086244/0 sec, 0.079137/0 sec, 0.092772/0 sec, 0.084963/1 sec, 0.094499/0 sec, 0.119782/0 sec, 0.078449/0 sec )
[LOG] Nr of iterations: 64 (9, 12, 7, 6, 8, 17, 5 )
[LOG] Total clause computation time: 0.309381/1 sec (0.054277/0.054277 sec, 0.033547/0.033547 sec, 0.042848/0.042848 sec, 0.03924/0.03924 sec, 0.046622/0.046622 sec, 0.0536/0.0536 sec, 0.039247/0.039247 sec )
[LOG] Total clause minimization time: 0.302183/0 sec (0.028467/0.028467 sec, 0.042224/0.042224 sec, 0.046582/0.046582 sec, 0.042392/0.042392 sec, 0.044426/0.044426 sec, 0.062416/0.062416 sec, 0.035676/0.035676 sec )
[LOG] Total clause size reduction: 1939 --> 137 (296 --> 16, 396 --> 25, 210 --> 10, 170 --> 9, 231 --> 33, 512 --> 37, 124 --> 7 )
[LOG] Average clause size reduction: 30.2969 --> 2.14062 (32.8889 --> 1.77778, 33 --> 2.08333, 30 --> 1.42857, 28.3333 --> 1.5, 28.875 --> 4.125, 30.1176 --> 2.17647, 24.8 --> 1.4 )
[LOG] Overall execution time: 0.708816 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 294 6 24 1 257
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.99046 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 331 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.81455/2 sec (0.19422/0 sec, 0.173332/0 sec, 0.158009/0 sec, 0.132946/0 sec, 0.149728/1 sec, 0.237533/0 sec, 0.355779/0 sec, 0.227174/0 sec, 0.185827/1 sec )
[LOG] Nr of iterations: 105 (10, 14, 6, 8, 11, 12, 13, 24, 7 )
[LOG] Total clause computation time: 0.847632/0 sec (0.104994/0.104994 sec, 0.086434/0.086434 sec, 0.071285/0.071285 sec, 0.059238/0.059238 sec, 0.057662/0.057662 sec, 0.115468/0.115468 sec, 0.173373/0.173373 sec, 0.097575/0.097575 sec, 0.081603/0.081603 sec )
[LOG] Total clause minimization time: 0.913358/2 sec (0.083256/0.083256 sec, 0.081324/0.081324 sec, 0.081223/0.081223 sec, 0.068189/0.068189 sec, 0.086399/0.086399 sec, 0.116126/0.116126 sec, 0.176083/0.176083 sec, 0.122708/0.122708 sec, 0.09805/0.09805 sec )
[LOG] Total clause size reduction: 3708 --> 331 (387 --> 23, 546 --> 44, 205 --> 6, 280 --> 12, 390 --> 33, 418 --> 67, 444 --> 69, 828 --> 66, 210 --> 11 )
[LOG] Average clause size reduction: 35.3143 --> 3.15238 (38.7 --> 2.3, 39 --> 3.14286, 34.1667 --> 1, 35 --> 1.5, 35.4545 --> 3, 34.8333 --> 5.58333, 34.1538 --> 5.30769, 34.5 --> 2.75, 30 --> 1.57143 )
[LOG] Overall execution time: 1.99355 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.15 sec (Real time) / 2.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 425 7 27 1 382
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.96385 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 233 new AND gates.
[LOG] Size before ABC: 410 AND gates.
[LOG] Size after ABC: 233 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.5003/4 sec (0.547876/0 sec, 0.433092/1 sec, 0.359394/0 sec, 0.313951/1 sec, 0.362711/0 sec, 0.341562/0 sec, 0.544426/1 sec, 0.623292/0 sec, 0.544828/1 sec, 0.429167/0 sec )
[LOG] Nr of iterations: 130 (11, 20, 7, 7, 7, 6, 19, 13, 35, 5 )
[LOG] Total clause computation time: 2.30401/3 sec (0.352107/0.352107 sec, 0.183654/0.183654 sec, 0.205759/0.205759 sec, 0.159441/0.159441 sec, 0.189772/0.189772 sec, 0.157978/0.157978 sec, 0.288684/0.288684 sec, 0.287431/0.287431 sec, 0.249748/0.249748 sec, 0.229435/0.229435 sec )
[LOG] Total clause minimization time: 2.08709/1 sec (0.184061/0.184061 sec, 0.239208/0.239208 sec, 0.14323/0.14323 sec, 0.144217/0.144217 sec, 0.162686/0.162686 sec, 0.173335/0.173335 sec, 0.244581/0.244581 sec, 0.324463/0.324463 sec, 0.28269/0.28269 sec, 0.188618/0.188618 sec )
[LOG] Total clause size reduction: 5162 --> 410 (480 --> 32, 893 --> 84, 276 --> 8, 270 --> 10, 264 --> 9, 215 --> 8, 756 --> 89, 492 --> 54, 1360 --> 109, 156 --> 7 )
[LOG] Average clause size reduction: 39.7077 --> 3.15385 (43.6364 --> 2.90909, 44.65 --> 4.2, 39.4286 --> 1.14286, 38.5714 --> 1.42857, 37.7143 --> 1.28571, 35.8333 --> 1.33333, 39.7895 --> 4.68421, 37.8462 --> 4.15385, 38.8571 --> 3.11429, 31.2 --> 1.4 )
[LOG] Overall execution time: 4.9685 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.14 sec (Real time) / 4.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.02 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 523 8 30 1 475
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 88.5593 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 470 new AND gates.
[LOG] Size before ABC: 897 AND gates.
[LOG] Size after ABC: 469 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 87.6895/87 sec (0.560153/0 sec, 0.618566/1 sec, 0.768952/1 sec, 0.619403/0 sec, 0.563399/1 sec, 4.93908/5 sec, 0.737445/0 sec, 0.830434/1 sec, 8.3237/9 sec, 24.8661/24 sec, 20.2865/21 sec, 24.5758/24 sec )
[LOG] Nr of iterations: 212 (7, 7, 25, 13, 7, 11, 7, 11, 29, 60, 20, 15 )
[LOG] Total clause computation time: 5.6569/5 sec (0.314379/0.314379 sec, 0.32953/0.32953 sec, 0.437088/0.437088 sec, 0.325276/0.325276 sec, 0.26688/0.26688 sec, 0.206332/0.206332 sec, 0.352275/0.352275 sec, 0.532446/0.532446 sec, 0.27941/0.27941 sec, 1.52449/1.52449 sec, 0.560355/0.560355 sec, 0.528442/0.528442 sec )
[LOG] Total clause minimization time: 81.8239/82 sec (0.230112/0.230112 sec, 0.274972/0.274972 sec, 0.316015/0.316015 sec, 0.278926/0.278926 sec, 0.281484/0.281484 sec, 4.71717/4.71717 sec, 0.368871/0.368871 sec, 0.282838/0.282838 sec, 8.02767/8.02767 sec, 23.3137/23.3137 sec, 19.7043/19.7043 sec, 24.0278/24.0278 sec )
[LOG] Total clause size reduction: 9431 --> 897 (324 --> 11, 318 --> 17, 1248 --> 76, 612 --> 36, 300 --> 9, 490 --> 32, 288 --> 11, 470 --> 41, 1288 --> 135, 2655 --> 410, 836 --> 61, 602 --> 58 )
[LOG] Average clause size reduction: 44.4858 --> 4.23113 (46.2857 --> 1.57143, 45.4286 --> 2.42857, 49.92 --> 3.04, 47.0769 --> 2.76923, 42.8571 --> 1.28571, 44.5455 --> 2.90909, 41.1429 --> 1.57143, 42.7273 --> 3.72727, 44.4138 --> 4.65517, 44.25 --> 6.83333, 41.8 --> 3.05, 40.1333 --> 3.86667 )
[LOG] Overall execution time: 88.5657 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.87 sec (Real time) / 88.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.89 sec (Real time) / 1.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 807 9 33 1 754
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 105.861 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 615 new AND gates.
[LOG] Size before ABC: 1203 AND gates.
[LOG] Size after ABC: 615 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 104.642/105 sec (0.828208/1 sec, 0.925833/1 sec, 1.33702/1 sec, 0.934806/1 sec, 0.923117/1 sec, 0.940684/1 sec, 6.89154/7 sec, 1.01396/1 sec, 1.13192/1 sec, 17.9584/18 sec, 23.5579/23 sec, 20.8301/21 sec, 27.3689/28 sec )
[LOG] Nr of iterations: 279 (6, 4, 25, 10, 8, 12, 7, 8, 26, 34, 55, 61, 23 )
[LOG] Total clause computation time: 8.18219/4 sec (0.445186/0.445186 sec, 0.460439/0.460439 sec, 0.473328/0.473328 sec, 0.450519/0.450519 sec, 0.423766/0.423766 sec, 0.40068/0.40068 sec, 0.402726/0.402726 sec, 0.4151/0.4151 sec, 0.581665/0.581665 sec, 0.404061/0.404061 sec, 1.76225/1.76225 sec, 0.753648/0.753648 sec, 1.20882/1.20882 sec )
[LOG] Total clause minimization time: 96.1502/101 sec (0.361504/0.361504 sec, 0.446419/0.446419 sec, 0.842143/0.842143 sec, 0.46352/0.46352 sec, 0.478852/0.478852 sec, 0.519483/0.519483 sec, 6.46752/6.46752 sec, 0.577675/0.577675 sec, 0.529916/0.529916 sec, 17.5298/17.5298 sec, 21.7606/21.7606 sec, 20.0407/20.0407 sec, 26.1321/26.1321 sec )
[LOG] Total clause size reduction: 13221 --> 1203 (290 --> 8, 171 --> 8, 1344 --> 73, 495 --> 12, 378 --> 13, 583 --> 40, 312 --> 9, 357 --> 12, 1250 --> 115, 1617 --> 174, 2592 --> 279, 2820 --> 356, 1012 --> 104 )
[LOG] Average clause size reduction: 47.3871 --> 4.31183 (48.3333 --> 1.33333, 42.75 --> 2, 53.76 --> 2.92, 49.5 --> 1.2, 47.25 --> 1.625, 48.5833 --> 3.33333, 44.5714 --> 1.28571, 44.625 --> 1.5, 48.0769 --> 4.42308, 47.5588 --> 5.11765, 47.1273 --> 5.07273, 46.2295 --> 5.83607, 44 --> 4.52174 )
[LOG] Overall execution time: 105.869 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 106.21 sec (Real time) / 105.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.98 sec (Real time) / 2.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 996 10 35 1 938
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 121.765 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 949 new AND gates.
[LOG] Size before ABC: 1756 AND gates.
[LOG] Size after ABC: 949 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 120.162/120 sec (0.959134/1 sec, 1.05912/1 sec, 1.12776/1 sec, 1.10473/1 sec, 8.56198/9 sec, 1.12954/1 sec, 12.8823/13 sec, 1.15499/1 sec, 19.215/19 sec, 1.15881/1 sec, 20.7251/21 sec, 14.2231/14 sec, 17.3885/18 sec, 19.4718/19 sec )
[LOG] Nr of iterations: 342 (5, 9, 28, 10, 10, 8, 9, 8, 19, 7, 37, 81, 99, 12 )
[LOG] Total clause computation time: 10.4556/6 sec (0.462717/0.462717 sec, 0.508269/0.508269 sec, 0.511691/0.511691 sec, 0.456922/0.456922 sec, 0.463421/0.463421 sec, 0.471563/0.471563 sec, 0.482998/0.482998 sec, 0.459282/0.459282 sec, 0.908938/0.908938 sec, 0.463046/0.463046 sec, 0.574858/0.574858 sec, 1.41606/1.41606 sec, 1.52798/1.52798 sec, 1.74782/1.74782 sec )
[LOG] Total clause minimization time: 109.286/114 sec (0.470701/0.470701 sec, 0.524732/0.524732 sec, 0.588558/0.588558 sec, 0.621177/0.621177 sec, 8.07108/8.07108 sec, 0.630353/0.630353 sec, 12.3723/12.3723 sec, 0.668048/0.668048 sec, 18.2776/18.2776 sec, 0.66714/0.66714 sec, 20.1208/20.1208 sec, 12.7652/12.7652 sec, 15.8183/15.8183 sec, 17.6903/17.6903 sec )
[LOG] Total clause size reduction: 17322 --> 1756 (248 --> 7, 488 --> 26, 1620 --> 85, 531 --> 12, 522 --> 25, 399 --> 12, 448 --> 13, 385 --> 11, 972 --> 96, 318 --> 10, 1872 --> 229, 4080 --> 520, 4900 --> 651, 539 --> 59 )
[LOG] Average clause size reduction: 50.6491 --> 5.1345 (49.6 --> 1.4, 54.2222 --> 2.88889, 57.8571 --> 3.03571, 53.1 --> 1.2, 52.2 --> 2.5, 49.875 --> 1.5, 49.7778 --> 1.44444, 48.125 --> 1.375, 51.1579 --> 5.05263, 45.4286 --> 1.42857, 50.5946 --> 6.18919, 50.3704 --> 6.41975, 49.4949 --> 6.57576, 44.9167 --> 4.91667 )
[LOG] Overall execution time: 121.775 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 122.17 sec (Real time) / 120.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.98 sec (Real time) / 4.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1372 11 37 1 1310
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 296.192 sec CPU time.
[LOG] Relation determinization time: 296 sec real time.
[LOG] Final circuit size: 980 new AND gates.
[LOG] Size before ABC: 1910 AND gates.
[LOG] Size after ABC: 979 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 290.525/291 sec (1.97734/2 sec, 1.84294/2 sec, 7.71261/8 sec, 18.2913/18 sec, 32.2402/32 sec, 17.588/18 sec, 15.7761/16 sec, 13.5897/13 sec, 17.3105/18 sec, 18.1202/18 sec, 28.863/29 sec, 12.5853/12 sec, 17.2986/18 sec, 24.8513/25 sec, 62.4781/62 sec )
[LOG] Nr of iterations: 401 (6, 4, 44, 15, 6, 11, 7, 12, 17, 8, 24, 11, 115, 87, 34 )
[LOG] Total clause computation time: 17.4765/19 sec (0.843546/0.843546 sec, 0.836198/0.836198 sec, 1.08545/1.08545 sec, 0.864144/0.864144 sec, 0.696886/0.696886 sec, 0.672841/0.672841 sec, 0.800042/0.800042 sec, 0.675673/0.675673 sec, 1.77229/1.77229 sec, 0.750028/0.750028 sec, 1.24516/1.24516 sec, 0.700819/0.700819 sec, 2.08149/2.08149 sec, 2.88844/2.88844 sec, 1.56349/1.56349 sec )
[LOG] Total clause minimization time: 271.991/271 sec (1.07481/1.07481 sec, 0.944485/0.944485 sec, 6.56869/6.56869 sec, 17.3636/17.3636 sec, 31.478/31.478 sec, 16.8476/16.8476 sec, 14.9109/14.9109 sec, 12.8487/12.8487 sec, 15.4705/15.4705 sec, 17.3041/17.3041 sec, 27.5459/27.5459 sec, 11.8141/11.8141 sec, 15.1155/15.1155 sec, 21.8707/21.8707 sec, 60.8335/60.8335 sec )
[LOG] Total clause size reduction: 22069 --> 1910 (335 --> 9, 198 --> 10, 2795 --> 149, 896 --> 38, 315 --> 6, 620 --> 17, 366 --> 7, 660 --> 18, 944 --> 91, 406 --> 12, 1311 --> 165, 560 --> 21, 6270 --> 702, 4644 --> 524, 1749 --> 141 )
[LOG] Average clause size reduction: 55.0349 --> 4.76309 (55.8333 --> 1.5, 49.5 --> 2.5, 63.5227 --> 3.38636, 59.7333 --> 2.53333, 52.5 --> 1, 56.3636 --> 1.54545, 52.2857 --> 1, 55 --> 1.5, 55.5294 --> 5.35294, 50.75 --> 1.5, 54.625 --> 6.875, 50.9091 --> 1.90909, 54.5217 --> 6.10435, 53.3793 --> 6.02299, 51.4412 --> 4.14706 )
[LOG] Overall execution time: 296.209 sec CPU time.
[LOG] Overall execution time: 296 sec real time.
Synthesis time: 296.71 sec (Real time) / 294.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.83 sec (Real time) / 5.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1452 12 40 1 1386
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 340.006 sec CPU time.
[LOG] Relation determinization time: 340 sec real time.
[LOG] Final circuit size: 1147 new AND gates.
[LOG] Size before ABC: 2375 AND gates.
[LOG] Size after ABC: 1147 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 338.075/338 sec (1.13518/1 sec, 1.18769/1 sec, 3.10875/3 sec, 19.0192/19 sec, 17.1583/17 sec, 15.3521/16 sec, 23.6762/23 sec, 12.8438/13 sec, 14.8412/15 sec, 14.7855/15 sec, 14.1395/14 sec, 14.1867/14 sec, 12.7479/13 sec, 33.6096/34 sec, 61.3176/61 sec, 17.6724/18 sec, 61.293/61 sec )
[LOG] Nr of iterations: 467 (7, 27, 32, 9, 15, 10, 10, 8, 17, 7, 44, 14, 7, 139, 43, 48, 30 )
[LOG] Total clause computation time: 16.0696/16 sec (0.479653/0.479653 sec, 0.544292/0.544292 sec, 0.631221/0.631221 sec, 0.576167/0.576167 sec, 0.554835/0.554835 sec, 0.482917/0.482917 sec, 0.514622/0.514622 sec, 0.490976/0.490976 sec, 1.43583/1.43583 sec, 0.528395/0.528395 sec, 0.836409/0.836409 sec, 0.488075/0.488075 sec, 0.500159/0.500159 sec, 3.17789/3.17789 sec, 1.78896/1.78896 sec, 1.66316/1.66316 sec, 1.37606/1.37606 sec )
[LOG] Total clause minimization time: 321.377/322 sec (0.623855/0.623855 sec, 0.607782/0.607782 sec, 2.44261/2.44261 sec, 18.4094/18.4094 sec, 16.5704/16.5704 sec, 14.8351/14.8351 sec, 23.1241/23.1241 sec, 12.3192/12.3192 sec, 13.3684/13.3684 sec, 14.2206/14.2206 sec, 13.2667/13.2667 sec, 13.666/13.666 sec, 12.2178/12.2178 sec, 30.3765/30.3765 sec, 59.4858/59.4858 sec, 15.9663/15.9663 sec, 59.877/59.877 sec )
[LOG] Total clause size reduction: 28156 --> 2375 (438 --> 14, 1872 --> 136, 2201 --> 79, 560 --> 10, 966 --> 20, 612 --> 12, 603 --> 15, 462 --> 10, 1040 --> 116, 384 --> 9, 2709 --> 303, 806 --> 23, 366 --> 10, 8280 --> 1102, 2478 --> 185, 2726 --> 227, 1653 --> 104 )
[LOG] Average clause size reduction: 60.2912 --> 5.08565 (62.5714 --> 2, 69.3333 --> 5.03704, 68.7812 --> 2.46875, 62.2222 --> 1.11111, 64.4 --> 1.33333, 61.2 --> 1.2, 60.3 --> 1.5, 57.75 --> 1.25, 61.1765 --> 6.82353, 54.8571 --> 1.28571, 61.5682 --> 6.88636, 57.5714 --> 1.64286, 52.2857 --> 1.42857, 59.5683 --> 7.92806, 57.6279 --> 4.30233, 56.7917 --> 4.72917, 55.1 --> 3.46667 )
[LOG] Overall execution time: 340.017 sec CPU time.
[LOG] Overall execution time: 340 sec real time.
Synthesis time: 340.80 sec (Real time) / 337.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.41 sec (Real time) / 8.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1683 13 43 1 1610
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 355.982 sec CPU time.
[LOG] Relation determinization time: 357 sec real time.
[LOG] Final circuit size: 1814 new AND gates.
[LOG] Size before ABC: 3699 AND gates.
[LOG] Size after ABC: 1814 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 353.56/353 sec (1.08729/1 sec, 1.37866/1 sec, 1.88161/2 sec, 4.40886/4 sec, 15.198/16 sec, 13.5684/13 sec, 13.9978/14 sec, 12.8081/13 sec, 17.103/17 sec, 10.7515/11 sec, 15.3677/15 sec, 13.431/13 sec, 12.4861/12 sec, 12.8178/13 sec, 37.3884/38 sec, 33.3905/33 sec, 30.1536/30 sec, 106.341/107 sec )
[LOG] Nr of iterations: 588 (7, 27, 35, 10, 10, 10, 8, 7, 23, 9, 49, 8, 7, 8, 149, 151, 29, 41 )
[LOG] Total clause computation time: 19.5866/19 sec (0.462586/0.462586 sec, 0.58086/0.58086 sec, 0.613815/0.613815 sec, 0.589503/0.589503 sec, 0.561298/0.561298 sec, 0.515532/0.515532 sec, 0.566786/0.566786 sec, 0.536248/0.536248 sec, 1.27493/1.27493 sec, 0.540623/0.540623 sec, 0.757622/0.757622 sec, 0.475284/0.475284 sec, 0.516196/0.516196 sec, 0.509829/0.509829 sec, 2.64863/2.64863 sec, 4.71403/4.71403 sec, 2.2581/2.2581 sec, 1.46472/1.46472 sec )
[LOG] Total clause minimization time: 333.181/330 sec (0.590678/0.590678 sec, 0.759556/0.759556 sec, 1.22888/1.22888 sec, 3.78199/3.78199 sec, 14.5979/14.5979 sec, 13.0157/13.0157 sec, 13.3938/13.3938 sec, 12.2342/12.2342 sec, 15.7869/15.7869 sec, 10.1711/10.1711 sec, 14.5674/14.5674 sec, 12.9161/12.9161 sec, 11.9345/11.9345 sec, 12.2662/12.2662 sec, 34.6718/34.6718 sec, 28.603/28.603 sec, 27.8425/27.8425 sec, 104.818/104.818 sec )
[LOG] Total clause size reduction: 37186 --> 3699 (462 --> 10, 1976 --> 157, 2550 --> 99, 666 --> 12, 657 --> 11, 648 --> 12, 497 --> 9, 420 --> 9, 1518 --> 179, 544 --> 11, 3216 --> 397, 462 --> 11, 390 --> 9, 448 --> 11, 9324 --> 1108, 9300 --> 1347, 1708 --> 125, 2400 --> 182 )
[LOG] Average clause size reduction: 63.2415 --> 6.29082 (66 --> 1.42857, 73.1852 --> 5.81481, 72.8571 --> 2.82857, 66.6 --> 1.2, 65.7 --> 1.1, 64.8 --> 1.2, 62.125 --> 1.125, 60 --> 1.28571, 66 --> 7.78261, 60.4444 --> 1.22222, 65.6327 --> 8.10204, 57.75 --> 1.375, 55.7143 --> 1.28571, 56 --> 1.375, 62.5772 --> 7.43624, 61.5894 --> 8.92053, 58.8966 --> 4.31034, 58.5366 --> 4.43902 )
[LOG] Overall execution time: 355.994 sec CPU time.
[LOG] Overall execution time: 357 sec real time.
Synthesis time: 357.07 sec (Real time) / 353.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.10 sec (Real time) / 12.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2385 14 45 1 2308
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 322.072 sec CPU time.
[LOG] Relation determinization time: 323 sec real time.
[LOG] Final circuit size: 704 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 704 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 319.005/320 sec (3.29023/4 sec, 20.5445/20 sec, 1.30737/2 sec, 2.50201/2 sec, 17.0681/17 sec, 11.6877/12 sec, 20.5465/21 sec, 11.0278/11 sec, 19.5685/19 sec, 21.3001/22 sec, 14.0724/14 sec, 11.4419/11 sec, 11.271/11 sec, 18.6647/19 sec, 19.8287/20 sec, 12.7889/13 sec, 14.0977/14 sec, 42.1698/42 sec, 45.8271/46 sec )
[LOG] Nr of iterations: 355 (10, 16, 6, 18, 24, 14, 15, 13, 10, 13, 13, 16, 7, 13, 13, 17, 97, 20, 20 )
[LOG] Total clause computation time: 42.4138/44 sec (2.51677/2.51677 sec, 19.6831/19.6831 sec, 0.529856/0.529856 sec, 1.43978/1.43978 sec, 1.49035/1.49035 sec, 0.687992/0.687992 sec, 0.667214/0.667214 sec, 0.683278/0.683278 sec, 0.628278/0.628278 sec, 0.765979/0.765979 sec, 0.710663/0.710663 sec, 0.716633/0.716633 sec, 0.672736/0.672736 sec, 0.797049/0.797049 sec, 0.825853/0.825853 sec, 0.690371/0.690371 sec, 1.18992/1.18992 sec, 3.52208/3.52208 sec, 4.19585/4.19585 sec )
[LOG] Total clause minimization time: 275.677/276 sec (0.73052/0.73052 sec, 0.815957/0.815957 sec, 0.732641/0.732641 sec, 1.0169/1.0169 sec, 15.5309/15.5309 sec, 10.9527/10.9527 sec, 19.8327/19.8327 sec, 10.2986/10.2986 sec, 18.8935/18.8935 sec, 20.4881/20.4881 sec, 13.3146/13.3146 sec, 10.6764/10.6764 sec, 10.5512/10.5512 sec, 17.8197/17.8197 sec, 18.954/18.954 sec, 12.05/12.05 sec, 12.8448/12.8448 sec, 38.5955/38.5955 sec, 41.5783/41.5783 sec )
[LOG] Total clause size reduction: 23513 --> 1443 (729 --> 24, 1200 --> 30, 395 --> 9, 1326 --> 151, 1771 --> 210, 988 --> 14, 1050 --> 17, 888 --> 18, 657 --> 14, 864 --> 31, 852 --> 29, 1050 --> 36, 414 --> 11, 816 --> 34, 804 --> 35, 1056 --> 67, 6240 --> 537, 1216 --> 94, 1197 --> 82 )
[LOG] Average clause size reduction: 66.2338 --> 4.06479 (72.9 --> 2.4, 75 --> 1.875, 65.8333 --> 1.5, 73.6667 --> 8.38889, 73.7917 --> 8.75, 70.5714 --> 1, 70 --> 1.13333, 68.3077 --> 1.38462, 65.7 --> 1.4, 66.4615 --> 2.38462, 65.5385 --> 2.23077, 65.625 --> 2.25, 59.1429 --> 1.57143, 62.7692 --> 2.61538, 61.8462 --> 2.69231, 62.1176 --> 3.94118, 64.3299 --> 5.53608, 60.8 --> 4.7, 59.85 --> 4.1 )
[LOG] Overall execution time: 322.085 sec CPU time.
[LOG] Overall execution time: 323 sec real time.
Synthesis time: 322.94 sec (Real time) / 319.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.27 sec (Real time) / 6.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1316 15 47 1 1235
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 367.962 sec CPU time.
[LOG] Relation determinization time: 369 sec real time.
[LOG] Final circuit size: 1209 new AND gates.
[LOG] Size before ABC: 2482 AND gates.
[LOG] Size after ABC: 1209 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 365.681/367 sec (15.6961/16 sec, 24.228/24 sec, 1.03223/1 sec, 15.9236/16 sec, 2.29519/2 sec, 8.50683/9 sec, 11.8589/12 sec, 9.02567/9 sec, 10.8093/11 sec, 12.4316/12 sec, 16.3536/17 sec, 16.3769/16 sec, 8.9709/9 sec, 1.49705/2 sec, 13.176/13 sec, 19.7339/20 sec, 21.5424/21 sec, 10.452/11 sec, 52.2067/52 sec, 93.5643/94 sec )
[LOG] Nr of iterations: 489 (14, 9, 6, 19, 31, 15, 16, 13, 10, 10, 14, 10, 14, 19, 13, 13, 185, 26, 30, 22 )
[LOG] Total clause computation time: 69.3063/73 sec (14.9581/14.9581 sec, 23.4988/23.4988 sec, 0.413169/0.413169 sec, 1.07396/1.07396 sec, 1.37199/1.37199 sec, 0.551182/0.551182 sec, 0.546018/0.546018 sec, 0.562296/0.562296 sec, 0.555443/0.555443 sec, 0.675114/0.675114 sec, 0.691813/0.691813 sec, 0.712007/0.712007 sec, 0.671683/0.671683 sec, 0.688054/0.688054 sec, 0.575069/0.575069 sec, 0.626791/0.626791 sec, 0.978704/0.978704 sec, 0.583054/0.583054 sec, 3.37893/3.37893 sec, 16.1941/16.1941 sec )
[LOG] Total clause minimization time: 295.574/293 sec (0.703335/0.703335 sec, 0.694115/0.694115 sec, 0.586691/0.586691 sec, 14.8113/14.8113 sec, 0.884725/0.884725 sec, 7.91871/7.91871 sec, 11.276/11.276 sec, 8.42364/8.42364 sec, 10.2169/10.2169 sec, 11.7191/11.7191 sec, 15.6254/15.6254 sec, 15.6287/15.6287 sec, 8.26163/8.26163 sec, 0.771376/0.771376 sec, 12.5666/12.5666 sec, 19.0699/19.0699 sec, 20.4839/20.4839 sec, 9.82789/9.82789 sec, 48.7801/48.7801 sec, 77.3238/77.3238 sec )
[LOG] Total clause size reduction: 34019 --> 2482 (1105 --> 36, 672 --> 16, 415 --> 9, 1476 --> 176, 2430 --> 270, 1120 --> 15, 1185 --> 18, 936 --> 15, 693 --> 12, 684 --> 34, 975 --> 60, 666 --> 30, 949 --> 54, 1296 --> 77, 852 --> 45, 840 --> 60, 12696 --> 1206, 1700 --> 93, 1943 --> 159, 1386 --> 97 )
[LOG] Average clause size reduction: 69.5685 --> 5.07566 (78.9286 --> 2.57143, 74.6667 --> 1.77778, 69.1667 --> 1.5, 77.6842 --> 9.26316, 78.3871 --> 8.70968, 74.6667 --> 1, 74.0625 --> 1.125, 72 --> 1.15385, 69.3 --> 1.2, 68.4 --> 3.4, 69.6429 --> 4.28571, 66.6 --> 3, 67.7857 --> 3.85714, 68.2105 --> 4.05263, 65.5385 --> 3.46154, 64.6154 --> 4.61538, 68.627 --> 6.51892, 65.3846 --> 3.57692, 64.7667 --> 5.3, 63 --> 4.40909 )
[LOG] Overall execution time: 367.975 sec CPU time.
[LOG] Overall execution time: 369 sec real time.
Synthesis time: 369.03 sec (Real time) / 365.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.80 sec (Real time) / 10.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1855 16 49 1 1770
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 320.792 sec CPU time.
[LOG] Relation determinization time: 322 sec real time.
[LOG] Final circuit size: 1568 new AND gates.
[LOG] Size before ABC: 3256 AND gates.
[LOG] Size after ABC: 1568 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 317.319/318 sec (1.80305/2 sec, 1.73229/1 sec, 1.27803/2 sec, 11.8357/11 sec, 7.27958/8 sec, 2.1985/2 sec, 8.7799/9 sec, 8.94912/9 sec, 1.85489/2 sec, 16.5851/16 sec, 9.48183/10 sec, 11.0893/11 sec, 16.4474/16 sec, 16.1909/17 sec, 17.0293/17 sec, 15.7243/15 sec, 26.7441/27 sec, 18.8043/19 sec, 28.6919/29 sec, 53.1876/53 sec, 41.6315/42 sec )
[LOG] Nr of iterations: 607 (20, 17, 5, 20, 29, 28, 14, 15, 16, 17, 19, 14, 10, 11, 14, 11, 224, 35, 39, 32, 17 )
[LOG] Total clause computation time: 32.3099/33 sec (0.868317/0.868317 sec, 0.804985/0.804985 sec, 0.49998/0.49998 sec, 1.71878/1.71878 sec, 6.30454/6.30454 sec, 1.03624/1.03624 sec, 0.727512/0.727512 sec, 0.851165/0.851165 sec, 0.681827/0.681827 sec, 0.871525/0.871525 sec, 0.766675/0.766675 sec, 0.863127/0.863127 sec, 0.815685/0.815685 sec, 0.828534/0.828534 sec, 0.835653/0.835653 sec, 0.833326/0.833326 sec, 2.61421/2.61421 sec, 0.741741/0.741741 sec, 0.774052/0.774052 sec, 4.65773/4.65773 sec, 4.21427/4.21427 sec )
[LOG] Total clause minimization time: 283.798/285 sec (0.885283/0.885283 sec, 0.875742/0.875742 sec, 0.731315/0.731315 sec, 10.0655/10.0655 sec, 0.922571/0.922571 sec, 1.10898/1.10898 sec, 8.00005/8.00005 sec, 8.04494/8.04494 sec, 1.1203/1.1203 sec, 15.6605/15.6605 sec, 8.66154/8.66154 sec, 10.1732/10.1732 sec, 15.5792/15.5792 sec, 15.3099/15.3099 sec, 16.1404/16.1404 sec, 14.8377/14.8377 sec, 24.0098/24.0098 sec, 18.0015/18.0015 sec, 27.8532/27.8532 sec, 48.4623/48.4623 sec, 37.3536/37.3536 sec )
[LOG] Total clause size reduction: 44754 --> 3256 (1691 --> 56, 1408 --> 49, 348 --> 7, 1634 --> 203, 2380 --> 284, 2268 --> 62, 1079 --> 17, 1148 --> 24, 1215 --> 19, 1280 --> 37, 1422 --> 52, 1014 --> 48, 693 --> 24, 760 --> 23, 975 --> 54, 740 --> 42, 16279 --> 1768, 2448 --> 117, 2698 --> 147, 2170 --> 157, 1104 --> 66 )
[LOG] Average clause size reduction: 73.7298 --> 5.36409 (84.55 --> 2.8, 82.8235 --> 2.88235, 69.6 --> 1.4, 81.7 --> 10.15, 82.069 --> 9.7931, 81 --> 2.21429, 77.0714 --> 1.21429, 76.5333 --> 1.6, 75.9375 --> 1.1875, 75.2941 --> 2.17647, 74.8421 --> 2.73684, 72.4286 --> 3.42857, 69.3 --> 2.4, 69.0909 --> 2.09091, 69.6429 --> 3.85714, 67.2727 --> 3.81818, 72.6741 --> 7.89286, 69.9429 --> 3.34286, 69.1795 --> 3.76923, 67.8125 --> 4.90625, 64.9412 --> 3.88235 )
[LOG] Overall execution time: 320.808 sec CPU time.
[LOG] Overall execution time: 322 sec real time.
Synthesis time: 321.81 sec (Real time) / 317.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.74 sec (Real time) / 16.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2259 17 51 1 2170
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 429.49 sec CPU time.
[LOG] Relation determinization time: 430 sec real time.
[LOG] Final circuit size: 1301 new AND gates.
[LOG] Size before ABC: 2880 AND gates.
[LOG] Size after ABC: 1301 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 425.215/426 sec (19.8422/20 sec, 1.99219/2 sec, 1.47261/1 sec, 14.4196/15 sec, 43.2727/43 sec, 10.2133/10 sec, 13.3901/14 sec, 15.6153/15 sec, 11.7476/12 sec, 11.2947/11 sec, 12.3029/13 sec, 14.2443/14 sec, 17.3277/17 sec, 19.1906/20 sec, 21.5017/21 sec, 12.2385/12 sec, 18.998/20 sec, 16.6606/16 sec, 24.6536/25 sec, 24.0293/24 sec, 53.9571/54 sec, 46.8503/47 sec )
[LOG] Nr of iterations: 587 (16, 17, 6, 21, 43, 30, 14, 11, 12, 17, 14, 19, 11, 13, 15, 14, 173, 35, 34, 14, 34, 24 )
[LOG] Total clause computation time: 51.2158/51 sec (2.05682/2.05682 sec, 0.812012/0.812012 sec, 0.531608/0.531608 sec, 1.71133/1.71133 sec, 19.968/19.968 sec, 0.961957/0.961957 sec, 0.799698/0.799698 sec, 0.804365/0.804365 sec, 0.787732/0.787732 sec, 0.984186/0.984186 sec, 1.58006/1.58006 sec, 0.835244/0.835244 sec, 0.792148/0.792148 sec, 1.549/1.549 sec, 0.95024/0.95024 sec, 1.07368/1.07368 sec, 3.28621/3.28621 sec, 0.77952/0.77952 sec, 0.81946/0.81946 sec, 1.52784/1.52784 sec, 2.77708/2.77708 sec, 5.82759/5.82759 sec )
[LOG] Total clause minimization time: 372.637/374 sec (17.729/17.729 sec, 1.12052/1.12052 sec, 0.886799/0.886799 sec, 12.6491/12.6491 sec, 23.2397/23.2397 sec, 9.19668/9.19668 sec, 12.53/12.53 sec, 14.7507/14.7507 sec, 10.9002/10.9002 sec, 10.2534/10.2534 sec, 10.6666/10.6666 sec, 13.3468/13.3468 sec, 16.484/16.484 sec, 17.5863/17.5863 sec, 20.4902/20.4902 sec, 11.1032/11.1032 sec, 15.6165/15.6165 sec, 15.8148/15.8148 sec, 23.7635/23.7635 sec, 22.4356/22.4356 sec, 51.1165/51.1165 sec, 40.9565/40.9565 sec )
[LOG] Total clause size reduction: 45457 --> 2880 (1395 --> 41, 1472 --> 54, 455 --> 9, 1800 --> 232, 3738 --> 433, 2552 --> 44, 1131 --> 15, 860 --> 13, 935 --> 16, 1344 --> 42, 1079 --> 51, 1476 --> 47, 810 --> 17, 960 --> 44, 1106 --> 39, 1014 --> 33, 13244 --> 1216, 2584 --> 131, 2475 --> 111, 962 --> 42, 2409 --> 156, 1656 --> 94 )
[LOG] Average clause size reduction: 77.4395 --> 4.9063 (87.1875 --> 2.5625, 86.5882 --> 3.17647, 75.8333 --> 1.5, 85.7143 --> 11.0476, 86.9302 --> 10.0698, 85.0667 --> 1.46667, 80.7857 --> 1.07143, 78.1818 --> 1.18182, 77.9167 --> 1.33333, 79.0588 --> 2.47059, 77.0714 --> 3.64286, 77.6842 --> 2.47368, 73.6364 --> 1.54545, 73.8462 --> 3.38462, 73.7333 --> 2.6, 72.4286 --> 2.35714, 76.5549 --> 7.0289, 73.8286 --> 3.74286, 72.7941 --> 3.26471, 68.7143 --> 3, 70.8529 --> 4.58824, 69 --> 3.91667 )
[LOG] Overall execution time: 429.507 sec CPU time.
[LOG] Overall execution time: 430 sec real time.
Synthesis time: 430.71 sec (Real time) / 425.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.91 sec (Real time) / 16.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2033 18 53 1 1940
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 515.019 sec CPU time.
[LOG] Relation determinization time: 516 sec real time.
[LOG] Final circuit size: 2183 new AND gates.
[LOG] Size before ABC: 4570 AND gates.
[LOG] Size after ABC: 2183 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 510.28/512 sec (20.3732/21 sec, 1.9771/2 sec, 1.32831/1 sec, 21.2595/22 sec, 33.0182/33 sec, 13.6443/13 sec, 22.2411/23 sec, 17.6886/17 sec, 16.2028/17 sec, 11.6337/11 sec, 25.5143/26 sec, 12.0299/12 sec, 13.1562/13 sec, 19.1283/19 sec, 16.2916/17 sec, 19.1467/19 sec, 19.5361/19 sec, 42.1301/43 sec, 32.1977/32 sec, 29.7466/30 sec, 30.4922/30 sec, 44.0568/44 sec, 47.4869/48 sec )
[LOG] Nr of iterations: 753 (15, 15, 7, 22, 36, 18, 16, 17, 11, 24, 12, 12, 13, 22, 17, 17, 193, 36, 46, 32, 12, 137, 23 )
[LOG] Total clause computation time: 50.3735/52 sec (0.80824/0.80824 sec, 0.898027/0.898027 sec, 0.490801/0.490801 sec, 2.56044/2.56044 sec, 16.1906/16.1906 sec, 1.41915/1.41915 sec, 1.02031/1.02031 sec, 0.745386/0.745386 sec, 0.745644/0.745644 sec, 0.798952/0.798952 sec, 1.02965/1.02965 sec, 0.863242/0.863242 sec, 0.759427/0.759427 sec, 1.03668/1.03668 sec, 0.852614/0.852614 sec, 1.30811/1.30811 sec, 2.68935/2.68935 sec, 0.759759/0.759759 sec, 0.738535/0.738535 sec, 1.16117/1.16117 sec, 1.22981/1.22981 sec, 3.89785/3.89785 sec, 8.36981/8.36981 sec )
[LOG] Total clause minimization time: 458.412/459 sec (19.5082/19.5082 sec, 1.01875/1.01875 sec, 0.789903/0.789903 sec, 18.6385/18.6385 sec, 16.7706/16.7706 sec, 12.1719/12.1719 sec, 21.1587/21.1587 sec, 16.8814/16.8814 sec, 15.4046/15.4046 sec, 10.7706/10.7706 sec, 24.421/24.421 sec, 11.1124/11.1124 sec, 12.3414/12.3414 sec, 18.035/18.035 sec, 15.3849/15.3849 sec, 17.7746/17.7746 sec, 16.7499/16.7499 sec, 41.29/41.29 sec, 31.3871/31.3871 sec, 28.5142/28.5142 sec, 29.1939/29.1939 sec, 40.0579/40.0579 sec, 39.0369/39.0369 sec )
[LOG] Total clause size reduction: 60269 --> 4570 (1358 --> 45, 1344 --> 36, 570 --> 11, 1974 --> 263, 3255 --> 389, 1564 --> 19, 1365 --> 20, 1440 --> 18, 890 --> 13, 2024 --> 72, 957 --> 34, 946 --> 29, 1020 --> 36, 1764 --> 100, 1328 --> 34, 1312 --> 66, 15552 --> 1813, 2800 --> 109, 3555 --> 152, 2418 --> 94, 847 --> 37, 10336 --> 1081, 1650 --> 99 )
[LOG] Average clause size reduction: 80.0385 --> 6.06906 (90.5333 --> 3, 89.6 --> 2.4, 81.4286 --> 1.57143, 89.7273 --> 11.9545, 90.4167 --> 10.8056, 86.8889 --> 1.05556, 85.3125 --> 1.25, 84.7059 --> 1.05882, 80.9091 --> 1.18182, 84.3333 --> 3, 79.75 --> 2.83333, 78.8333 --> 2.41667, 78.4615 --> 2.76923, 80.1818 --> 4.54545, 78.1176 --> 2, 77.1765 --> 3.88235, 80.5803 --> 9.39378, 77.7778 --> 3.02778, 77.2826 --> 3.30435, 75.5625 --> 2.9375, 70.5833 --> 3.08333, 75.4453 --> 7.89051, 71.7391 --> 4.30435 )
[LOG] Overall execution time: 515.038 sec CPU time.
[LOG] Overall execution time: 516 sec real time.
Synthesis time: 516.51 sec (Real time) / 510.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.82 sec (Real time) / 30.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2965 19 55 1 2868
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 466.858 sec CPU time.
[LOG] Relation determinization time: 468 sec real time.
[LOG] Final circuit size: 1608 new AND gates.
[LOG] Size before ABC: 3551 AND gates.
[LOG] Size after ABC: 1608 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 461.531/462 sec (2.39263/3 sec, 2.10172/2 sec, 1.68742/1 sec, 14.8145/15 sec, 31.2092/31 sec, 19.864/19 sec, 11.5287/12 sec, 16.2734/16 sec, 10.4119/11 sec, 32.3511/32 sec, 14.9747/15 sec, 11.6458/12 sec, 15.9579/16 sec, 14.6801/15 sec, 13.0125/13 sec, 19.8713/20 sec, 16.8242/16 sec, 31.3507/32 sec, 22.3889/22 sec, 21.5145/22 sec, 34.512/34 sec, 34.5561/35 sec, 29.4152/30 sec, 38.1927/38 sec )
[LOG] Nr of iterations: 621 (14, 13, 8, 23, 47, 10, 18, 15, 12, 17, 12, 14, 12, 14, 16, 12, 127, 13, 38, 16, 13, 19, 62, 76 )
[LOG] Total clause computation time: 46.1585/50 sec (0.93117/0.93117 sec, 0.930136/0.930136 sec, 0.612779/0.612779 sec, 1.88877/1.88877 sec, 17.2382/17.2382 sec, 1.6073/1.6073 sec, 0.935754/0.935754 sec, 0.93348/0.93348 sec, 1.00184/1.00184 sec, 1.02932/1.02932 sec, 1.02252/1.02252 sec, 1.06199/1.06199 sec, 1.12773/1.12773 sec, 1.12889/1.12889 sec, 1.21489/1.21489 sec, 1.06311/1.06311 sec, 2.08473/2.08473 sec, 0.910487/0.910487 sec, 1.03017/1.03017 sec, 1.00341/1.00341 sec, 1.35212/1.35212 sec, 0.956513/0.956513 sec, 2.76933/2.76933 sec, 2.32389/2.32389 sec )
[LOG] Total clause minimization time: 413.607/412 sec (1.39653/1.39653 sec, 1.10248/1.10248 sec, 1.00775/1.00775 sec, 12.8547/12.8547 sec, 13.8948/13.8948 sec, 18.1923/18.1923 sec, 10.5211/10.5211 sec, 15.2684/15.2684 sec, 9.33924/9.33924 sec, 31.2603/31.2603 sec, 13.8803/13.8803 sec, 10.5114/10.5114 sec, 14.7644/14.7644 sec, 13.4784/13.4784 sec, 11.7337/11.7337 sec, 18.736/18.736 sec, 14.6491/14.6491 sec, 30.3651/30.3651 sec, 21.2798/21.2798 sec, 20.4344/20.4344 sec, 33.0785/33.0785 sec, 33.5222/33.5222 sec, 26.5538/26.5538 sec, 35.7819/35.7819 sec )
[LOG] Total clause size reduction: 52356 --> 3551 (1326 --> 37, 1212 --> 17, 700 --> 12, 2178 --> 296, 4508 --> 565, 873 --> 10, 1632 --> 20, 1330 --> 18, 1034 --> 15, 1488 --> 24, 1012 --> 30, 1183 --> 39, 990 --> 32, 1157 --> 38, 1320 --> 37, 957 --> 48, 10836 --> 1205, 1020 --> 45, 3108 --> 136, 1245 --> 60, 984 --> 44, 1458 --> 68, 4880 --> 361, 5925 --> 394 )
[LOG] Average clause size reduction: 84.3092 --> 5.7182 (94.7143 --> 2.64286, 93.2308 --> 1.30769, 87.5 --> 1.5, 94.6957 --> 12.8696, 95.9149 --> 12.0213, 87.3 --> 1, 90.6667 --> 1.11111, 88.6667 --> 1.2, 86.1667 --> 1.25, 87.5294 --> 1.41176, 84.3333 --> 2.5, 84.5 --> 2.78571, 82.5 --> 2.66667, 82.6429 --> 2.71429, 82.5 --> 2.3125, 79.75 --> 4, 85.3228 --> 9.48819, 78.4615 --> 3.46154, 81.7895 --> 3.57895, 77.8125 --> 3.75, 75.6923 --> 3.38462, 76.7368 --> 3.57895, 78.7097 --> 5.82258, 77.9605 --> 5.18421 )
[LOG] Overall execution time: 466.879 sec CPU time.
[LOG] Overall execution time: 468 sec real time.
Synthesis time: 468.17 sec (Real time) / 461.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.01 sec (Real time) / 22.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2443 20 58 1 2341
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.228618 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.209231/0 sec (0.038561/0 sec, 0.03536/0 sec, 0.03817/0 sec, 0.016549/0 sec, 0.0428/0 sec, 0.037791/0 sec )
[LOG] Nr of iterations: 35 (8, 8, 4, 2, 8, 5 )
[LOG] Total clause computation time: 0.098045/0 sec (0.018735/0.018735 sec, 0.016388/0.016388 sec, 0.015721/0.015721 sec, 0.009352/0.009352 sec, 0.019658/0.019658 sec, 0.018191/0.018191 sec )
[LOG] Total clause minimization time: 0.100805/0 sec (0.017985/0.017985 sec, 0.017294/0.017294 sec, 0.020774/0.020774 sec, 0.005501/0.005501 sec, 0.021373/0.021373 sec, 0.017878/0.017878 sec )
[LOG] Total clause size reduction: 922 --> 48 (238 --> 12, 231 --> 11, 96 --> 4, 31 --> 0, 210 --> 14, 116 --> 7 )
[LOG] Average clause size reduction: 26.3429 --> 1.37143 (29.75 --> 1.5, 28.875 --> 1.375, 24 --> 1, 15.5 --> 0, 26.25 --> 1.75, 23.2 --> 1.4 )
[LOG] Overall execution time: 0.230333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 212 5 23 1 179
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.437665 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.401647/0 sec (0.05585/0 sec, 0.053/0 sec, 0.056951/0 sec, 0.05545/0 sec, 0.057084/0 sec, 0.070444/0 sec, 0.052868/0 sec )
[LOG] Nr of iterations: 55 (9, 11, 5, 6, 4, 15, 5 )
[LOG] Total clause computation time: 0.191643/0 sec (0.027207/0.027207 sec, 0.023988/0.023988 sec, 0.027895/0.027895 sec, 0.026404/0.026404 sec, 0.026726/0.026726 sec, 0.033442/0.033442 sec, 0.025981/0.025981 sec )
[LOG] Total clause minimization time: 0.192919/0 sec (0.026153/0.026153 sec, 0.026614/0.026614 sec, 0.026702/0.026702 sec, 0.026596/0.026596 sec, 0.027964/0.027964 sec, 0.03445/0.03445 sec, 0.02444/0.02444 sec )
[LOG] Total clause size reduction: 1733 --> 105 (312 --> 19, 380 --> 26, 148 --> 5, 180 --> 8, 105 --> 5, 476 --> 35, 132 --> 7 )
[LOG] Average clause size reduction: 31.5091 --> 1.90909 (34.6667 --> 2.11111, 34.5455 --> 2.36364, 29.6 --> 1, 30 --> 1.33333, 26.25 --> 1.25, 31.7333 --> 2.33333, 26.4 --> 1.4 )
[LOG] Overall execution time: 0.439653 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 285 6 26 1 246
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.907335 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 192 AND gates.
[LOG] Size after ABC: 113 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.833536/1 sec (0.081982/0 sec, 0.077231/0 sec, 0.084499/0 sec, 0.074154/0 sec, 0.075258/0 sec, 0.103342/0 sec, 0.138413/0 sec, 0.108695/0 sec, 0.089962/1 sec )
[LOG] Nr of iterations: 81 (10, 10, 7, 9, 5, 11, 9, 14, 6 )
[LOG] Total clause computation time: 0.385034/0 sec (0.037834/0.037834 sec, 0.035318/0.035318 sec, 0.043849/0.043849 sec, 0.031564/0.031564 sec, 0.032583/0.032583 sec, 0.046018/0.046018 sec, 0.0609/0.0609 sec, 0.053518/0.053518 sec, 0.04345/0.04345 sec )
[LOG] Total clause minimization time: 0.416647/1 sec (0.040587/0.040587 sec, 0.038558/0.038558 sec, 0.037267/0.037267 sec, 0.039159/0.039159 sec, 0.039273/0.039273 sec, 0.053736/0.053736 sec, 0.073821/0.073821 sec, 0.051354/0.051354 sec, 0.042892/0.042892 sec )
[LOG] Total clause size reduction: 3022 --> 192 (414 --> 27, 405 --> 19, 264 --> 10, 344 --> 17, 168 --> 6, 410 --> 52, 320 --> 17, 507 --> 35, 190 --> 9 )
[LOG] Average clause size reduction: 37.3086 --> 2.37037 (41.4 --> 2.7, 40.5 --> 1.9, 37.7143 --> 1.42857, 38.2222 --> 1.88889, 33.6 --> 1.2, 37.2727 --> 4.72727, 35.5556 --> 1.88889, 36.2143 --> 2.5, 31.6667 --> 1.5 )
[LOG] Overall execution time: 0.909817 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 367 7 30 1 322
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.21169 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 333 new AND gates.
[LOG] Size before ABC: 589 AND gates.
[LOG] Size after ABC: 332 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.12454/1 sec (0.051824/0 sec, 0.059847/0 sec, 0.091008/0 sec, 0.087762/1 sec, 0.085025/0 sec, 0.100577/0 sec, 0.111355/0 sec, 0.120098/0 sec, 0.230144/0 sec, 0.186905/0 sec )
[LOG] Nr of iterations: 163 (7, 4, 19, 6, 5, 12, 8, 10, 67, 25 )
[LOG] Total clause computation time: 0.469213/0 sec (0.023993/0.023993 sec, 0.029162/0.029162 sec, 0.040956/0.040956 sec, 0.041325/0.041325 sec, 0.037498/0.037498 sec, 0.039318/0.039318 sec, 0.052875/0.052875 sec, 0.059004/0.059004 sec, 0.07194/0.07194 sec, 0.073142/0.073142 sec )
[LOG] Total clause minimization time: 0.613051/1 sec (0.024092/0.024092 sec, 0.027166/0.027166 sec, 0.046167/0.046167 sec, 0.042691/0.042691 sec, 0.043808/0.043808 sec, 0.057346/0.057346 sec, 0.054539/0.054539 sec, 0.057024/0.057024 sec, 0.152092/0.152092 sec, 0.108126/0.108126 sec )
[LOG] Total clause size reduction: 6829 --> 589 (306 --> 10, 150 --> 8, 882 --> 54, 240 --> 11, 188 --> 5, 506 --> 35, 315 --> 16, 396 --> 32, 2838 --> 360, 1008 --> 58 )
[LOG] Average clause size reduction: 41.8957 --> 3.6135 (43.7143 --> 1.42857, 37.5 --> 2, 46.4211 --> 2.84211, 40 --> 1.83333, 37.6 --> 1, 42.1667 --> 2.91667, 39.375 --> 2, 39.6 --> 3.2, 42.3582 --> 5.37313, 40.32 --> 2.32 )
[LOG] Overall execution time: 1.21449 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 628 8 33 1 578
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 17.0644 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1650 new AND gates.
[LOG] Size before ABC: 3427 AND gates.
[LOG] Size after ABC: 1650 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.918/17 sec (0.069132/1 sec, 0.090735/0 sec, 0.126963/0 sec, 0.116497/0 sec, 0.111661/0 sec, 0.11341/0 sec, 0.114194/0 sec, 0.155608/0 sec, 0.133175/0 sec, 1.69256/2 sec, 6.09298/6 sec, 8.10109/8 sec )
[LOG] Nr of iterations: 457 (6, 10, 26, 6, 6, 10, 6, 8, 8, 315, 38, 18 )
[LOG] Total clause computation time: 1.14508/1 sec (0.03309/0.03309 sec, 0.039108/0.039108 sec, 0.055703/0.055703 sec, 0.05194/0.05194 sec, 0.048818/0.048818 sec, 0.049337/0.049337 sec, 0.048232/0.048232 sec, 0.078473/0.078473 sec, 0.066718/0.066718 sec, 0.194889/0.194889 sec, 0.244136/0.244136 sec, 0.234637/0.234637 sec )
[LOG] Total clause minimization time: 15.6857/15 sec (0.031013/0.031013 sec, 0.047004/0.047004 sec, 0.06592/0.06592 sec, 0.0596/0.0596 sec, 0.057843/0.057843 sec, 0.058972/0.058972 sec, 0.060895/0.060895 sec, 0.071977/0.071977 sec, 0.061234/0.061234 sec, 1.48173/1.48173 sec, 5.83529/5.83529 sec, 7.85419/7.85419 sec )
[LOG] Total clause size reduction: 22153 --> 3427 (290 --> 8, 513 --> 28, 1400 --> 79, 275 --> 7, 270 --> 7, 477 --> 16, 260 --> 8, 357 --> 18, 350 --> 19, 15386 --> 3076, 1776 --> 96, 799 --> 65 )
[LOG] Average clause size reduction: 48.4748 --> 7.49891 (48.3333 --> 1.33333, 51.3 --> 2.8, 53.8462 --> 3.03846, 45.8333 --> 1.16667, 45 --> 1.16667, 47.7 --> 1.6, 43.3333 --> 1.33333, 44.625 --> 2.25, 43.75 --> 2.375, 48.8444 --> 9.76508, 46.7368 --> 2.52632, 44.3889 --> 3.61111 )
[LOG] Overall execution time: 17.068 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.45 sec (Real time) / 17.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.30 sec (Real time) / 5.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1990 9 37 1 1932
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 27.3381 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 2158 new AND gates.
[LOG] Size before ABC: 4251 AND gates.
[LOG] Size after ABC: 2157 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.0873/27 sec (0.109386/0 sec, 0.15648/0 sec, 0.160656/1 sec, 0.168212/0 sec, 0.169848/0 sec, 0.165146/0 sec, 0.172892/0 sec, 0.182712/0 sec, 0.276075/1 sec, 0.233371/0 sec, 1.29286/1 sec, 9.2622/9 sec, 14.7375/15 sec )
[LOG] Nr of iterations: 544 (6, 7, 23, 7, 8, 8, 6, 9, 16, 14, 106, 322, 12 )
[LOG] Total clause computation time: 3.8496/4 sec (0.055128/0.055128 sec, 0.066586/0.066586 sec, 0.072922/0.072922 sec, 0.075873/0.075873 sec, 0.077974/0.077974 sec, 0.075091/0.075091 sec, 0.079259/0.079259 sec, 0.087742/0.087742 sec, 0.12276/0.12276 sec, 0.10184/0.10184 sec, 0.167126/0.167126 sec, 0.299298/0.299298 sec, 2.568/2.568 sec )
[LOG] Total clause minimization time: 23.1135/23 sec (0.047062/0.047062 sec, 0.08336/0.08336 sec, 0.080618/0.080618 sec, 0.085458/0.085458 sec, 0.084688/0.084688 sec, 0.083051/0.083051 sec, 0.086655/0.086655 sec, 0.087789/0.087789 sec, 0.145937/0.145937 sec, 0.123902/0.123902 sec, 1.11365/1.11365 sec, 8.93725/8.93725 sec, 12.154/12.154 sec )
[LOG] Total clause size reduction: 28286 --> 4251 (315 --> 8, 372 --> 21, 1342 --> 68, 360 --> 8, 413 --> 12, 406 --> 12, 285 --> 8, 448 --> 14, 825 --> 92, 702 --> 84, 5565 --> 880, 16692 --> 3013, 561 --> 31 )
[LOG] Average clause size reduction: 51.9963 --> 7.81434 (52.5 --> 1.33333, 53.1429 --> 3, 58.3478 --> 2.95652, 51.4286 --> 1.14286, 51.625 --> 1.5, 50.75 --> 1.5, 47.5 --> 1.33333, 49.7778 --> 1.55556, 51.5625 --> 5.75, 50.1429 --> 6, 52.5 --> 8.30189, 51.8385 --> 9.35714, 46.75 --> 2.58333 )
[LOG] Overall execution time: 27.3424 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.82 sec (Real time) / 27.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.09 sec (Real time) / 1.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.74 sec (Real time) / 5.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2542 10 40 1 2480
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 77.9216 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 4088 new AND gates.
[LOG] Size before ABC: 8220 AND gates.
[LOG] Size after ABC: 4088 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 77.6765/78 sec (0.097545/0 sec, 0.139759/0 sec, 0.178176/0 sec, 0.158498/0 sec, 0.145397/1 sec, 0.144985/0 sec, 0.147066/0 sec, 0.170411/0 sec, 0.238488/0 sec, 0.195739/0 sec, 0.217486/1 sec, 3.39425/3 sec, 35.3092/35 sec, 37.1395/38 sec )
[LOG] Nr of iterations: 884 (8, 9, 23, 8, 8, 7, 6, 7, 10, 11, 8, 342, 419, 18 )
[LOG] Total clause computation time: 16.2968/16 sec (0.047132/0.047132 sec, 0.061847/0.061847 sec, 0.08077/0.08077 sec, 0.071927/0.071927 sec, 0.066465/0.066465 sec, 0.06827/0.06827 sec, 0.063635/0.063635 sec, 0.071972/0.071972 sec, 0.119122/0.119122 sec, 0.079623/0.079623 sec, 0.116272/0.116272 sec, 0.225034/0.225034 sec, 0.823209/0.823209 sec, 14.4015/14.4015 sec )
[LOG] Total clause minimization time: 61.2028/62 sec (0.043416/0.043416 sec, 0.07154/0.07154 sec, 0.090497/0.090497 sec, 0.079835/0.079835 sec, 0.0721/0.0721 sec, 0.069949/0.069949 sec, 0.076741/0.076741 sec, 0.091624/0.091624 sec, 0.11246/0.11246 sec, 0.108954/0.108954 sec, 0.094194/0.094194 sec, 3.14808/3.14808 sec, 34.4295/34.4295 sec, 22.714/22.714 sec )
[LOG] Total clause size reduction: 49737 --> 8220 (476 --> 12, 536 --> 28, 1452 --> 64, 455 --> 9, 448 --> 12, 378 --> 9, 310 --> 7, 366 --> 9, 540 --> 47, 590 --> 22, 406 --> 23, 19437 --> 3535, 23408 --> 4380, 935 --> 63 )
[LOG] Average clause size reduction: 56.2636 --> 9.29864 (59.5 --> 1.5, 59.5556 --> 3.11111, 63.1304 --> 2.78261, 56.875 --> 1.125, 56 --> 1.5, 54 --> 1.28571, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54 --> 4.7, 53.6364 --> 2, 50.75 --> 2.875, 56.8333 --> 10.3363, 55.8663 --> 10.4535, 51.9444 --> 3.5 )
[LOG] Overall execution time: 77.9263 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 78.79 sec (Real time) / 77.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.30 sec (Real time) / 3.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.49 sec (Real time) / 11.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 4514 11 43 1 4446
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 9.48004 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1319 new AND gates.
[LOG] Size before ABC: 2494 AND gates.
[LOG] Size after ABC: 1319 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.14625/9 sec (0.124323/0 sec, 0.176178/0 sec, 0.191778/0 sec, 0.214461/1 sec, 0.179906/0 sec, 0.200781/0 sec, 0.180481/0 sec, 0.20334/0 sec, 0.351202/1 sec, 0.220148/0 sec, 0.288087/0 sec, 0.240993/1 sec, 0.922627/0 sec, 3.1955/4 sec, 2.45644/2 sec )
[LOG] Nr of iterations: 414 (6, 8, 22, 12, 8, 6, 7, 10, 16, 11, 13, 8, 156, 82, 49 )
[LOG] Total clause computation time: 1.97473/2 sec (0.06368/0.06368 sec, 0.085388/0.085388 sec, 0.089373/0.089373 sec, 0.107803/0.107803 sec, 0.084235/0.084235 sec, 0.095288/0.095288 sec, 0.075039/0.075039 sec, 0.090919/0.090919 sec, 0.168503/0.168503 sec, 0.090321/0.090321 sec, 0.1272/0.1272 sec, 0.103033/0.103033 sec, 0.209079/0.209079 sec, 0.321702/0.321702 sec, 0.263164/0.263164 sec )
[LOG] Total clause minimization time: 7.02194/6 sec (0.052129/0.052129 sec, 0.082895/0.082895 sec, 0.09409/0.09409 sec, 0.09847/0.09847 sec, 0.0875/0.0875 sec, 0.097281/0.097281 sec, 0.09729/0.09729 sec, 0.103976/0.103976 sec, 0.173968/0.173968 sec, 0.120996/0.120996 sec, 0.152411/0.152411 sec, 0.129032/0.129032 sec, 0.696954/0.696954 sec, 2.85682/2.85682 sec, 2.17813/2.17813 sec )
[LOG] Total clause size reduction: 24901 --> 2494 (365 --> 8, 504 --> 32, 1491 --> 57, 770 --> 14, 483 --> 8, 340 --> 7, 402 --> 7, 594 --> 15, 975 --> 108, 640 --> 31, 756 --> 87, 434 --> 13, 9455 --> 1565, 4860 --> 371, 2832 --> 171 )
[LOG] Average clause size reduction: 60.1473 --> 6.02415 (60.8333 --> 1.33333, 63 --> 4, 67.7727 --> 2.59091, 64.1667 --> 1.16667, 60.375 --> 1, 56.6667 --> 1.16667, 57.4286 --> 1, 59.4 --> 1.5, 60.9375 --> 6.75, 58.1818 --> 2.81818, 58.1538 --> 6.69231, 54.25 --> 1.625, 60.609 --> 10.0321, 59.2683 --> 4.52439, 57.7959 --> 3.4898 )
[LOG] Overall execution time: 9.48536 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.81 sec (Real time) / 9.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.56 sec (Real time) / 3.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1787 12 46 1 1714
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 120.258 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 5624 new AND gates.
[LOG] Size before ABC: 11232 AND gates.
[LOG] Size after ABC: 5624 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 119.723/120 sec (0.182221/0 sec, 0.270606/1 sec, 0.319084/0 sec, 0.341422/0 sec, 0.287971/1 sec, 0.28101/0 sec, 0.291011/0 sec, 0.319587/0 sec, 0.459038/1 sec, 0.297862/0 sec, 0.437341/1 sec, 0.309791/0 sec, 0.382336/0 sec, 19.9946/20 sec, 40.0239/40 sec, 30.0952/31 sec, 25.4301/25 sec )
[LOG] Nr of iterations: 1092 (5, 20, 32, 15, 10, 7, 8, 10, 8, 7, 19, 8, 8, 726, 144, 49, 16 )
[LOG] Total clause computation time: 6.3145/4 sec (0.095854/0.095854 sec, 0.122633/0.122633 sec, 0.150357/0.150357 sec, 0.172386/0.172386 sec, 0.135022/0.135022 sec, 0.130266/0.130266 sec, 0.146369/0.146369 sec, 0.145437/0.145437 sec, 0.236687/0.236687 sec, 0.13353/0.13353 sec, 0.194596/0.194596 sec, 0.136396/0.136396 sec, 0.179893/0.179893 sec, 1.04948/1.04948 sec, 1.36625/1.36625 sec, 1.19624/1.19624 sec, 0.723113/0.723113 sec )
[LOG] Total clause minimization time: 113.08/115 sec (0.075328/0.075328 sec, 0.137356/0.137356 sec, 0.157054/0.157054 sec, 0.157747/0.157747 sec, 0.141798/0.141798 sec, 0.139542/0.139542 sec, 0.133352/0.133352 sec, 0.162606/0.162606 sec, 0.210981/0.210981 sec, 0.152859/0.152859 sec, 0.23058/0.23058 sec, 0.161653/0.161653 sec, 0.190529/0.190529 sec, 18.8966/18.8966 sec, 38.6071/38.6071 sec, 28.8556/28.8556 sec, 24.669/24.669 sec )
[LOG] Total clause size reduction: 72868 --> 11232 (320 --> 7, 1501 --> 93, 2418 --> 92, 1078 --> 47, 684 --> 12, 450 --> 9, 518 --> 9, 657 --> 13, 504 --> 27, 426 --> 10, 1260 --> 157, 483 --> 12, 476 --> 12, 48575 --> 9520, 9438 --> 1013, 3120 --> 155, 960 --> 44 )
[LOG] Average clause size reduction: 66.7289 --> 10.2857 (64 --> 1.4, 75.05 --> 4.65, 75.5625 --> 2.875, 71.8667 --> 3.13333, 68.4 --> 1.2, 64.2857 --> 1.28571, 64.75 --> 1.125, 65.7 --> 1.3, 63 --> 3.375, 60.8571 --> 1.42857, 66.3158 --> 8.26316, 60.375 --> 1.5, 59.5 --> 1.5, 66.9077 --> 13.1129, 65.5417 --> 7.03472, 63.6735 --> 3.16327, 60 --> 2.75 )
[LOG] Overall execution time: 120.265 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 121.46 sec (Real time) / 119.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.90 sec (Real time) / 4.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.58 sec (Real time) / 13.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 6147 13 50 1 6067
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 41.2877 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 2246 new AND gates.
[LOG] Size before ABC: 4757 AND gates.
[LOG] Size after ABC: 2246 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.6736/41 sec (0.33864/1 sec, 0.3332/0 sec, 0.218613/0 sec, 0.420468/1 sec, 0.354751/0 sec, 0.290117/0 sec, 0.289991/0 sec, 0.295251/1 sec, 0.31014/0 sec, 0.301358/0 sec, 0.328034/1 sec, 0.384493/0 sec, 0.343508/0 sec, 0.382614/1 sec, 0.319992/0 sec, 0.771519/1 sec, 17.5845/18 sec, 17.4065/17 sec )
[LOG] Nr of iterations: 588 (17, 9, 7, 9, 9, 13, 10, 9, 12, 15, 13, 16, 12, 14, 12, 135, 256, 20 )
[LOG] Total clause computation time: 4.3634/3 sec (0.160058/0.160058 sec, 0.161269/0.161269 sec, 0.111147/0.111147 sec, 0.232253/0.232253 sec, 0.17021/0.17021 sec, 0.147457/0.147457 sec, 0.149722/0.149722 sec, 0.15085/0.15085 sec, 0.146314/0.146314 sec, 0.152736/0.152736 sec, 0.163201/0.163201 sec, 0.160834/0.160834 sec, 0.149717/0.149717 sec, 0.177642/0.177642 sec, 0.129218/0.129218 sec, 0.216539/0.216539 sec, 1.14167/1.14167 sec, 0.642564/0.642564 sec )
[LOG] Total clause minimization time: 36.0644/37 sec (0.16627/0.16627 sec, 0.160915/0.160915 sec, 0.096903/0.096903 sec, 0.177163/0.177163 sec, 0.173818/0.173818 sec, 0.131237/0.131237 sec, 0.128805/0.128805 sec, 0.132994/0.132994 sec, 0.152211/0.152211 sec, 0.137026/0.137026 sec, 0.152931/0.152931 sec, 0.21138/0.21138 sec, 0.181614/0.181614 sec, 0.192725/0.192725 sec, 0.178994/0.178994 sec, 0.535443/0.535443 sec, 16.4128/16.4128 sec, 16.7412/16.7412 sec )
[LOG] Total clause size reduction: 40837 --> 4757 (1360 --> 48, 672 --> 16, 498 --> 10, 656 --> 35, 648 --> 30, 960 --> 13, 711 --> 11, 624 --> 10, 847 --> 14, 1064 --> 38, 900 --> 22, 1110 --> 100, 803 --> 26, 936 --> 30, 781 --> 29, 9380 --> 1023, 17595 --> 3248, 1292 --> 54 )
[LOG] Average clause size reduction: 69.4507 --> 8.09014 (80 --> 2.82353, 74.6667 --> 1.77778, 71.1429 --> 1.42857, 72.8889 --> 3.88889, 72 --> 3.33333, 73.8462 --> 1, 71.1 --> 1.1, 69.3333 --> 1.11111, 70.5833 --> 1.16667, 70.9333 --> 2.53333, 69.2308 --> 1.69231, 69.375 --> 6.25, 66.9167 --> 2.16667, 66.8571 --> 2.14286, 65.0833 --> 2.41667, 69.4815 --> 7.57778, 68.7305 --> 12.6875, 64.6 --> 2.7 )
[LOG] Overall execution time: 41.2947 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.83 sec (Real time) / 41.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.79 sec (Real time) / 6.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2806 14 53 1 2721
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 39.7962 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 1053 new AND gates.
[LOG] Size before ABC: 1975 AND gates.
[LOG] Size after ABC: 1053 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 38.9045/39 sec (0.41646/1 sec, 0.437036/0 sec, 0.254815/1 sec, 0.548926/0 sec, 0.479978/1 sec, 0.335635/0 sec, 0.323897/0 sec, 0.305459/1 sec, 0.343713/0 sec, 0.354578/0 sec, 0.329867/1 sec, 0.38335/0 sec, 0.401484/0 sec, 0.799399/1 sec, 0.335354/1 sec, 0.533157/0 sec, 0.866688/1 sec, 16.5578/17 sec, 14.8969/14 sec )
[LOG] Nr of iterations: 418 (15, 9, 6, 8, 8, 14, 16, 10, 13, 14, 9, 14, 11, 15, 9, 26, 132, 48, 41 )
[LOG] Total clause computation time: 4.95261/3 sec (0.198125/0.198125 sec, 0.223266/0.223266 sec, 0.131082/0.131082 sec, 0.29384/0.29384 sec, 0.236214/0.236214 sec, 0.17406/0.17406 sec, 0.161173/0.161173 sec, 0.147423/0.147423 sec, 0.164915/0.164915 sec, 0.167774/0.167774 sec, 0.164651/0.164651 sec, 0.17595/0.17595 sec, 0.166416/0.166416 sec, 0.198802/0.198802 sec, 0.131787/0.131787 sec, 0.187385/0.187385 sec, 0.259303/0.259303 sec, 0.879807/0.879807 sec, 0.890634/0.890634 sec )
[LOG] Total clause minimization time: 33.6791/36 sec (0.204683/0.204683 sec, 0.201101/0.201101 sec, 0.111788/0.111788 sec, 0.242808/0.242808 sec, 0.231185/0.231185 sec, 0.148641/0.148641 sec, 0.14988/0.14988 sec, 0.145393/0.145393 sec, 0.165653/0.165653 sec, 0.173824/0.173824 sec, 0.152197/0.152197 sec, 0.194061/0.194061 sec, 0.221908/0.221908 sec, 0.586977/0.586977 sec, 0.190537/0.190537 sec, 0.331356/0.331356 sec, 0.585849/0.585849 sec, 15.657/15.657 sec, 13.9843/13.9843 sec )
[LOG] Total clause size reduction: 30785 --> 1975 (1260 --> 43, 712 --> 16, 440 --> 9, 609 --> 30, 602 --> 31, 1105 --> 14, 1260 --> 20, 747 --> 11, 984 --> 15, 1053 --> 30, 640 --> 16, 1027 --> 29, 780 --> 19, 1078 --> 30, 608 --> 17, 1875 --> 206, 9694 --> 1000, 3431 --> 309, 2880 --> 130 )
[LOG] Average clause size reduction: 73.6483 --> 4.72488 (84 --> 2.86667, 79.1111 --> 1.77778, 73.3333 --> 1.5, 76.125 --> 3.75, 75.25 --> 3.875, 78.9286 --> 1, 78.75 --> 1.25, 74.7 --> 1.1, 75.6923 --> 1.15385, 75.2143 --> 2.14286, 71.1111 --> 1.77778, 73.3571 --> 2.07143, 70.9091 --> 1.72727, 71.8667 --> 2, 67.5556 --> 1.88889, 72.1154 --> 7.92308, 73.4394 --> 7.57576, 71.4792 --> 6.4375, 70.2439 --> 3.17073 )
[LOG] Overall execution time: 39.8043 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.15 sec (Real time) / 39.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.69 sec (Real time) / 3.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1653 15 56 1 1563
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 62.4161 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1487 new AND gates.
[LOG] Size before ABC: 2770 AND gates.
[LOG] Size after ABC: 1487 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 61.6493/61 sec (0.45814/0 sec, 0.459515/0 sec, 0.300068/1 sec, 0.556551/0 sec, 0.532867/1 sec, 0.36643/0 sec, 0.408013/1 sec, 0.399075/0 sec, 0.469642/1 sec, 0.551717/0 sec, 0.496414/1 sec, 0.481268/0 sec, 1.26841/1 sec, 0.519914/1 sec, 0.535301/0 sec, 0.458761/1 sec, 2.93058/3 sec, 1.89579/2 sec, 25.4565/25 sec, 23.1043/23 sec )
[LOG] Nr of iterations: 557 (11, 10, 6, 9, 8, 15, 10, 15, 12, 10, 12, 10, 12, 17, 15, 14, 152, 29, 110, 80 )
[LOG] Total clause computation time: 6.37397/6 sec (0.220579/0.220579 sec, 0.221993/0.221993 sec, 0.16992/0.16992 sec, 0.286634/0.286634 sec, 0.269729/0.269729 sec, 0.158901/0.158901 sec, 0.181727/0.181727 sec, 0.181009/0.181009 sec, 0.20671/0.20671 sec, 0.262051/0.262051 sec, 0.229002/0.229002 sec, 0.211266/0.211266 sec, 0.218238/0.218238 sec, 0.208986/0.208986 sec, 0.23446/0.23446 sec, 0.19408/0.19408 sec, 0.345596/0.345596 sec, 0.236414/0.236414 sec, 1.31761/1.31761 sec, 1.01907/1.01907 sec )
[LOG] Total clause minimization time: 54.9329/55 sec (0.222616/0.222616 sec, 0.223653/0.223653 sec, 0.116391/0.116391 sec, 0.255958/0.255958 sec, 0.248045/0.248045 sec, 0.193293/0.193293 sec, 0.211739/0.211739 sec, 0.203624/0.203624 sec, 0.24817/0.24817 sec, 0.274814/0.274814 sec, 0.252636/0.252636 sec, 0.255343/0.255343 sec, 1.03476/1.03476 sec, 0.295772/0.295772 sec, 0.285844/0.285844 sec, 0.24963/0.24963 sec, 2.56229/2.56229 sec, 1.64124/1.64124 sec, 24.1033/24.1033 sec, 22.0537/22.0537 sec )
[LOG] Total clause size reduction: 43258 --> 2770 (950 --> 25, 846 --> 21, 465 --> 8, 736 --> 39, 637 --> 33, 1260 --> 15, 801 --> 11, 1232 --> 19, 957 --> 16, 774 --> 17, 935 --> 19, 756 --> 16, 913 --> 18, 1312 --> 50, 1134 --> 35, 1040 --> 32, 11929 --> 1007, 2184 --> 76, 8393 --> 957, 6004 --> 356 )
[LOG] Average clause size reduction: 77.6625 --> 4.97307 (86.3636 --> 2.27273, 84.6 --> 2.1, 77.5 --> 1.33333, 81.7778 --> 4.33333, 79.625 --> 4.125, 84 --> 1, 80.1 --> 1.1, 82.1333 --> 1.26667, 79.75 --> 1.33333, 77.4 --> 1.7, 77.9167 --> 1.58333, 75.6 --> 1.6, 76.0833 --> 1.5, 77.1765 --> 2.94118, 75.6 --> 2.33333, 74.2857 --> 2.28571, 78.4803 --> 6.625, 75.3103 --> 2.62069, 76.3 --> 8.7, 75.05 --> 4.45 )
[LOG] Overall execution time: 62.4243 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 62.89 sec (Real time) / 61.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.78 sec (Real time) / 5.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2129 16 59 1 2034
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 284.885 sec CPU time.
[LOG] Relation determinization time: 286 sec real time.
[LOG] Final circuit size: 5391 new AND gates.
[LOG] Size before ABC: 13658 AND gates.
[LOG] Size after ABC: 5391 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 283.871/284 sec (0.604488/1 sec, 0.610608/0 sec, 0.380583/1 sec, 0.643864/0 sec, 0.646416/1 sec, 0.470406/0 sec, 0.492194/1 sec, 0.518757/0 sec, 0.582306/1 sec, 1.36173/1 sec, 0.620946/1 sec, 0.626996/1 sec, 0.566085/0 sec, 0.60872/1 sec, 0.663122/0 sec, 0.646646/1 sec, 3.36359/3 sec, 117.28/118 sec, 15.896/16 sec, 76.0156/76 sec, 61.272/61 sec )
[LOG] Nr of iterations: 1372 (13, 13, 5, 9, 8, 19, 16, 11, 12, 13, 9, 14, 9, 16, 18, 18, 310, 567, 65, 180, 47 )
[LOG] Total clause computation time: 11.37/12 sec (0.288489/0.288489 sec, 0.291744/0.291744 sec, 0.218637/0.218637 sec, 0.318533/0.318533 sec, 0.338551/0.338551 sec, 0.229982/0.229982 sec, 0.228061/0.228061 sec, 0.238162/0.238162 sec, 0.283739/0.283739 sec, 0.318078/0.318078 sec, 0.306954/0.306954 sec, 0.285415/0.285415 sec, 0.288047/0.288047 sec, 0.310588/0.310588 sec, 0.323448/0.323448 sec, 0.297/0.297 sec, 0.443402/0.443402 sec, 0.54407/0.54407 sec, 0.692696/0.692696 sec, 2.62802/2.62802 sec, 2.49638/2.49638 sec )
[LOG] Total clause minimization time: 271.889/271 sec (0.297897/0.297897 sec, 0.30176/0.30176 sec, 0.145662/0.145662 sec, 0.309096/0.309096 sec, 0.290379/0.290379 sec, 0.223194/0.223194 sec, 0.246944/0.246944 sec, 0.263529/0.263529 sec, 0.281027/0.281027 sec, 1.02535/1.02535 sec, 0.297197/0.297197 sec, 0.324617/0.324617 sec, 0.260325/0.260325 sec, 0.280443/0.280443 sec, 0.321117/0.321117 sec, 0.330913/0.330913 sec, 2.88298/2.88298 sec, 116.636/116.636 sec, 15.1551/15.1551 sec, 73.3/73.3 sec, 58.7151/58.7151 sec )
[LOG] Total clause size reduction: 113536 --> 13658 (1200 --> 29, 1188 --> 34, 392 --> 7, 776 --> 39, 672 --> 35, 1710 --> 23, 1410 --> 17, 930 --> 13, 1012 --> 18, 1092 --> 18, 720 --> 15, 1157 --> 23, 704 --> 13, 1305 --> 32, 1462 --> 57, 1445 --> 36, 25956 --> 2191, 46978 --> 8881, 5248 --> 430, 14499 --> 1583, 3680 --> 164 )
[LOG] Average clause size reduction: 82.7522 --> 9.95481 (92.3077 --> 2.23077, 91.3846 --> 2.61538, 78.4 --> 1.4, 86.2222 --> 4.33333, 84 --> 4.375, 90 --> 1.21053, 88.125 --> 1.0625, 84.5455 --> 1.18182, 84.3333 --> 1.5, 84 --> 1.38462, 80 --> 1.66667, 82.6429 --> 1.64286, 78.2222 --> 1.44444, 81.5625 --> 2, 81.2222 --> 3.16667, 80.2778 --> 2, 83.729 --> 7.06774, 82.8536 --> 15.6631, 80.7385 --> 6.61538, 80.55 --> 8.79444, 78.2979 --> 3.48936 )
[LOG] Overall execution time: 284.894 sec CPU time.
[LOG] Overall execution time: 286 sec real time.
Synthesis time: 286.37 sec (Real time) / 284.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.43 sec (Real time) / 4.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.23 sec (Real time) / 19.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 6073 17 62 1 5973
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 156.92 sec CPU time.
[LOG] Relation determinization time: 158 sec real time.
[LOG] Final circuit size: 2975 new AND gates.
[LOG] Size before ABC: 5808 AND gates.
[LOG] Size after ABC: 2975 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 155.535/155 sec (1.0217/1 sec, 1.02248/1 sec, 0.584102/0 sec, 1.07652/1 sec, 1.01959/1 sec, 0.78145/1 sec, 2.10775/2 sec, 0.870367/1 sec, 0.923273/1 sec, 0.990203/1 sec, 0.903206/1 sec, 0.900238/1 sec, 0.915996/1 sec, 0.951853/1 sec, 1.83548/1 sec, 0.992483/1 sec, 6.14947/7 sec, 5.17918/5 sec, 12.1016/12 sec, 14.7507/15 sec, 48.9034/49 sec, 51.5541/51 sec )
[LOG] Nr of iterations: 859 (16, 16, 5, 10, 8, 17, 17, 19, 20, 15, 12, 10, 15, 18, 21, 12, 241, 61, 40, 39, 225, 22 )
[LOG] Total clause computation time: 32.2436/28 sec (0.496198/0.496198 sec, 0.49371/0.49371 sec, 0.347545/0.347545 sec, 0.527113/0.527113 sec, 0.520278/0.520278 sec, 0.404195/0.404195 sec, 0.453045/0.453045 sec, 0.456608/0.456608 sec, 0.462277/0.462277 sec, 0.481193/0.481193 sec, 0.483495/0.483495 sec, 0.470319/0.470319 sec, 0.488141/0.488141 sec, 0.486323/0.486323 sec, 0.482475/0.482475 sec, 0.499521/0.499521 sec, 0.594488/0.594488 sec, 0.509348/0.509348 sec, 0.4981/0.4981 sec, 0.49432/0.49432 sec, 1.6157/1.6157 sec, 20.9792/20.9792 sec )
[LOG] Total clause minimization time: 122.663/125 sec (0.502132/0.502132 sec, 0.506302/0.506302 sec, 0.214961/0.214961 sec, 0.526969/0.526969 sec, 0.476747/0.476747 sec, 0.355897/0.355897 sec, 1.63149/1.63149 sec, 0.389945/0.389945 sec, 0.437714/0.437714 sec, 0.487094/0.487094 sec, 0.396709/0.396709 sec, 0.406908/0.406908 sec, 0.404467/0.404467 sec, 0.441985/0.441985 sec, 1.33007/1.33007 sec, 0.470848/0.470848 sec, 5.5133/5.5133 sec, 4.63584/4.63584 sec, 11.5695/11.5695 sec, 14.2201/14.2201 sec, 47.2079/47.2079 sec, 30.5362/30.5362 sec )
[LOG] Total clause size reduction: 74979 --> 5808 (1575 --> 62, 1560 --> 40, 412 --> 7, 918 --> 57, 707 --> 37, 1600 --> 17, 1584 --> 18, 1764 --> 23, 1843 --> 26, 1344 --> 38, 1045 --> 18, 846 --> 18, 1302 --> 27, 1564 --> 47, 1820 --> 85, 990 --> 39, 21360 --> 1585, 5280 --> 521, 3393 --> 185, 3268 --> 237, 19040 --> 2642, 1764 --> 79 )
[LOG] Average clause size reduction: 87.2864 --> 6.76135 (98.4375 --> 3.875, 97.5 --> 2.5, 82.4 --> 1.4, 91.8 --> 5.7, 88.375 --> 4.625, 94.1176 --> 1, 93.1765 --> 1.05882, 92.8421 --> 1.21053, 92.15 --> 1.3, 89.6 --> 2.53333, 87.0833 --> 1.5, 84.6 --> 1.8, 86.8 --> 1.8, 86.8889 --> 2.61111, 86.6667 --> 4.04762, 82.5 --> 3.25, 88.6307 --> 6.57676, 86.5574 --> 8.54098, 84.825 --> 4.625, 83.7949 --> 6.07692, 84.6222 --> 11.7422, 80.1818 --> 3.59091 )
[LOG] Overall execution time: 156.931 sec CPU time.
[LOG] Overall execution time: 158 sec real time.
Synthesis time: 157.81 sec (Real time) / 156.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.33 sec (Real time) / 15.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3697 18 65 1 3592
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 223.085 sec CPU time.
[LOG] Relation determinization time: 225 sec real time.
[LOG] Final circuit size: 9514 new AND gates.
[LOG] Size before ABC: 18819 AND gates.
[LOG] Size after ABC: 9514 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 221.652/222 sec (1.10504/1 sec, 1.10128/1 sec, 0.600876/1 sec, 1.00876/1 sec, 0.890465/1 sec, 0.659597/1 sec, 0.760947/0 sec, 0.738671/1 sec, 0.85089/1 sec, 0.950556/1 sec, 0.924529/1 sec, 0.850764/1 sec, 0.879614/0 sec, 0.942427/1 sec, 0.967585/1 sec, 0.881258/1 sec, 9.27064/10 sec, 14.0678/14 sec, 15.9733/16 sec, 14.5304/14 sec, 16.269/17 sec, 62.3478/62 sec, 75.0801/75 sec )
[LOG] Nr of iterations: 1603 (16, 16, 6, 9, 8, 20, 20, 14, 13, 11, 15, 10, 9, 22, 20, 15, 447, 41, 35, 22, 17, 703, 114 )
[LOG] Total clause computation time: 16.265/12 sec (0.522702/0.522702 sec, 0.526625/0.526625 sec, 0.365964/0.365964 sec, 0.510378/0.510378 sec, 0.455616/0.455616 sec, 0.339061/0.339061 sec, 0.383372/0.383372 sec, 0.388426/0.388426 sec, 0.466426/0.466426 sec, 0.502348/0.502348 sec, 0.550048/0.550048 sec, 0.491426/0.491426 sec, 0.484993/0.484993 sec, 0.4874/0.4874 sec, 0.516282/0.516282 sec, 0.452581/0.452581 sec, 0.707568/0.707568 sec, 0.627713/0.627713 sec, 0.625471/0.625471 sec, 0.570557/0.570557 sec, 0.603696/0.603696 sec, 2.05522/2.05522 sec, 3.63114/3.63114 sec )
[LOG] Total clause minimization time: 204.57/209 sec (0.558611/0.558611 sec, 0.552346/0.552346 sec, 0.213037/0.213037 sec, 0.476257/0.476257 sec, 0.412666/0.412666 sec, 0.2981/0.2981 sec, 0.354754/0.354754 sec, 0.327643/0.327643 sec, 0.361159/0.361159 sec, 0.425488/0.425488 sec, 0.351311/0.351311 sec, 0.336503/0.336503 sec, 0.373245/0.373245 sec, 0.431245/0.431245 sec, 0.427145/0.427145 sec, 0.405615/0.405615 sec, 8.50582/8.50582 sec, 13.3954/13.3954 sec, 15.2999/15.2999 sec, 13.9204/13.9204 sec, 15.6185/15.6185 sec, 60.16/60.16 sec, 71.365/71.365 sec )
[LOG] Total clause size reduction: 145778 --> 18819 (1650 --> 44, 1635 --> 52, 540 --> 8, 856 --> 45, 742 --> 39, 1995 --> 22, 1976 --> 23, 1339 --> 16, 1224 --> 15, 1010 --> 20, 1400 --> 25, 891 --> 15, 784 --> 13, 2037 --> 197, 1824 --> 134, 1330 --> 32, 41924 --> 7836, 3720 --> 114, 3128 --> 93, 1911 --> 123, 1440 --> 61, 62478 --> 9438, 9944 --> 454 )
[LOG] Average clause size reduction: 90.9407 --> 11.7399 (103.125 --> 2.75, 102.188 --> 3.25, 90 --> 1.33333, 95.1111 --> 5, 92.75 --> 4.875, 99.75 --> 1.1, 98.8 --> 1.15, 95.6429 --> 1.14286, 94.1538 --> 1.15385, 91.8182 --> 1.81818, 93.3333 --> 1.66667, 89.1 --> 1.5, 87.1111 --> 1.44444, 92.5909 --> 8.95455, 91.2 --> 6.7, 88.6667 --> 2.13333, 93.7897 --> 17.5302, 90.7317 --> 2.78049, 89.3714 --> 2.65714, 86.8636 --> 5.59091, 84.7059 --> 3.58824, 88.8734 --> 13.4253, 87.2281 --> 3.98246 )
[LOG] Overall execution time: 223.097 sec CPU time.
[LOG] Overall execution time: 225 sec real time.
Synthesis time: 225.34 sec (Real time) / 222.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.14 sec (Real time) / 6.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.92 sec (Real time) / 48.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 10276 19 68 1 10166
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 105.853 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 2376 new AND gates.
[LOG] Size before ABC: 4285 AND gates.
[LOG] Size after ABC: 2376 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 103.941/104 sec (1.2225/1 sec, 16.0079/16 sec, 0.847063/1 sec, 1.15727/1 sec, 1.10611/1 sec, 0.909524/1 sec, 1.46571/2 sec, 1.00071/1 sec, 1.12427/1 sec, 1.18276/1 sec, 1.09291/1 sec, 1.11341/1 sec, 1.10485/2 sec, 1.08354/1 sec, 1.09545/1 sec, 1.17777/1 sec, 6.77707/7 sec, 1.1559/1 sec, 1.68224/2 sec, 11.1485/11 sec, 1.2609/1 sec, 10.0144/10 sec, 21.0073/21 sec, 18.2033/18 sec )
[LOG] Nr of iterations: 828 (16, 14, 5, 12, 8, 14, 8, 14, 13, 22, 11, 13, 14, 23, 12, 19, 67, 13, 39, 34, 15, 17, 240, 185 )
[LOG] Total clause computation time: 14.5905/14 sec (0.577802/0.577802 sec, 0.590624/0.590624 sec, 0.517158/0.517158 sec, 0.56897/0.56897 sec, 0.522309/0.522309 sec, 0.48089/0.48089 sec, 0.491889/0.491889 sec, 0.494831/0.494831 sec, 0.545758/0.545758 sec, 0.569355/0.569355 sec, 0.52975/0.52975 sec, 0.521868/0.521868 sec, 0.545613/0.545613 sec, 0.499254/0.499254 sec, 0.502559/0.502559 sec, 0.553235/0.553235 sec, 0.584626/0.584626 sec, 0.522699/0.522699 sec, 0.555268/0.555268 sec, 0.533965/0.533965 sec, 0.546232/0.546232 sec, 0.468004/0.468004 sec, 1.39439/1.39439 sec, 1.47341/1.47341 sec )
[LOG] Total clause minimization time: 88.5822/89 sec (0.616278/0.616278 sec, 15.3886/15.3886 sec, 0.303011/0.303011 sec, 0.562086/0.562086 sec, 0.556882/0.556882 sec, 0.401334/0.401334 sec, 0.946397/0.946397 sec, 0.478316/0.478316 sec, 0.550427/0.550427 sec, 0.58667/0.58667 sec, 0.537121/0.537121 sec, 0.563221/0.563221 sec, 0.530469/0.530469 sec, 0.555237/0.555237 sec, 0.566449/0.566449 sec, 0.594882/0.594882 sec, 6.16054/6.16054 sec, 0.605132/0.605132 sec, 1.09476/1.09476 sec, 10.5793/10.5793 sec, 0.68235/0.68235 sec, 9.5124/9.5124 sec, 19.5377/19.5377 sec, 16.6726/16.6726 sec )
[LOG] Total clause size reduction: 78120 --> 4285 (1725 --> 35, 1482 --> 29, 452 --> 7, 1232 --> 56, 777 --> 41, 1430 --> 14, 763 --> 8, 1404 --> 15, 1284 --> 17, 2226 --> 132, 1050 --> 16, 1248 --> 17, 1339 --> 23, 2244 --> 63, 1111 --> 43, 1800 --> 135, 6534 --> 473, 1176 --> 27, 3686 --> 95, 3168 --> 433, 1330 --> 40, 1504 --> 189, 22227 --> 1605, 16928 --> 772 )
[LOG] Average clause size reduction: 94.3478 --> 5.17512 (107.812 --> 2.1875, 105.857 --> 2.07143, 90.4 --> 1.4, 102.667 --> 4.66667, 97.125 --> 5.125, 102.143 --> 1, 95.375 --> 1, 100.286 --> 1.07143, 98.7692 --> 1.30769, 101.182 --> 6, 95.4545 --> 1.45455, 96 --> 1.30769, 95.6429 --> 1.64286, 97.5652 --> 2.73913, 92.5833 --> 3.58333, 94.7368 --> 7.10526, 97.5224 --> 7.0597, 90.4615 --> 2.07692, 94.5128 --> 2.4359, 93.1765 --> 12.7353, 88.6667 --> 2.66667, 88.4706 --> 11.1176, 92.6125 --> 6.6875, 91.5027 --> 4.17297 )
[LOG] Overall execution time: 105.866 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 106.54 sec (Real time) / 104.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.81 sec (Real time) / 13.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3178 20 71 1 3063
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.233438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.214062/0 sec (0.039885/0 sec, 0.034009/0 sec, 0.041435/0 sec, 0.016715/0 sec, 0.047709/0 sec, 0.034309/0 sec )
[LOG] Nr of iterations: 38 (8, 10, 3, 2, 8, 7 )
[LOG] Total clause computation time: 0.102707/0 sec (0.016267/0.016267 sec, 0.016295/0.016295 sec, 0.020427/0.020427 sec, 0.009778/0.009778 sec, 0.024698/0.024698 sec, 0.015242/0.015242 sec )
[LOG] Total clause minimization time: 0.101015/0 sec (0.021745/0.021745 sec, 0.016021/0.016021 sec, 0.019362/0.019362 sec, 0.00526/0.00526 sec, 0.021288/0.021288 sec, 0.017339/0.017339 sec )
[LOG] Total clause size reduction: 1014 --> 54 (238 --> 12, 297 --> 14, 64 --> 3, 31 --> 0, 210 --> 14, 174 --> 11 )
[LOG] Average clause size reduction: 26.6842 --> 1.42105 (29.75 --> 1.5, 29.7 --> 1.4, 21.3333 --> 1, 15.5 --> 0, 26.25 --> 1.75, 24.8571 --> 1.57143 )
[LOG] Overall execution time: 0.235157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 212 5 23 1 179
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.554846 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.514504/1 sec (0.058281/0 sec, 0.063761/0 sec, 0.073761/0 sec, 0.068685/0 sec, 0.082635/0 sec, 0.099655/1 sec, 0.067726/0 sec )
[LOG] Nr of iterations: 75 (9, 21, 6, 8, 8, 18, 5 )
[LOG] Total clause computation time: 0.241527/1 sec (0.028532/0.028532 sec, 0.026647/0.026647 sec, 0.039864/0.039864 sec, 0.028482/0.028482 sec, 0.03912/0.03912 sec, 0.048382/0.048382 sec, 0.0305/0.0305 sec )
[LOG] Total clause minimization time: 0.254081/0 sec (0.027004/0.027004 sec, 0.034461/0.034461 sec, 0.031334/0.031334 sec, 0.037595/0.037595 sec, 0.040804/0.040804 sec, 0.048377/0.048377 sec, 0.034506/0.034506 sec )
[LOG] Total clause size reduction: 2464 --> 160 (312 --> 15, 760 --> 50, 185 --> 9, 252 --> 13, 245 --> 21, 578 --> 45, 132 --> 7 )
[LOG] Average clause size reduction: 32.8533 --> 2.13333 (34.6667 --> 1.66667, 36.1905 --> 2.38095, 30.8333 --> 1.5, 31.5 --> 1.625, 30.625 --> 2.625, 32.1111 --> 2.5, 26.4 --> 1.4 )
[LOG] Overall execution time: 0.556841 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 310 6 26 1 271
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.61417 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 355 AND gates.
[LOG] Size after ABC: 197 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.52274/2 sec (0.092464/1 sec, 0.099414/0 sec, 0.097205/0 sec, 0.103503/0 sec, 0.093585/0 sec, 0.137299/0 sec, 0.587161/1 sec, 0.202196/0 sec, 0.109914/0 sec )
[LOG] Nr of iterations: 115 (9, 13, 7, 9, 5, 18, 10, 39, 5 )
[LOG] Total clause computation time: 0.512988/0 sec (0.041664/0.041664 sec, 0.042595/0.042595 sec, 0.044998/0.044998 sec, 0.052895/0.052895 sec, 0.036455/0.036455 sec, 0.059926/0.059926 sec, 0.084833/0.084833 sec, 0.097723/0.097723 sec, 0.051899/0.051899 sec )
[LOG] Total clause minimization time: 0.972844/2 sec (0.046883/0.046883 sec, 0.053046/0.053046 sec, 0.048482/0.048482 sec, 0.046817/0.046817 sec, 0.053361/0.053361 sec, 0.073057/0.073057 sec, 0.498123/0.498123 sec, 0.099358/0.099358 sec, 0.053717/0.053717 sec )
[LOG] Total clause size reduction: 4375 --> 355 (368 --> 18, 540 --> 34, 264 --> 11, 344 --> 15, 168 --> 6, 697 --> 90, 360 --> 41, 1482 --> 133, 152 --> 7 )
[LOG] Average clause size reduction: 38.0435 --> 3.08696 (40.8889 --> 2, 41.5385 --> 2.61538, 37.7143 --> 1.57143, 38.2222 --> 1.66667, 33.6 --> 1.2, 38.7222 --> 5, 36 --> 4.1, 38 --> 3.41026, 30.4 --> 1.4 )
[LOG] Overall execution time: 1.61672 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.77 sec (Real time) / 1.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 443 7 30 1 397
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.9732 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 419 new AND gates.
[LOG] Size before ABC: 752 AND gates.
[LOG] Size after ABC: 419 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.68869/9 sec (0.164308/0 sec, 0.164913/1 sec, 0.260652/0 sec, 0.318485/0 sec, 0.247482/0 sec, 0.267084/1 sec, 2.14336/2 sec, 2.58388/2 sec, 1.43594/2 sec, 1.1026/1 sec )
[LOG] Nr of iterations: 216 (6, 3, 33, 27, 19, 20, 14, 16, 47, 31 )
[LOG] Total clause computation time: 3.14993/5 sec (0.074645/0.074645 sec, 0.087096/0.087096 sec, 0.120372/0.120372 sec, 0.096968/0.096968 sec, 0.096006/0.096006 sec, 0.09436/0.09436 sec, 1.98631/1.98631 sec, 0.23729/0.23729 sec, 0.179018/0.179018 sec, 0.177864/0.177864 sec )
[LOG] Total clause minimization time: 5.45735/4 sec (0.082453/0.082453 sec, 0.071355/0.071355 sec, 0.132597/0.132597 sec, 0.21381/0.21381 sec, 0.143705/0.143705 sec, 0.16491/0.16491 sec, 0.149234/0.149234 sec, 2.33816/2.33816 sec, 1.2462/1.2462 sec, 0.914933/0.914933 sec )
[LOG] Total clause size reduction: 9374 --> 752 (255 --> 8, 100 --> 5, 1568 --> 130, 1248 --> 105, 846 --> 66, 874 --> 62, 585 --> 50, 660 --> 52, 1978 --> 185, 1260 --> 89 )
[LOG] Average clause size reduction: 43.3981 --> 3.48148 (42.5 --> 1.33333, 33.3333 --> 1.66667, 47.5152 --> 3.93939, 46.2222 --> 3.88889, 44.5263 --> 3.47368, 43.7 --> 3.1, 41.7857 --> 3.57143, 41.25 --> 3.25, 42.0851 --> 3.93617, 40.6452 --> 2.87097 )
[LOG] Overall execution time: 8.97695 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.18 sec (Real time) / 8.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.52 sec (Real time) / 4.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 705 8 33 1 654
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 179.356 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 1095 new AND gates.
[LOG] Size before ABC: 2080 AND gates.
[LOG] Size after ABC: 1095 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 178.606/179 sec (0.39521/0 sec, 0.456638/1 sec, 0.592644/0 sec, 0.596007/1 sec, 0.591592/0 sec, 8.37047/9 sec, 0.555825/0 sec, 17.084/18 sec, 26.8454/26 sec, 36.4687/37 sec, 49.6848/50 sec, 36.9646/37 sec )
[LOG] Nr of iterations: 403 (6, 6, 36, 30, 22, 25, 26, 11, 22, 175, 28, 16 )
[LOG] Total clause computation time: 9.16705/10 sec (0.176008/0.176008 sec, 0.251582/0.251582 sec, 0.325529/0.325529 sec, 0.25492/0.25492 sec, 0.237571/0.237571 sec, 0.188465/0.188465 sec, 0.189862/0.189862 sec, 2.2704/2.2704 sec, 0.711142/0.711142 sec, 2.50227/2.50227 sec, 0.590131/0.590131 sec, 1.46917/1.46917 sec )
[LOG] Total clause minimization time: 169.231/168 sec (0.205947/0.205947 sec, 0.192564/0.192564 sec, 0.252818/0.252818 sec, 0.32666/0.32666 sec, 0.339603/0.339603 sec, 8.16638/8.16638 sec, 0.349438/0.349438 sec, 14.7987/14.7987 sec, 26.1178/26.1178 sec, 33.9318/33.9318 sec, 49.0734/49.0734 sec, 35.4762/35.4762 sec )
[LOG] Total clause size reduction: 19923 --> 2080 (290 --> 8, 285 --> 12, 1960 --> 135, 1595 --> 105, 1134 --> 70, 1272 --> 78, 1300 --> 106, 510 --> 47, 1050 --> 107, 8526 --> 1291, 1296 --> 80, 705 --> 41 )
[LOG] Average clause size reduction: 49.4367 --> 5.16129 (48.3333 --> 1.33333, 47.5 --> 2, 54.4444 --> 3.75, 53.1667 --> 3.5, 51.5455 --> 3.18182, 50.88 --> 3.12, 50 --> 4.07692, 46.3636 --> 4.27273, 47.7273 --> 4.86364, 48.72 --> 7.37714, 46.2857 --> 2.85714, 44.0625 --> 2.5625 )
[LOG] Overall execution time: 179.362 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
Synthesis time: 180.01 sec (Real time) / 178.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.03 sec (Real time) / 17.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1425 9 37 1 1367
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 384.653 sec CPU time.
[LOG] Relation determinization time: 385 sec real time.
[LOG] Final circuit size: 1990 new AND gates.
[LOG] Size before ABC: 3920 AND gates.
[LOG] Size after ABC: 1990 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 382.305/383 sec (1.20226/1 sec, 1.27525/1 sec, 3.6264/4 sec, 26.4362/26 sec, 24.8883/25 sec, 34.9561/35 sec, 30.4591/31 sec, 34.925/35 sec, 22.9272/23 sec, 21.2489/21 sec, 54.5612/55 sec, 50.6826/51 sec, 75.1162/75 sec )
[LOG] Nr of iterations: 645 (7, 13, 33, 28, 32, 21, 36, 26, 12, 36, 76, 307, 18 )
[LOG] Total clause computation time: 19.3821/19 sec (0.529784/0.529784 sec, 0.645999/0.645999 sec, 1.10238/1.10238 sec, 0.654595/0.654595 sec, 0.567399/0.567399 sec, 0.561643/0.561643 sec, 0.604079/0.604079 sec, 0.479895/0.479895 sec, 2.57517/2.57517 sec, 1.90594/1.90594 sec, 2.70294/2.70294 sec, 2.953/2.953 sec, 4.09924/4.09924 sec )
[LOG] Total clause minimization time: 362.355/363 sec (0.643608/0.643608 sec, 0.598513/0.598513 sec, 2.49363/2.49363 sec, 25.7474/25.7474 sec, 24.2829/24.2829 sec, 34.3581/34.3581 sec, 29.8148/29.8148 sec, 34.4049/34.4049 sec, 20.3176/20.3176 sec, 19.3031/19.3031 sec, 51.8082/51.8082 sec, 47.6109/47.6109 sec, 70.9711/70.9711 sec )
[LOG] Total clause size reduction: 34327 --> 3920 (378 --> 11, 744 --> 40, 1952 --> 120, 1620 --> 91, 1829 --> 100, 1160 --> 68, 1995 --> 167, 1400 --> 82, 605 --> 63, 1890 --> 277, 3975 --> 356, 15912 --> 2489, 867 --> 56 )
[LOG] Average clause size reduction: 53.2202 --> 6.07752 (54 --> 1.57143, 57.2308 --> 3.07692, 59.1515 --> 3.63636, 57.8571 --> 3.25, 57.1562 --> 3.125, 55.2381 --> 3.2381, 55.4167 --> 4.63889, 53.8462 --> 3.15385, 50.4167 --> 5.25, 52.5 --> 7.69444, 52.3026 --> 4.68421, 51.8306 --> 8.10749, 48.1667 --> 3.11111 )
[LOG] Overall execution time: 384.663 sec CPU time.
[LOG] Overall execution time: 385 sec real time.
Synthesis time: 385.82 sec (Real time) / 381.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.02 sec (Real time) / 38.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2362 10 40 1 2299
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 513.841 sec CPU time.
[LOG] Relation determinization time: 516 sec real time.
[LOG] Final circuit size: 3527 new AND gates.
[LOG] Size before ABC: 8271 AND gates.
[LOG] Size after ABC: 3527 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 507.83/509 sec (2.55379/3 sec, 2.18747/2 sec, 21.9447/22 sec, 17.0029/17 sec, 17.2085/17 sec, 23.5778/24 sec, 22.9988/23 sec, 28.6208/29 sec, 25.7445/25 sec, 27.2718/28 sec, 38.1153/38 sec, 66.2798/66 sec, 100.719/101 sec, 113.605/114 sec )
[LOG] Nr of iterations: 1048 (7, 12, 33, 40, 24, 39, 23, 29, 15, 24, 115, 338, 323, 26 )
[LOG] Total clause computation time: 52.3769/61 sec (1.33846/1.33846 sec, 1.0632/1.0632 sec, 2.48935/2.48935 sec, 1.20196/1.20196 sec, 0.981468/0.981468 sec, 0.919263/0.919263 sec, 0.79415/0.79415 sec, 0.728279/0.728279 sec, 6.21417/6.21417 sec, 1.01855/1.01855 sec, 3.80253/3.80253 sec, 8.25829/8.25829 sec, 8.72991/8.72991 sec, 14.8373/14.8373 sec )
[LOG] Total clause minimization time: 454.169/448 sec (1.16158/1.16158 sec, 1.06324/1.06324 sec, 19.3903/19.3903 sec, 15.7352/15.7352 sec, 16.1629/16.1629 sec, 22.5916/22.5916 sec, 22.1403/22.1403 sec, 27.8273/27.8273 sec, 19.4665/19.4665 sec, 26.1872/26.1872 sec, 34.2248/34.2248 sec, 57.8309/57.8309 sec, 91.7173/91.7173 sec, 98.67/98.67 sec )
[LOG] Total clause size reduction: 60155 --> 8271 (408 --> 11, 737 --> 35, 2112 --> 123, 2535 --> 164, 1472 --> 70, 2394 --> 127, 1364 --> 71, 1708 --> 84, 840 --> 104, 1357 --> 66, 6612 --> 1198, 19209 --> 3194, 18032 --> 2929, 1375 --> 95 )
[LOG] Average clause size reduction: 57.3998 --> 7.89218 (58.2857 --> 1.57143, 61.4167 --> 2.91667, 64 --> 3.72727, 63.375 --> 4.1, 61.3333 --> 2.91667, 61.3846 --> 3.25641, 59.3043 --> 3.08696, 58.8966 --> 2.89655, 56 --> 6.93333, 56.5417 --> 2.75, 57.4957 --> 10.4174, 56.8314 --> 9.4497, 55.8266 --> 9.06811, 52.8846 --> 3.65385 )
[LOG] Overall execution time: 513.86 sec CPU time.
[LOG] Overall execution time: 516 sec real time.
Synthesis time: 515.54 sec (Real time) / 506.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.21 sec (Real time) / 2.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 147.59 sec (Real time) / 147.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3939 11 43 1 3871
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1253.59 sec CPU time.
[LOG] Relation determinization time: 1256 sec real time.
[LOG] Final circuit size: 1686 new AND gates.
[LOG] Size before ABC: 3367 AND gates.
[LOG] Size after ABC: 1686 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1239.43/1242 sec (4.67808/4 sec, 5.3503/6 sec, 38.442/38 sec, 57.6268/58 sec, 49.7687/50 sec, 74.5615/74 sec, 55.3444/56 sec, 62.6772/63 sec, 159.232/159 sec, 104.304/105 sec, 117.864/118 sec, 76.5473/77 sec, 161.767/162 sec, 115.289/115 sec, 155.977/157 sec )
[LOG] Nr of iterations: 656 (6, 11, 37, 43, 36, 46, 26, 33, 28, 47, 31, 24, 140, 104, 44 )
[LOG] Total clause computation time: 179.499/179 sec (1.66597/1.66597 sec, 3.21392/3.21392 sec, 10.718/10.718 sec, 2.52031/2.52031 sec, 2.73678/2.73678 sec, 2.37292/2.37292 sec, 1.67102/1.67102 sec, 2.49313/2.49313 sec, 60.9199/60.9199 sec, 3.01085/3.01085 sec, 33.6515/33.6515 sec, 4.16633/4.16633 sec, 17.1215/17.1215 sec, 15.9375/15.9375 sec, 17.2994/17.2994 sec )
[LOG] Total clause minimization time: 1057.62/1061 sec (2.90271/2.90271 sec, 2.01267/2.01267 sec, 27.5853/27.5853 sec, 54.9645/54.9645 sec, 46.8928/46.8928 sec, 72.0432/72.0432 sec, 53.5396/53.5396 sec, 60.0352/60.0352 sec, 98.174/98.174 sec, 101.138/101.138 sec, 84.0601/84.0601 sec, 72.2418/72.2418 sec, 144.396/144.396 sec, 99.1193/99.1193 sec, 138.519/138.519 sec )
[LOG] Total clause size reduction: 41695 --> 3367 (370 --> 8, 730 --> 29, 2592 --> 161, 2982 --> 208, 2450 --> 143, 3105 --> 199, 1700 --> 107, 2144 --> 128, 1782 --> 200, 2990 --> 288, 1920 --> 176, 1449 --> 83, 8618 --> 955, 6283 --> 535, 2580 --> 147 )
[LOG] Average clause size reduction: 63.5595 --> 5.13262 (61.6667 --> 1.33333, 66.3636 --> 2.63636, 70.0541 --> 4.35135, 69.3488 --> 4.83721, 68.0556 --> 3.97222, 67.5 --> 4.32609, 65.3846 --> 4.11538, 64.9697 --> 3.87879, 63.6429 --> 7.14286, 63.617 --> 6.12766, 61.9355 --> 5.67742, 60.375 --> 3.45833, 61.5571 --> 6.82143, 60.4135 --> 5.14423, 58.6364 --> 3.34091 )
[LOG] Overall execution time: 1253.63 sec CPU time.
[LOG] Overall execution time: 1256 sec real time.
Synthesis time: 1256.61 sec (Real time) / 1235.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 149.32 sec (Real time) / 148.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2144 12 47 1 2070
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 9553.82 sec CPU time.
[LOG] Relation determinization time: 9572 sec real time.
[LOG] Final circuit size: 3919 new AND gates.
[LOG] Size before ABC: 8340 AND gates.
[LOG] Size after ABC: 3919 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9512.01/9528 sec (17.9854/18 sec, 20.4471/21 sec, 120.351/120 sec, 148.626/149 sec, 197.006/197 sec, 198.177/198 sec, 194.888/195 sec, 242.379/243 sec, 398.04/399 sec, 215.959/216 sec, 397.011/397 sec, 226.185/227 sec, 272.115/273 sec, 2794.97/2800 sec, 1246.04/1248 sec, 1404.45/1407 sec, 1417.38/1420 sec )
[LOG] Nr of iterations: 1260 (7, 32, 62, 59, 41, 75, 50, 47, 27, 61, 33, 28, 66, 482, 106, 58, 26 )
[LOG] Total clause computation time: 1633.29/1633 sec (5.44384/5.44384 sec, 11.4158/11.4158 sec, 57.8403/57.8403 sec, 13.6697/13.6697 sec, 16.1804/16.1804 sec, 9.36921/9.36921 sec, 8.86712/8.86712 sec, 13.0298/13.0298 sec, 142.357/142.357 sec, 9.29548/9.29548 sec, 68.33/68.33 sec, 9.31308/9.31308 sec, 5.27331/5.27331 sec, 1068.55/1068.55 sec, 67.2339/67.2339 sec, 44.7613/44.7613 sec, 82.368/82.368 sec )
[LOG] Total clause minimization time: 7872.19/7890 sec (12.2892/12.2892 sec, 8.74685/8.74685 sec, 62.1924/62.1924 sec, 134.633/134.633 sec, 180.535/180.535 sec, 188.458/188.458 sec, 185.729/185.729 sec, 229.052/229.052 sec, 255.408/255.408 sec, 206.354/206.354 sec, 328.409/328.409 sec, 216.602/216.602 sec, 266.543/266.543 sec, 1724.97/1724.97 sec, 1178.26/1178.26 sec, 1359.29/1359.29 sec, 1334.72/1334.72 sec )
[LOG] Total clause size reduction: 88087 --> 8340 (486 --> 10, 2480 --> 165, 4819 --> 322, 4524 --> 309, 3080 --> 154, 5624 --> 497, 3675 --> 242, 3404 --> 170, 1898 --> 229, 4320 --> 408, 2272 --> 264, 1890 --> 141, 4485 --> 226, 32708 --> 4333, 7035 --> 564, 3762 --> 241, 1625 --> 65 )
[LOG] Average clause size reduction: 69.9103 --> 6.61905 (69.4286 --> 1.42857, 77.5 --> 5.15625, 77.7258 --> 5.19355, 76.678 --> 5.23729, 75.122 --> 3.7561, 74.9867 --> 6.62667, 73.5 --> 4.84, 72.4255 --> 3.61702, 70.2963 --> 8.48148, 70.8197 --> 6.68852, 68.8485 --> 8, 67.5 --> 5.03571, 67.9545 --> 3.42424, 67.8589 --> 8.98963, 66.3679 --> 5.32075, 64.8621 --> 4.15517, 62.5 --> 2.5 )
[LOG] Overall execution time: 9553.9 sec CPU time.
[LOG] Overall execution time: 9572 sec real time.
Synthesis time: 9572.11 sec (Real time) / 9280.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.66 sec (Real time) / 2.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 479.11 sec (Real time) / 477.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 4433 13 51 1 4352
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9799.32 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.24759 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 872 new AND gates.
[LOG] Size before ABC: 1635 AND gates.
[LOG] Size after ABC: 871 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.19065/2 sec (0.05446/0 sec, 0.073574/1 sec, 0.059759/0 sec, 0.065193/0 sec, 0.076473/0 sec, 0.089385/0 sec, 0.478428/0 sec, 0.293376/1 sec )
[LOG] Nr of iterations: 271 (8, 5, 6, 5, 12, 17, 176, 42 )
[LOG] Total clause computation time: 0.372636/1 sec (0.026937/0.026937 sec, 0.03343/0.03343 sec, 0.03024/0.03024 sec, 0.031312/0.031312 sec, 0.031649/0.031649 sec, 0.045713/0.045713 sec, 0.070143/0.070143 sec, 0.103212/0.103212 sec )
[LOG] Total clause minimization time: 0.787254/1 sec (0.02427/0.02427 sec, 0.03734/0.03734 sec, 0.026717/0.026717 sec, 0.031069/0.031069 sec, 0.041888/0.041888 sec, 0.040512/0.040512 sec, 0.402197/0.402197 sec, 0.183261/0.183261 sec )
[LOG] Total clause size reduction: 9822 --> 1635 (301 --> 19, 168 --> 18, 205 --> 12, 160 --> 7, 429 --> 30, 608 --> 64, 6475 --> 1261, 1476 --> 224 )
[LOG] Average clause size reduction: 36.2435 --> 6.03321 (37.625 --> 2.375, 33.6 --> 3.6, 34.1667 --> 2, 32 --> 1.4, 35.75 --> 2.5, 35.7647 --> 3.76471, 36.7898 --> 7.16477, 35.1429 --> 5.33333 )
[LOG] Overall execution time: 1.24989 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.50 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.02 sec (Real time) / 2.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1091 7 28 1 1049
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 42.2548 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 2014 new AND gates.
[LOG] Size before ABC: 4174 AND gates.
[LOG] Size after ABC: 2013 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.0653/43 sec (0.156776/1 sec, 0.229585/0 sec, 0.116632/0 sec, 0.512513/0 sec, 0.509756/1 sec, 2.60454/3 sec, 7.33709/7 sec, 6.66439/7 sec, 15.3974/15 sec, 8.53666/9 sec )
[LOG] Nr of iterations: 634 (5, 11, 6, 240, 5, 83, 53, 103, 96, 32 )
[LOG] Total clause computation time: 6.05475/4 sec (0.079487/0.079487 sec, 0.111524/0.111524 sec, 0.058023/0.058023 sec, 0.116967/0.116967 sec, 0.230228/0.230228 sec, 0.278841/0.278841 sec, 0.405939/0.405939 sec, 0.400568/0.400568 sec, 3.14577/3.14577 sec, 1.2274/1.2274 sec )
[LOG] Total clause minimization time: 35.8894/39 sec (0.071145/0.071145 sec, 0.112442/0.112442 sec, 0.053125/0.053125 sec, 0.384842/0.384842 sec, 0.269304/0.269304 sec, 2.31267/2.31267 sec, 6.91693/6.91693 sec, 6.2455/6.2455 sec, 12.2307/12.2307 sec, 7.29273/7.29273 sec )
[LOG] Total clause size reduction: 29844 --> 4174 (212 --> 7, 520 --> 43, 255 --> 9, 11950 --> 2071, 196 --> 7, 3936 --> 422, 2444 --> 361, 4692 --> 497, 4275 --> 558, 1364 --> 199 )
[LOG] Average clause size reduction: 47.0726 --> 6.5836 (42.4 --> 1.4, 47.2727 --> 3.90909, 42.5 --> 1.5, 49.7917 --> 8.62917, 39.2 --> 1.4, 47.4217 --> 5.08434, 46.1132 --> 6.81132, 45.5534 --> 4.82524, 44.5312 --> 5.8125, 42.625 --> 6.21875 )
[LOG] Overall execution time: 42.2582 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 42.73 sec (Real time) / 42.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.97 sec (Real time) / 28.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2303 9 34 1 2251
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 804.547 sec CPU time.
[LOG] Relation determinization time: 808 sec real time.
[LOG] Final circuit size: 12464 new AND gates.
[LOG] Size before ABC: 25903 AND gates.
[LOG] Size after ABC: 12463 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 804.119/806 sec (0.314493/1 sec, 0.643487/0 sec, 0.264641/1 sec, 0.346157/0 sec, 0.314216/0 sec, 0.603636/1 sec, 0.641963/0 sec, 9.3033/10 sec, 378.167/379 sec, 99.2564/99 sec, 314.263/315 sec )
[LOG] Nr of iterations: 3004 (5, 12, 6, 13, 9, 32, 27, 617, 1059, 1028, 196 )
[LOG] Total clause computation time: 189.589/196 sec (0.151329/0.151329 sec, 0.294011/0.294011 sec, 0.125369/0.125369 sec, 0.173209/0.173209 sec, 0.150822/0.150822 sec, 0.30451/0.30451 sec, 0.311216/0.311216 sec, 0.913895/0.913895 sec, 2.73943/2.73943 sec, 8.59064/8.59064 sec, 175.834/175.834 sec )
[LOG] Total clause minimization time: 613.61/610 sec (0.153684/0.153684 sec, 0.340337/0.340337 sec, 0.130622/0.130622 sec, 0.164171/0.164171 sec, 0.154356/0.154356 sec, 0.289798/0.289798 sec, 0.320715/0.320715 sec, 8.35433/8.35433 sec, 375.162/375.162 sec, 90.2814/90.2814 sec, 138.259/138.259 sec )
[LOG] Total clause size reduction: 155211 --> 25903 (240 --> 7, 649 --> 50, 290 --> 10, 684 --> 47, 448 --> 15, 1705 --> 122, 1404 --> 125, 32648 --> 5227, 55016 --> 8888, 52377 --> 9844, 9750 --> 1568 )
[LOG] Average clause size reduction: 51.6681 --> 8.62284 (48 --> 1.4, 54.0833 --> 4.16667, 48.3333 --> 1.66667, 52.6154 --> 3.61538, 49.7778 --> 1.66667, 53.2812 --> 3.8125, 52 --> 4.62963, 52.9141 --> 8.47164, 51.9509 --> 8.39282, 50.9504 --> 9.57588, 49.7449 --> 8 )
[LOG] Overall execution time: 804.552 sec CPU time.
[LOG] Overall execution time: 808 sec real time.
Synthesis time: 808.05 sec (Real time) / 800.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.98 sec (Real time) / 7.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 482.12 sec (Real time) / 480.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 12802 11 38 1 12743
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 444.853 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 6518 new AND gates.
[LOG] Size before ABC: 14211 AND gates.
[LOG] Size after ABC: 6518 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 444.228/445 sec (1.74686/1 sec, 3.02094/3 sec, 43.5786/44 sec, 20.5098/21 sec, 57.9528/58 sec, 85.4907/85 sec, 84.8113/85 sec, 24.8129/25 sec, 40.656/41 sec, 1.29027/1 sec, 25.3696/25 sec, 53.4515/54 sec, 1.5371/2 sec )
[LOG] Nr of iterations: 1758 (297, 236, 551, 18, 175, 149, 176, 57, 70, 9, 9, 7, 4 )
[LOG] Total clause computation time: 91.3644/93 sec (0.239154/0.239154 sec, 0.578247/0.578247 sec, 1.44887/1.44887 sec, 19.8702/19.8702 sec, 0.970602/0.970602 sec, 1.00497/1.00497 sec, 1.41983/1.41983 sec, 5.23282/5.23282 sec, 8.78811/8.78811 sec, 0.620262/0.620262 sec, 24.1748/24.1748 sec, 26.2691/26.2691 sec, 0.747432/0.747432 sec )
[LOG] Total clause minimization time: 352.095/350 sec (1.4879/1.4879 sec, 2.40829/2.40829 sec, 42.0236/42.0236 sec, 0.600922/0.600922 sec, 56.9079/56.9079 sec, 84.4152/84.4152 sec, 83.3082/83.3082 sec, 19.5174/19.5174 sec, 31.7979/31.7979 sec, 0.618215/0.618215 sec, 1.14168/1.14168 sec, 27.1305/27.1305 sec, 0.736912/0.736912 sec )
[LOG] Total clause size reduction: 115335 --> 14211 (20424 --> 3444, 15980 --> 1390, 36850 --> 5843, 1122 --> 82, 11310 --> 890, 9472 --> 760, 11025 --> 896, 3472 --> 348, 4209 --> 508, 480 --> 15, 472 --> 19, 348 --> 11, 171 --> 5 )
[LOG] Average clause size reduction: 65.6058 --> 8.08362 (68.7677 --> 11.596, 67.7119 --> 5.88983, 66.8784 --> 10.6044, 62.3333 --> 4.55556, 64.6286 --> 5.08571, 63.5705 --> 5.10067, 62.642 --> 5.09091, 60.9123 --> 6.10526, 60.1286 --> 7.25714, 53.3333 --> 1.66667, 52.4444 --> 2.11111, 49.7143 --> 1.57143, 42.75 --> 1.25 )
[LOG] Overall execution time: 444.859 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 446.57 sec (Real time) / 443.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.28 sec (Real time) / 5.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 425.59 sec (Real time) / 424.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 6932 13 43 1 6863
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 480.435 sec CPU time.
[LOG] Relation determinization time: 483 sec real time.
[LOG] Final circuit size: 8516 new AND gates.
[LOG] Size before ABC: 18724 AND gates.
[LOG] Size after ABC: 8516 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 479.685/481 sec (1.99104/2 sec, 5.39442/6 sec, 63.911/64 sec, 31.6465/32 sec, 63.2262/63 sec, 55.3206/55 sec, 68.9656/69 sec, 52.5169/53 sec, 20.3302/20 sec, 51.6957/52 sec, 1.549/2 sec, 1.66335/1 sec, 59.8134/60 sec, 1.66135/2 sec )
[LOG] Nr of iterations: 2228 (356, 255, 651, 20, 226, 206, 158, 180, 53, 95, 9, 8, 7, 4 )
[LOG] Total clause computation time: 85.9522/86 sec (0.241861/0.241861 sec, 0.662101/0.662101 sec, 1.44088/1.44088 sec, 30.9078/30.9078 sec, 0.977038/0.977038 sec, 0.995133/0.995133 sec, 1.12111/1.12111 sec, 1.15276/1.15276 sec, 4.99287/4.99287 sec, 10.9034/10.9034 sec, 0.72573/0.72573 sec, 0.775542/0.775542 sec, 30.2702/30.2702 sec, 0.785761/0.785761 sec )
[LOG] Total clause minimization time: 392.628/393 sec (1.72589/1.72589 sec, 4.68656/4.68656 sec, 62.3284/62.3284 sec, 0.691457/0.691457 sec, 62.1538/62.1538 sec, 54.227/54.227 sec, 67.7451/67.7451 sec, 51.2555/51.2555 sec, 15.2572/15.2572 sec, 40.6949/40.6949 sec, 0.754932/0.754932 sec, 0.821929/0.821929 sec, 29.4768/29.4768 sec, 0.808461/0.808461 sec )
[LOG] Total clause size reduction: 161003 --> 18724 (26980 --> 4352, 19050 --> 1562, 48100 --> 7658, 1387 --> 78, 16200 --> 1178, 14555 --> 1043, 10990 --> 812, 12351 --> 966, 3536 --> 320, 6298 --> 711, 528 --> 15, 455 --> 13, 384 --> 11, 189 --> 5 )
[LOG] Average clause size reduction: 72.2635 --> 8.40395 (75.7865 --> 12.2247, 74.7059 --> 6.12549, 73.8863 --> 11.7634, 69.35 --> 3.9, 71.6814 --> 5.21239, 70.6553 --> 5.06311, 69.557 --> 5.13924, 68.6167 --> 5.36667, 66.717 --> 6.03774, 66.2947 --> 7.48421, 58.6667 --> 1.66667, 56.875 --> 1.625, 54.8571 --> 1.57143, 47.25 --> 1.25 )
[LOG] Overall execution time: 480.441 sec CPU time.
[LOG] Overall execution time: 483 sec real time.
Synthesis time: 483.03 sec (Real time) / 478.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.47 sec (Real time) / 6.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 479.94 sec (Real time) / 478.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 8987 15 47 1 8911
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 891.239 sec CPU time.
[LOG] Relation determinization time: 895 sec real time.
[LOG] Final circuit size: 10826 new AND gates.
[LOG] Size before ABC: 23786 AND gates.
[LOG] Size after ABC: 10826 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 890.077/892 sec (35.5663/36 sec, 6.64759/7 sec, 145.99/146 sec, 46.01/46 sec, 53.3896/54 sec, 56.6224/56 sec, 151.303/152 sec, 197.801/198 sec, 58.3977/58 sec, 40.5011/41 sec, 89.6879/90 sec, 2.01187/2 sec, 1.98451/2 sec, 2.05193/2 sec, 2.1117/2 sec )
[LOG] Nr of iterations: 2809 (402, 224, 957, 26, 191, 218, 228, 179, 159, 87, 109, 8, 8, 7, 6 )
[LOG] Total clause computation time: 128.228/124 sec (0.457787/0.457787 sec, 0.812534/0.812534 sec, 6.39618/6.39618 sec, 44.9657/44.9657 sec, 1.20397/1.20397 sec, 1.38453/1.38453 sec, 2.10578/2.10578 sec, 1.53559/1.53559 sec, 1.47463/1.47463 sec, 16.829/16.829 sec, 47.3571/47.3571 sec, 0.889366/0.889366 sec, 0.963737/0.963737 sec, 0.92567/0.92567 sec, 0.925998/0.925998 sec )
[LOG] Total clause minimization time: 760.136/767 sec (35.069/35.069 sec, 5.78028/5.78028 sec, 139.342/139.342 sec, 0.978852/0.978852 sec, 52.0708/52.0708 sec, 55.1033/55.1033 sec, 149.043/149.043 sec, 196.116/196.116 sec, 56.7811/56.7811 sec, 23.5561/23.5561 sec, 42.1892/42.1892 sec, 1.03485/1.03485 sec, 0.932128/0.932128 sec, 1.04014/1.04014 sec, 1.09916/1.09916 sec )
[LOG] Total clause size reduction: 224606 --> 23786 (33684 --> 4827, 18509 --> 1233, 78392 --> 11273, 2025 --> 110, 15200 --> 972, 17143 --> 1049, 17706 --> 1209, 13706 --> 882, 12008 --> 794, 6450 --> 569, 7992 --> 821, 511 --> 13, 504 --> 13, 426 --> 11, 350 --> 10 )
[LOG] Average clause size reduction: 79.9594 --> 8.46778 (83.791 --> 12.0075, 82.6295 --> 5.50446, 81.9143 --> 11.7795, 77.8846 --> 4.23077, 79.5812 --> 5.08901, 78.6376 --> 4.81193, 77.6579 --> 5.30263, 76.5698 --> 4.92737, 75.522 --> 4.99371, 74.1379 --> 6.54023, 73.3211 --> 7.53211, 63.875 --> 1.625, 63 --> 1.625, 60.8571 --> 1.57143, 58.3333 --> 1.66667 )
[LOG] Overall execution time: 891.247 sec CPU time.
[LOG] Overall execution time: 895 sec real time.
Synthesis time: 895.10 sec (Real time) / 888.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.08 sec (Real time) / 7.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1123.38 sec (Real time) / 1119.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 11359 17 52 1 11275
=====================  amba8c7y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9938.33 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1935.81 sec CPU time.
[LOG] Relation determinization time: 1941 sec real time.
[LOG] Final circuit size: 13530 new AND gates.
[LOG] Size before ABC: 30776 AND gates.
[LOG] Size after ABC: 13530 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1933.53/1936 sec (199.567/200 sec, 56.1161/56 sec, 134.982/136 sec, 35.302/35 sec, 143.895/144 sec, 126.683/127 sec, 131.375/131 sec, 110.569/111 sec, 149.815/150 sec, 117.091/117 sec, 168.273/169 sec, 62.1846/62 sec, 147.743/148 sec, 2.66261/2 sec, 65.5696/66 sec, 133.354/134 sec, 145.479/145 sec, 2.87095/3 sec )
[LOG] Nr of iterations: 3776 (562, 308, 1010, 44, 247, 213, 251, 237, 169, 188, 243, 101, 133, 16, 14, 16, 16, 8 )
[LOG] Total clause computation time: 330.759/331 sec (0.975524/0.975524 sec, 2.49368/2.49368 sec, 3.99688/3.99688 sec, 33.6691/33.6691 sec, 2.56355/2.56355 sec, 3.07482/3.07482 sec, 2.14535/2.14535 sec, 3.16609/3.16609 sec, 2.88944/2.88944 sec, 2.84604/2.84604 sec, 3.0515/3.0515 sec, 27.5746/27.5746 sec, 59.321/59.321 sec, 1.22195/1.22195 sec, 63.9616/63.9616 sec, 35.7597/35.7597 sec, 80.7504/80.7504 sec, 1.29785/1.29785 sec )
[LOG] Total clause minimization time: 1599.39/1604 sec (198.484/198.484 sec, 53.458/53.458 sec, 130.63/130.63 sec, 1.5389/1.5389 sec, 141.121/141.121 sec, 123.39/123.39 sec, 128.979/128.979 sec, 107.188/107.188 sec, 146.728/146.728 sec, 114.022/114.022 sec, 164.948/164.948 sec, 34.4279/34.4279 sec, 88.1946/88.1946 sec, 1.30654/1.30654 sec, 1.47869/1.47869 sec, 97.4587/97.4587 sec, 64.5966/64.5966 sec, 1.44155/1.44155 sec )
[LOG] Total clause size reduction: 359058 --> 30776 (56100 --> 7430, 30393 --> 1820, 98882 --> 11727, 4171 --> 198, 23616 --> 1189, 20140 --> 1013, 23500 --> 1307, 21948 --> 1178, 15456 --> 845, 17017 --> 993, 21780 --> 1228, 8900 --> 683, 11616 --> 1001, 1305 --> 29, 1118 --> 38, 1275 --> 37, 1260 --> 44, 581 --> 16 )
[LOG] Average clause size reduction: 95.0895 --> 8.15042 (99.8221 --> 13.2206, 98.6786 --> 5.90909, 97.903 --> 11.6109, 94.7955 --> 4.5, 95.6113 --> 4.81377, 94.554 --> 4.75587, 93.6255 --> 5.20717, 92.6076 --> 4.97046, 91.4556 --> 5, 90.516 --> 5.28191, 89.6296 --> 5.0535, 88.1188 --> 6.76238, 87.3383 --> 7.52632, 81.5625 --> 1.8125, 79.8571 --> 2.71429, 79.6875 --> 2.3125, 78.75 --> 2.75, 72.625 --> 2 )
[LOG] Overall execution time: 1935.82 sec CPU time.
[LOG] Overall execution time: 1941 sec real time.
Synthesis time: 1941.33 sec (Real time) / 1926.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.75 sec (Real time) / 7.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2046.80 sec (Real time) / 2040.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 14213 21 61 1 14113
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1974.35 sec CPU time.
[LOG] Relation determinization time: 1980 sec real time.
[LOG] Final circuit size: 15480 new AND gates.
[LOG] Size before ABC: 36677 AND gates.
[LOG] Size after ABC: 15480 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1971.36/1973 sec (44.6124/44 sec, 33.4832/34 sec, 92.2994/92 sec, 53.0064/53 sec, 160.884/161 sec, 97.0087/97 sec, 126.706/127 sec, 141.273/142 sec, 252.309/252 sec, 188.881/189 sec, 103.358/104 sec, 201.143/201 sec, 98.1984/99 sec, 112.205/112 sec, 2.80523/3 sec, 57.9132/58 sec, 86.4169/86 sec, 115.874/116 sec, 2.98481/3 sec )
[LOG] Nr of iterations: 4252 (591, 282, 1321, 43, 181, 196, 202, 171, 211, 262, 201, 227, 161, 148, 12, 11, 14, 13, 5 )
[LOG] Total clause computation time: 320.903/323 sec (2.22444/2.22444 sec, 1.82684/1.82684 sec, 6.12758/6.12758 sec, 51.1758/51.1758 sec, 2.63091/2.63091 sec, 2.69173/2.69173 sec, 2.81381/2.81381 sec, 2.77599/2.77599 sec, 2.99084/2.99084 sec, 3.07878/3.07878 sec, 2.92618/2.92618 sec, 3.26204/3.26204 sec, 20.6842/20.6842 sec, 58.165/58.165 sec, 1.36478/1.36478 sec, 56.3534/56.3534 sec, 49.6351/49.6351 sec, 48.8249/48.8249 sec, 1.3511/1.3511 sec )
[LOG] Total clause minimization time: 1646.7/1648 sec (42.2304/42.2304 sec, 31.5548/31.5548 sec, 85.8551/85.8551 sec, 1.73073/1.73073 sec, 158.052/158.052 sec, 94.1325/94.1325 sec, 123.669/123.669 sec, 138.28/138.28 sec, 249.098/249.098 sec, 185.552/185.552 sec, 100.208/100.208 sec, 197.612/197.612 sec, 77.2549/77.2549 sec, 53.7542/53.7542 sec, 1.29071/1.29071 sec, 1.41318/1.41318 sec, 36.6272/36.6272 sec, 66.8965/66.8965 sec, 1.48426/1.48426 sec )
[LOG] Total clause size reduction: 432659 --> 36677 (63130 --> 7842, 29786 --> 1786, 138600 --> 15940, 4368 --> 174, 18540 --> 843, 19890 --> 1015, 20301 --> 964, 17000 --> 926, 20790 --> 1080, 25578 --> 1355, 19400 --> 1014, 21696 --> 1154, 15200 --> 1136, 13818 --> 1349, 1023 --> 21, 920 --> 22, 1183 --> 25, 1080 --> 23, 356 --> 8 )
[LOG] Average clause size reduction: 101.754 --> 8.62582 (106.819 --> 13.269, 105.624 --> 6.33333, 104.921 --> 12.0666, 101.581 --> 4.04651, 102.431 --> 4.65746, 101.48 --> 5.17857, 100.5 --> 4.77228, 99.4152 --> 5.4152, 98.5308 --> 5.11848, 97.626 --> 5.17176, 96.5174 --> 5.04478, 95.5771 --> 5.0837, 94.4099 --> 7.0559, 93.3649 --> 9.11486, 85.25 --> 1.75, 83.6364 --> 2, 84.5 --> 1.78571, 83.0769 --> 1.76923, 71.2 --> 1.6 )
[LOG] Overall execution time: 1974.37 sec CPU time.
[LOG] Overall execution time: 1980 sec real time.
Synthesis time: 1980.04 sec (Real time) / 1961.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.35 sec (Real time) / 8.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1754.78 sec (Real time) / 1749.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 16217 23 65 1 16110
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 4.54787 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1031 new AND gates.
[LOG] Size before ABC: 1956 AND gates.
[LOG] Size after ABC: 1030 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.46938/5 sec (0.073833/0 sec, 0.119289/1 sec, 0.084189/0 sec, 0.084869/0 sec, 0.103446/0 sec, 0.112906/0 sec, 0.764789/1 sec, 3.12606/3 sec )
[LOG] Nr of iterations: 321 (5, 14, 10, 7, 15, 14, 205, 51 )
[LOG] Total clause computation time: 0.51659/0 sec (0.037405/0.037405 sec, 0.048246/0.048246 sec, 0.038811/0.038811 sec, 0.039993/0.039993 sec, 0.047039/0.047039 sec, 0.054219/0.054219 sec, 0.09603/0.09603 sec, 0.154847/0.154847 sec )
[LOG] Total clause minimization time: 3.91378/5 sec (0.032789/0.032789 sec, 0.067593/0.067593 sec, 0.041872/0.041872 sec, 0.041261/0.041261 sec, 0.052737/0.052737 sec, 0.054792/0.054792 sec, 0.660581/0.660581 sec, 2.96216/2.96216 sec )
[LOG] Total clause size reduction: 12654 --> 1956 (184 --> 7, 585 --> 98, 396 --> 33, 258 --> 14, 588 --> 42, 533 --> 48, 8160 --> 1445, 1950 --> 269 )
[LOG] Average clause size reduction: 39.4206 --> 6.09346 (36.8 --> 1.4, 41.7857 --> 7, 39.6 --> 3.3, 36.8571 --> 2, 39.2 --> 2.8, 38.0714 --> 3.42857, 39.8049 --> 7.04878, 38.2353 --> 5.27451 )
[LOG] Overall execution time: 4.55043 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.83 sec (Real time) / 4.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.27 sec (Real time) / 3.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1265 7 31 1 1220
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 25.0759 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 1681 new AND gates.
[LOG] Size before ABC: 3363 AND gates.
[LOG] Size after ABC: 1681 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.9155/25 sec (0.124597/0 sec, 0.187773/0 sec, 0.094022/0 sec, 0.216937/1 sec, 0.191091/0 sec, 1.0133/1 sec, 3.91357/4 sec, 3.10158/3 sec, 10.5906/10 sec, 5.48206/6 sec )
[LOG] Nr of iterations: 572 (5, 9, 7, 74, 6, 133, 95, 112, 96, 35 )
[LOG] Total clause computation time: 2.81743/4 sec (0.056484/0.056484 sec, 0.084075/0.084075 sec, 0.044338/0.044338 sec, 0.065477/0.065477 sec, 0.092966/0.092966 sec, 0.13559/0.13559 sec, 0.210795/0.210795 sec, 0.225739/0.225739 sec, 0.980694/0.980694 sec, 0.921275/0.921275 sec )
[LOG] Total clause minimization time: 21.9986/21 sec (0.062539/0.062539 sec, 0.098642/0.098642 sec, 0.044582/0.044582 sec, 0.144996/0.144996 sec, 0.091805/0.091805 sec, 0.868052/0.868052 sec, 3.68941/3.68941 sec, 2.8604/2.8604 sec, 9.59187/9.59187 sec, 4.54632/4.54632 sec )
[LOG] Total clause size reduction: 27584 --> 3363 (220 --> 7, 432 --> 31, 318 --> 11, 3796 --> 630, 255 --> 9, 6600 --> 689, 4606 --> 586, 5328 --> 592, 4465 --> 579, 1564 --> 229 )
[LOG] Average clause size reduction: 48.2238 --> 5.87937 (44 --> 1.4, 48 --> 3.44444, 45.4286 --> 1.57143, 51.2973 --> 8.51351, 42.5 --> 1.5, 49.6241 --> 5.18045, 48.4842 --> 6.16842, 47.5714 --> 5.28571, 46.5104 --> 6.03125, 44.6857 --> 6.54286 )
[LOG] Overall execution time: 25.0792 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.47 sec (Real time) / 25.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.03 sec (Real time) / 13.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1967 9 36 1 1912
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2137.49 sec CPU time.
[LOG] Relation determinization time: 2144 sec real time.
[LOG] Final circuit size: 20662 new AND gates.
[LOG] Size before ABC: 43215 AND gates.
[LOG] Size after ABC: 20662 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2136.45/2139 sec (0.90485/1 sec, 1.19869/1 sec, 0.460861/0 sec, 0.955198/1 sec, 0.928984/1 sec, 9.51012/10 sec, 1.08582/1 sec, 31.1023/31 sec, 255.132/255 sec, 507.323/508 sec, 1327.85/1330 sec )
[LOG] Nr of iterations: 4580 (5, 8, 5, 8, 15, 54, 29, 831, 1335, 1903, 387 )
[LOG] Total clause computation time: 753.37/749 sec (0.479024/0.479024 sec, 0.699644/0.699644 sec, 0.209786/0.209786 sec, 0.52258/0.52258 sec, 0.435472/0.435472 sec, 0.557812/0.557812 sec, 0.468864/0.468864 sec, 2.76072/2.76072 sec, 4.32224/4.32224 sec, 72.4236/72.4236 sec, 670.49/670.49 sec )
[LOG] Total clause minimization time: 1380.98/1386 sec (0.409014/0.409014 sec, 0.483106/0.483106 sec, 0.235353/0.235353 sec, 0.416993/0.416993 sec, 0.47693/0.47693 sec, 8.92862/8.92862 sec, 0.596261/0.596261 sec, 28.2586/28.2586 sec, 250.448/250.448 sec, 433.89/433.89 sec, 656.84/656.84 sec )
[LOG] Total clause size reduction: 254431 --> 43215 (256 --> 7, 441 --> 26, 248 --> 8, 427 --> 18, 840 --> 36, 3127 --> 230, 1624 --> 137, 47310 --> 7290, 74704 --> 11432, 104610 --> 20555, 20844 --> 3476 )
[LOG] Average clause size reduction: 55.5526 --> 9.43559 (51.2 --> 1.4, 55.125 --> 3.25, 49.6 --> 1.6, 53.375 --> 2.25, 56 --> 2.4, 57.9074 --> 4.25926, 56 --> 4.72414, 56.9314 --> 8.77256, 55.9581 --> 8.5633, 54.9711 --> 10.8014, 53.8605 --> 8.98191 )
[LOG] Overall execution time: 2137.5 sec CPU time.
[LOG] Overall execution time: 2144 sec real time.
Synthesis time: 2144.24 sec (Real time) / 2129.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.11 sec (Real time) / 10.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1043.79 sec (Real time) / 1040.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 21012 11 42 1 20948
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 942.074 sec CPU time.
[LOG] Relation determinization time: 947 sec real time.
[LOG] Final circuit size: 17247 new AND gates.
[LOG] Size before ABC: 39526 AND gates.
[LOG] Size after ABC: 17247 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 941.365/942 sec (8.40897/8 sec, 100.024/100 sec, 83.4925/84 sec, 42.4464/42 sec, 86.4127/87 sec, 107.237/107 sec, 267.748/268 sec, 54.6516/55 sec, 59.2766/59 sec, 2.93288/3 sec, 45.8107/46 sec, 79.468/80 sec, 3.45572/3 sec )
[LOG] Nr of iterations: 3274 (1376, 270, 828, 22, 196, 198, 217, 58, 67, 11, 8, 12, 11 )
[LOG] Total clause computation time: 160.71/158 sec (1.1482/1.1482 sec, 1.67811/1.67811 sec, 4.04503/4.04503 sec, 40.7045/40.7045 sec, 2.30429/2.30429 sec, 2.41887/2.41887 sec, 1.68514/1.68514 sec, 15.369/15.369 sec, 12.4979/12.4979 sec, 1.34811/1.34811 sec, 44.0035/44.0035 sec, 31.899/31.899 sec, 1.60804/1.60804 sec )
[LOG] Total clause minimization time: 778.712/784 sec (7.19925/7.19925 sec, 98.2321/98.2321 sec, 79.2073/79.2073 sec, 1.62247/1.62247 sec, 83.9301/83.9301 sec, 104.628/104.628 sec, 265.854/265.854 sec, 39.1357/39.1357 sec, 46.6178/46.6178 sec, 1.45461/1.45461 sec, 1.67324/1.67324 sec, 47.4399/47.4399 sec, 1.71715/1.71715 sec )
[LOG] Total clause size reduction: 231678 --> 39526 (100375 --> 22325, 19368 --> 1711, 58717 --> 11177, 1470 --> 97, 13455 --> 1024, 13396 --> 1092, 14472 --> 1200, 3762 --> 340, 4290 --> 476, 640 --> 25, 441 --> 16, 682 --> 21, 610 --> 22 )
[LOG] Average clause size reduction: 70.763 --> 12.0727 (72.9469 --> 16.2246, 71.7333 --> 6.33704, 70.9143 --> 13.4988, 66.8182 --> 4.40909, 68.648 --> 5.22449, 67.6566 --> 5.51515, 66.6912 --> 5.52995, 64.8621 --> 5.86207, 64.0299 --> 7.10448, 58.1818 --> 2.27273, 55.125 --> 2, 56.8333 --> 1.75, 55.4545 --> 2 )
[LOG] Overall execution time: 942.08 sec CPU time.
[LOG] Overall execution time: 947 sec real time.
Synthesis time: 947.28 sec (Real time) / 940.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.52 sec (Real time) / 8.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 610.22 sec (Real time) / 608.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 17664 13 47 1 17591
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1670 sec CPU time.
[LOG] Relation determinization time: 1685 sec real time.
[LOG] Final circuit size: 33510 new AND gates.
[LOG] Size before ABC: 80248 AND gates.
[LOG] Size after ABC: 33510 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 1668.97/1671 sec (19.9531/20 sec, 109.133/109 sec, 153.139/154 sec, 42.5079/42 sec, 163.41/164 sec, 205.235/205 sec, 174.484/175 sec, 410.489/411 sec, 109.928/110 sec, 142.635/143 sec, 6.68561/7 sec, 6.87772/6 sec, 117.544/118 sec, 6.94994/7 sec )
[LOG] Nr of iterations: 5529 (2944, 289, 1283, 21, 248, 222, 186, 197, 45, 64, 8, 10, 6, 6 )
[LOG] Total clause computation time: 283.003/290 sec (1.03129/1.03129 sec, 3.47614/3.47614 sec, 9.88891/9.88891 sec, 38.3982/38.3982 sec, 4.87639/4.87639 sec, 5.19372/5.19372 sec, 5.01893/5.01893 sec, 5.0722/5.0722 sec, 66.5046/66.5046 sec, 84.4648/84.4648 sec, 3.19759/3.19759 sec, 3.26678/3.26678 sec, 48.8204/48.8204 sec, 3.79329/3.79329 sec )
[LOG] Total clause minimization time: 1381.47/1379 sec (18.7829/18.7829 sec, 105.414/105.414 sec, 142.607/142.607 sec, 3.86641/3.86641 sec, 158.14/158.14 sec, 199.637/199.637 sec, 169.094/169.094 sec, 405.013/405.013 sec, 43.1327/43.1327 sec, 57.8471/57.8471 sec, 3.22557/3.22557 sec, 3.35018/3.35018 sec, 68.4688/68.4688 sec, 2.88725/2.88725 sec )
[LOG] Total clause size reduction: 438015 --> 80248 (238383 --> 53437, 23040 --> 2001, 101278 --> 19414, 1560 --> 82, 19019 --> 1292, 16796 --> 1198, 13875 --> 941, 14504 --> 1069, 3212 --> 254, 4536 --> 512, 497 --> 13, 630 --> 17, 345 --> 9, 340 --> 9 )
[LOG] Average clause size reduction: 79.2214 --> 14.514 (80.9725 --> 18.1512, 79.7232 --> 6.92388, 78.9384 --> 15.1317, 74.2857 --> 3.90476, 76.6895 --> 5.20968, 75.6577 --> 5.3964, 74.5968 --> 5.05914, 73.6244 --> 5.4264, 71.3778 --> 5.64444, 70.875 --> 8, 62.125 --> 1.625, 63 --> 1.7, 57.5 --> 1.5, 56.6667 --> 1.5 )
[LOG] Overall execution time: 1670 sec CPU time.
[LOG] Overall execution time: 1685 sec real time.
Synthesis time: 1684.76 sec (Real time) / 1668.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.19 sec (Real time) / 10.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3072.21 sec (Real time) / 3062.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 33982 15 52 1 33901
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 3224.84 sec CPU time.
[LOG] Relation determinization time: 3277 sec real time.
[LOG] Final circuit size: 71006 new AND gates.
[LOG] Size before ABC: 180557 AND gates.
[LOG] Size after ABC: 71006 AND gates.
[LOG] Time for optimizing with ABC: 48 seconds.
[LOG] Total time for all control signals: 3222.53/3226 sec (46.4582/46 sec, 150.334/151 sec, 402.938/403 sec, 152.691/153 sec, 199.077/200 sec, 441.977/442 sec, 569.419/571 sec, 371.914/372 sec, 424.373/425 sec, 184.611/184 sec, 187.952/188 sec, 24.9925/25 sec, 24.0906/24 sec, 22.9171/23 sec, 18.785/19 sec )
[LOG] Nr of iterations: 10999 (5407, 374, 3859, 21, 250, 252, 228, 224, 160, 80, 107, 8, 10, 10, 9 )
[LOG] Total clause computation time: 468.575/472 sec (1.97179/1.97179 sec, 8.21203/8.21203 sec, 37.5048/37.5048 sec, 139.582/139.582 sec, 15.6289/15.6289 sec, 15.1093/15.1093 sec, 16.3588/16.3588 sec, 15.2939/15.2939 sec, 15.3403/15.3403 sec, 99.8811/99.8811 sec, 59.4809/59.4809 sec, 12.1635/12.1635 sec, 12.0652/12.0652 sec, 11.2628/11.2628 sec, 8.71983/8.71983 sec )
[LOG] Total clause minimization time: 2740.6/2738 sec (44.184/44.184 sec, 141.57/141.57 sec, 362.223/362.223 sec, 12.5497/12.5497 sec, 182.534/182.534 sec, 426.007/426.007 sec, 552.142/552.142 sec, 355.688/355.688 sec, 408.126/408.126 sec, 83.8929/83.8929 sec, 127.598/127.598 sec, 12.1837/12.1837 sec, 11.427/11.427 sec, 11.0288/11.0288 sec, 9.44976/9.44976 sec )
[LOG] Total clause size reduction: 960796 --> 180557 (481134 --> 103547, 32824 --> 2863, 335646 --> 66627, 1720 --> 89, 21165 --> 1390, 21084 --> 1413, 18841 --> 1253, 18286 --> 1159, 12879 --> 802, 6320 --> 499, 8374 --> 850, 546 --> 13, 693 --> 17, 684 --> 17, 600 --> 18 )
[LOG] Average clause size reduction: 87.353 --> 16.4158 (88.9835 --> 19.1505, 87.7647 --> 7.65508, 86.9775 --> 17.2654, 81.9048 --> 4.2381, 84.66 --> 5.56, 83.6667 --> 5.60714, 82.636 --> 5.49561, 81.6339 --> 5.17411, 80.4938 --> 5.0125, 79 --> 6.2375, 78.2617 --> 7.94393, 68.25 --> 1.625, 69.3 --> 1.7, 68.4 --> 1.7, 66.6667 --> 2 )
[LOG] Overall execution time: 3224.84 sec CPU time.
[LOG] Overall execution time: 3277 sec real time.
Synthesis time: 3277.30 sec (Real time) / 3231.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.96 sec (Real time) / 13.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9973.17 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 71533 17 57 1 71444
=====================  amba9b5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9958.58 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9957.44 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 3.01179 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 927 new AND gates.
[LOG] Size before ABC: 1723 AND gates.
[LOG] Size after ABC: 925 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.93703/2 sec (0.065883/0 sec, 0.091852/0 sec, 0.073799/0 sec, 0.078159/0 sec, 0.096302/0 sec, 0.120491/0 sec, 0.612691/1 sec, 1.79785/1 sec )
[LOG] Nr of iterations: 299 (5, 6, 7, 10, 20, 14, 185, 52 )
[LOG] Total clause computation time: 0.445646/0 sec (0.032901/0.032901 sec, 0.040623/0.040623 sec, 0.037205/0.037205 sec, 0.036738/0.036738 sec, 0.040218/0.040218 sec, 0.05338/0.05338 sec, 0.079577/0.079577 sec, 0.125004/0.125004 sec )
[LOG] Total clause minimization time: 2.45523/2 sec (0.029319/0.029319 sec, 0.047972/0.047972 sec, 0.03332/0.03332 sec, 0.038043/0.038043 sec, 0.052538/0.052538 sec, 0.06337/0.06337 sec, 0.525937/0.525937 sec, 1.66473/1.66473 sec )
[LOG] Total clause size reduction: 11740 --> 1723 (184 --> 7, 225 --> 22, 264 --> 15, 387 --> 19, 798 --> 62, 533 --> 42, 7360 --> 1284, 1989 --> 272 )
[LOG] Average clause size reduction: 39.2642 --> 5.76254 (36.8 --> 1.4, 37.5 --> 3.66667, 37.7143 --> 2.14286, 38.7 --> 1.9, 39.9 --> 3.1, 38.0714 --> 3, 39.7838 --> 6.94054, 38.25 --> 5.23077 )
[LOG] Overall execution time: 3.01444 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.28 sec (Real time) / 3.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.31 sec (Real time) / 3.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1152 7 31 1 1108
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 229.046 sec CPU time.
[LOG] Relation determinization time: 231 sec real time.
[LOG] Final circuit size: 5004 new AND gates.
[LOG] Size before ABC: 9964 AND gates.
[LOG] Size after ABC: 5004 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 228.623/229 sec (0.458669/0 sec, 0.635778/1 sec, 0.255835/0 sec, 0.565669/1 sec, 0.296513/0 sec, 2.41217/2 sec, 31.1639/32 sec, 59.7068/59 sec, 72.8501/73 sec, 60.2771/61 sec )
[LOG] Nr of iterations: 1406 (6, 9, 8, 67, 13, 219, 62, 324, 590, 108 )
[LOG] Total clause computation time: 40.3691/43 sec (0.198349/0.198349 sec, 0.312967/0.312967 sec, 0.119909/0.119909 sec, 0.248775/0.248775 sec, 0.128903/0.128903 sec, 0.444032/0.444032 sec, 1.14041/1.14041 sec, 2.05144/2.05144 sec, 4.70203/4.70203 sec, 31.0223/31.0223 sec )
[LOG] Total clause minimization time: 187.889/185 sec (0.249617/0.249617 sec, 0.313371/0.313371 sec, 0.126664/0.126664 sec, 0.305732/0.305732 sec, 0.157051/0.157051 sec, 1.94926/1.94926 sec, 29.9994/29.9994 sec, 57.5716/57.5716 sec, 68.0139/68.0139 sec, 29.2029/29.2029 sec )
[LOG] Total clause size reduction: 68516 --> 9964 (280 --> 9, 440 --> 31, 378 --> 14, 3498 --> 468, 624 --> 30, 11118 --> 1498, 3050 --> 337, 15827 --> 2163, 28272 --> 4592, 5029 --> 822 )
[LOG] Average clause size reduction: 48.7312 --> 7.08677 (46.6667 --> 1.5, 48.8889 --> 3.44444, 47.25 --> 1.75, 52.209 --> 6.98507, 48 --> 2.30769, 50.7671 --> 6.84018, 49.1935 --> 5.43548, 48.8488 --> 6.67593, 47.9186 --> 7.78305, 46.5648 --> 7.61111 )
[LOG] Overall execution time: 229.05 sec CPU time.
[LOG] Overall execution time: 231 sec real time.
Synthesis time: 230.24 sec (Real time) / 227.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.89 sec (Real time) / 3.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 100.18 sec (Real time) / 99.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5289 9 37 1 5233
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3728.12 sec CPU time.
[LOG] Relation determinization time: 3740 sec real time.
[LOG] Final circuit size: 31764 new AND gates.
[LOG] Size before ABC: 67768 AND gates.
[LOG] Size after ABC: 31763 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 3726.36/3733 sec (1.15915/2 sec, 35.2168/35 sec, 1.22221/1 sec, 24.6052/25 sec, 1.21297/1 sec, 35.7569/36 sec, 1.53467/1 sec, 131.137/132 sec, 590.195/591 sec, 829.085/830 sec, 2075.24/2079 sec )
[LOG] Nr of iterations: 6870 (4, 10, 7, 10, 9, 50, 28, 1143, 2096, 3076, 437 )
[LOG] Total clause computation time: 1682.53/1674 sec (0.617504/0.617504 sec, 24.5595/24.5595 sec, 0.586638/0.586638 sec, 2.44523/2.44523 sec, 0.579305/0.579305 sec, 1.93922/1.93922 sec, 0.699228/0.699228 sec, 4.73081/4.73081 sec, 23.1849/23.1849 sec, 184.154/184.154 sec, 1439.03/1439.03 sec )
[LOG] Total clause minimization time: 2038.19/2048 sec (0.513566/0.513566 sec, 10.6281/10.6281 sec, 0.607019/0.607019 sec, 22.131/22.131 sec, 0.602554/0.602554 sec, 33.7821/33.7821 sec, 0.801612/0.801612 sec, 126.076/126.076 sec, 565.899/565.899 sec, 641.85/641.85 sec, 635.294/635.294 sec )
[LOG] Total clause size reduction: 388559 --> 67768 (195 --> 5, 576 --> 37, 378 --> 13, 558 --> 30, 488 --> 22, 2940 --> 208, 1593 --> 126, 66236 --> 10553, 119415 --> 19528, 172200 --> 33238, 23980 --> 4008 )
[LOG] Average clause size reduction: 56.5588 --> 9.86434 (48.75 --> 1.25, 57.6 --> 3.7, 54 --> 1.85714, 55.8 --> 3, 54.2222 --> 2.44444, 58.8 --> 4.16, 56.8929 --> 4.5, 57.9493 --> 9.23272, 56.9728 --> 9.31679, 55.9818 --> 10.8056, 54.8741 --> 9.17162 )
[LOG] Overall execution time: 3728.13 sec CPU time.
[LOG] Overall execution time: 3740 sec real time.
Synthesis time: 3740.21 sec (Real time) / 3699.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.95 sec (Real time) / 10.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6054.92 sec (Real time) / 6039.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 32110 11 43 1 32046
=====================  amba5f17y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9922.87 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9920.21 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9921.47 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010509 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005368/0 sec (0.005368/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001646/0 sec (0.001646/0.001646 sec )
[LOG] Total clause minimization time: 0.001722/0 sec (0.001722/0.001722 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.012927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060556 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028126/0 sec (0.028126/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.010769/0 sec (0.010769/0.010769 sec )
[LOG] Total clause minimization time: 0.013529/0 sec (0.013529/0.013529 sec )
[LOG] Total clause size reduction: 440 --> 5 (440 --> 5 )
[LOG] Average clause size reduction: 73.3333 --> 0.833333 (73.3333 --> 0.833333 )
[LOG] Overall execution time: 0.064437 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.11096 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053114/0 sec (0.053114/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.020121/0 sec (0.020121/0.020121 sec )
[LOG] Total clause minimization time: 0.027009/0 sec (0.027009/0.027009 sec )
[LOG] Total clause size reduction: 1370 --> 13 (1370 --> 13 )
[LOG] Average clause size reduction: 124.545 --> 1.18182 (124.545 --> 1.18182 )
[LOG] Overall execution time: 0.117764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 881 3 133 1 744
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018249 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009467/0 sec (0.009467/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.004178/0 sec (0.004178/0.004178 sec )
[LOG] Total clause minimization time: 0.002855/0 sec (0.002855/0.002855 sec )
[LOG] Total clause size reduction: 272 --> 5 (272 --> 5 )
[LOG] Average clause size reduction: 54.4 --> 1 (54.4 --> 1 )
[LOG] Overall execution time: 0.021081 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.108136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043535/0 sec (0.043535/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.022657/0 sec (0.022657/0.022657 sec )
[LOG] Total clause minimization time: 0.015716/0 sec (0.015716/0.015716 sec )
[LOG] Total clause size reduction: 1276 --> 15 (1276 --> 15 )
[LOG] Average clause size reduction: 106.333 --> 1.25 (106.333 --> 1.25 )
[LOG] Overall execution time: 0.113538 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 729 3 112 1 613
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.133564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044671/0 sec (0.044671/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.0222/0 sec (0.0222/0.0222 sec )
[LOG] Total clause minimization time: 0.015672/0 sec (0.015672/0.015672 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.142205 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020328 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010757/0 sec (0.010757/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.005018/0 sec (0.005018/0.005018 sec )
[LOG] Total clause minimization time: 0.003481/0 sec (0.003481/0.003481 sec )
[LOG] Total clause size reduction: 360 --> 6 (360 --> 6 )
[LOG] Average clause size reduction: 51.4286 --> 0.857143 (51.4286 --> 0.857143 )
[LOG] Overall execution time: 0.022857 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 387 3 56 1 327
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.092667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037726/0 sec (0.037726/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.020398/0 sec (0.020398/0.020398 sec )
[LOG] Total clause minimization time: 0.012727/0 sec (0.012727/0.012727 sec )
[LOG] Total clause size reduction: 1326 --> 14 (1326 --> 14 )
[LOG] Average clause size reduction: 94.7143 --> 1 (94.7143 --> 1 )
[LOG] Overall execution time: 0.09738 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001829 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000461/0 sec (0.000461/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002612 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000705/0 sec (0.000705/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004816/0 sec (0.004816/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001902/0 sec (0.001902/0.001902 sec )
[LOG] Total clause minimization time: 0.001778/0 sec (0.001778/0.001778 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.009803 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.023034 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012347/0 sec (0.012347/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005604/0 sec (0.005604/0.005604 sec )
[LOG] Total clause minimization time: 0.004701/0 sec (0.004701/0.004701 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.025257 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012622 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006713/0 sec (0.003696/0 sec, 0.003017/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.001821/0 sec (0.001173/0.001173 sec, 0.000648/0.000648 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.02267 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008706/0 sec (0.004466/0 sec, 0.00424/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000248/0 sec (0.000108/0.000108 sec, 0.00014/0.00014 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027508 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005408 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002455/0 sec (0.001261/0 sec, 0.001194/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (2.6e-05/2.6e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.007593 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003957/0 sec (0.002067/0 sec, 0.00189/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 8.1e-05/0 sec (3.5e-05/3.5e-05 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010033 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003177 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001504/0 sec (0.001504/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00058/0 sec (0.00058/0.00058 sec )
[LOG] Total clause minimization time: 0.000485/0 sec (0.000485/0.000485 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.00392 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001922/0 sec (0.001922/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000709/0 sec (0.000709/0.000709 sec )
[LOG] Total clause minimization time: 0.000585/0 sec (0.000585/0.000585 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.00514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017129/0 sec (0.008665/0 sec, 0.008464/0 sec )
[LOG] Nr of iterations: 14 (6, 8 )
[LOG] Total clause computation time: 0.006629/0 sec (0.002844/0.002844 sec, 0.003785/0.003785 sec )
[LOG] Total clause minimization time: 0.007907/0 sec (0.004469/0.004469 sec, 0.003438/0.003438 sec )
[LOG] Total clause size reduction: 473 --> 23 (200 --> 10, 273 --> 13 )
[LOG] Average clause size reduction: 33.7857 --> 1.64286 (33.3333 --> 1.66667, 34.125 --> 1.625 )
[LOG] Overall execution time: 0.024607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 208 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0587 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040238/0 sec (0.018979/0 sec, 0.021259/0 sec )
[LOG] Nr of iterations: 23 (9, 14 )
[LOG] Total clause computation time: 0.015244/0 sec (0.00571/0.00571 sec, 0.009534/0.009534 sec )
[LOG] Total clause minimization time: 0.020576/0 sec (0.010975/0.010975 sec, 0.009601/0.009601 sec )
[LOG] Total clause size reduction: 1394 --> 40 (536 --> 15, 858 --> 25 )
[LOG] Average clause size reduction: 60.6087 --> 1.73913 (59.5556 --> 1.66667, 61.2857 --> 1.78571 )
[LOG] Overall execution time: 0.061085 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 346 2 63 1 279
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015783 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011799/0 sec (0.0057/0 sec, 0.006099/0 sec )
[LOG] Nr of iterations: 7 (5, 2 )
[LOG] Total clause computation time: 0.004942/0 sec (0.002161/0.002161 sec, 0.002781/0.002781 sec )
[LOG] Total clause minimization time: 0.004556/0 sec (0.002348/0.002348 sec, 0.002208/0.002208 sec )
[LOG] Total clause size reduction: 159 --> 10 (128 --> 9, 31 --> 1 )
[LOG] Average clause size reduction: 22.7143 --> 1.42857 (25.6 --> 1.8, 15.5 --> 0.5 )
[LOG] Overall execution time: 0.017108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 186 2 28 1 156
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.043853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031473/0 sec (0.011139/0 sec, 0.020334/0 sec )
[LOG] Nr of iterations: 16 (3, 13 )
[LOG] Total clause computation time: 0.015272/0 sec (0.00445/0.00445 sec, 0.010822/0.010822 sec )
[LOG] Total clause minimization time: 0.012214/0 sec (0.004608/0.004608 sec, 0.007606/0.007606 sec )
[LOG] Total clause size reduction: 730 --> 22 (106 --> 5, 624 --> 17 )
[LOG] Average clause size reduction: 45.625 --> 1.375 (35.3333 --> 1.66667, 48 --> 1.30769 )
[LOG] Overall execution time: 0.04592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 312 2 49 1 260
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.045166 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038745/0 sec (0.009987/0 sec, 0.013186/0 sec, 0.015572/0 sec )
[LOG] Nr of iterations: 21 (9, 6, 6 )
[LOG] Total clause computation time: 0.015437/0 sec (0.003351/0.003351 sec, 0.00534/0.00534 sec, 0.006746/0.006746 sec )
[LOG] Total clause minimization time: 0.01843/0 sec (0.004907/0.004907 sec, 0.00629/0.00629 sec, 0.007233/0.007233 sec )
[LOG] Total clause size reduction: 741 --> 30 (336 --> 17, 205 --> 8, 200 --> 5 )
[LOG] Average clause size reduction: 35.2857 --> 1.42857 (37.3333 --> 1.88889, 34.1667 --> 1.33333, 33.3333 --> 0.833333 )
[LOG] Overall execution time: 0.046859 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 272 3 36 1 230
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.123071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096863/0 sec (0.02487/0 sec, 0.030084/0 sec, 0.041909/0 sec )
[LOG] Nr of iterations: 21 (6, 4, 11 )
[LOG] Total clause computation time: 0.03944/0 sec (0.008216/0.008216 sec, 0.01241/0.01241 sec, 0.018814/0.018814 sec )
[LOG] Total clause minimization time: 0.048738/0 sec (0.013561/0.013561 sec, 0.01489/0.01489 sec, 0.020287/0.020287 sec )
[LOG] Total clause size reduction: 1219 --> 36 (345 --> 18, 204 --> 6, 670 --> 12 )
[LOG] Average clause size reduction: 58.0476 --> 1.71429 (57.5 --> 3, 51 --> 1.5, 60.9091 --> 1.09091 )
[LOG] Overall execution time: 0.125907 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 436 3 63 1 369
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 8.201 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 248 AND gates.
[LOG] Size after ABC: 130 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6923/8 sec (0.578421/1 sec, 0.657795/1 sec, 6.45608/6 sec )
[LOG] Nr of iterations: 73 (10, 23, 40 )
[LOG] Total clause computation time: 0.73617/1 sec (0.244505/0.244505 sec, 0.212548/0.212548 sec, 0.279117/0.279117 sec )
[LOG] Total clause minimization time: 6.91422/7 sec (0.319917/0.319917 sec, 0.432063/0.432063 sec, 6.16224/6.16224 sec )
[LOG] Total clause size reduction: 3890 --> 248 (513 --> 21, 1232 --> 97, 2145 --> 130 )
[LOG] Average clause size reduction: 53.2877 --> 3.39726 (51.3 --> 2.1, 53.5652 --> 4.21739, 53.625 --> 3.25 )
[LOG] Overall execution time: 8.20613 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.37 sec (Real time) / 8.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 421 2 52 1 365
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 1530.01 sec CPU time.
[LOG] Relation determinization time: 1532 sec real time.
[LOG] Final circuit size: 493 new AND gates.
[LOG] Size before ABC: 1151 AND gates.
[LOG] Size after ABC: 493 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1500.96/1502 sec (381.624/382 sec, 372.582/373 sec, 746.753/747 sec )
[LOG] Nr of iterations: 242 (16, 76, 150 )
[LOG] Total clause computation time: 485.011/487 sec (349.618/349.618 sec, 47.4891/47.4891 sec, 87.9038/87.9038 sec )
[LOG] Total clause minimization time: 1014.74/1014 sec (31.7282/31.7282 sec, 324.692/324.692 sec, 658.32/658.32 sec )
[LOG] Total clause size reduction: 22571 --> 1151 (1440 --> 38, 7125 --> 465, 14006 --> 648 )
[LOG] Average clause size reduction: 93.2686 --> 4.7562 (90 --> 2.375, 93.75 --> 6.11842, 93.3733 --> 4.32 )
[LOG] Overall execution time: 1530.09 sec CPU time.
[LOG] Overall execution time: 1532 sec real time.
Synthesis time: 1531.46 sec (Real time) / 1474.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 979 2 91 1 883
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 129.513 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 1076 new AND gates.
[LOG] Size before ABC: 2418 AND gates.
[LOG] Size after ABC: 1076 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 128.437/129 sec (0.542778/1 sec, 33.3566/33 sec, 55.9841/56 sec, 38.5536/39 sec )
[LOG] Nr of iterations: 337 (21, 120, 146, 50 )
[LOG] Total clause computation time: 0.970481/1 sec (0.240128/0.240128 sec, 0.288634/0.288634 sec, 0.22122/0.22122 sec, 0.220499/0.220499 sec )
[LOG] Total clause minimization time: 127.357/128 sec (0.285077/0.285077 sec, 33.0429/33.0429 sec, 55.7255/55.7255 sec, 38.3035/38.3035 sec )
[LOG] Total clause size reduction: 46064 --> 2418 (2800 --> 116, 16541 --> 966, 20010 --> 1077, 6713 --> 259 )
[LOG] Average clause size reduction: 136.688 --> 7.17507 (133.333 --> 5.52381, 137.842 --> 8.05, 137.055 --> 7.37671, 134.26 --> 5.18 )
[LOG] Overall execution time: 129.522 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
Synthesis time: 129.91 sec (Real time) / 128.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1803 3 133 1 1663
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030733/0 sec (0.013268/0 sec, 0.017465/0 sec )
[LOG] Nr of iterations: 13 (6, 7 )
[LOG] Total clause computation time: 0.011527/0 sec (0.005328/0.005328 sec, 0.006199/0.006199 sec )
[LOG] Total clause minimization time: 0.015908/0 sec (0.00619/0.00619 sec, 0.009718/0.009718 sec )
[LOG] Total clause size reduction: 434 --> 30 (200 --> 12, 234 --> 18 )
[LOG] Average clause size reduction: 33.3846 --> 2.30769 (33.3333 --> 2, 33.4286 --> 2.57143 )
[LOG] Overall execution time: 0.04095 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 252 2 36 1 213
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.143752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096767/0 sec (0.047723/0 sec, 0.049044/0 sec )
[LOG] Nr of iterations: 29 (17, 12 )
[LOG] Total clause computation time: 0.04023/0 sec (0.020948/0.020948 sec, 0.019282/0.019282 sec )
[LOG] Total clause minimization time: 0.049448/0 sec (0.023039/0.023039 sec, 0.026409/0.026409 sec )
[LOG] Total clause size reduction: 1798 --> 86 (1072 --> 45, 726 --> 41 )
[LOG] Average clause size reduction: 62 --> 2.96552 (63.0588 --> 2.64706, 60.5 --> 3.41667 )
[LOG] Overall execution time: 0.146618 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 434 2 63 1 367
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.122497 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081154/0 sec (0.025852/0 sec, 0.025962/0 sec, 0.02934/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.036776/0 sec (0.018896/0.018896 sec, 0.008925/0.008925 sec, 0.008955/0.008955 sec )
[LOG] Total clause minimization time: 0.024927/0 sec (0/0 sec, 0.010717/0.010717 sec, 0.01421/0.01421 sec )
[LOG] Total clause size reduction: 597 --> 12 (0 --> 0, 300 --> 6, 297 --> 6 )
[LOG] Average clause size reduction: 66.3333 --> 1.33333 (0 --> 0, 75 --> 1.5, 74.25 --> 1.5 )
[LOG] Overall execution time: 0.128982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1112 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.35588 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168376/0 sec (0.057578/0 sec, 0.054784/0 sec, 0.056014/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.085242/0 sec (0.045156/0.045156 sec, 0.019673/0.019673 sec, 0.020413/0.020413 sec )
[LOG] Total clause minimization time: 0.047809/0 sec (0/0 sec, 0.023638/0.023638 sec, 0.024171/0.024171 sec )
[LOG] Total clause size reduction: 1029 --> 12 (0 --> 0, 516 --> 6, 513 --> 6 )
[LOG] Average clause size reduction: 114.333 --> 1.33333 (0 --> 0, 129 --> 1.5, 128.25 --> 1.5 )
[LOG] Overall execution time: 0.368596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.096803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086276/0 sec (0.017506/0 sec, 0.021232/0 sec, 0.022394/0 sec, 0.025144/0 sec )
[LOG] Nr of iterations: 23 (6, 5, 4, 8 )
[LOG] Total clause computation time: 0.036468/0 sec (0.00666/0.00666 sec, 0.009425/0.009425 sec, 0.009478/0.009478 sec, 0.010905/0.010905 sec )
[LOG] Total clause minimization time: 0.040161/0 sec (0.008353/0.008353 sec, 0.009446/0.009446 sec, 0.010541/0.010541 sec, 0.011821/0.011821 sec )
[LOG] Total clause size reduction: 1185 --> 27 (320 --> 10, 252 --> 4, 186 --> 5, 427 --> 8 )
[LOG] Average clause size reduction: 51.5217 --> 1.17391 (53.3333 --> 1.66667, 50.4 --> 0.8, 46.5 --> 1.25, 53.375 --> 1 )
[LOG] Overall execution time: 0.099465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 409 4 56 1 345
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.516671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 183 AND gates.
[LOG] Size after ABC: 117 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.425842/0 sec (0.069275/0 sec, 0.0956/0 sec, 0.137262/0 sec, 0.123705/0 sec )
[LOG] Nr of iterations: 100 (16, 31, 29, 24 )
[LOG] Total clause computation time: 0.188711/0 sec (0.027633/0.027633 sec, 0.039367/0.039367 sec, 0.062874/0.062874 sec, 0.058837/0.058837 sec )
[LOG] Total clause minimization time: 0.215027/0 sec (0.036089/0.036089 sec, 0.050861/0.050861 sec, 0.068854/0.068854 sec, 0.059223/0.059223 sec )
[LOG] Total clause size reduction: 10021 --> 183 (1590 --> 30, 3150 --> 61, 2912 --> 58, 2369 --> 34 )
[LOG] Average clause size reduction: 100.21 --> 1.83 (99.375 --> 1.875, 101.613 --> 1.96774, 100.414 --> 2, 98.7083 --> 1.41667 )
[LOG] Overall execution time: 0.521593 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 715 4 98 1 610
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13345 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061518/0 sec (0.061518/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.024489/0 sec (0.024489/0.024489 sec )
[LOG] Total clause minimization time: 0.028918/0 sec (0.028918/0.028918 sec )
[LOG] Total clause size reduction: 1184 --> 8 (1184 --> 8 )
[LOG] Average clause size reduction: 131.556 --> 0.888889 (131.556 --> 0.888889 )
[LOG] Overall execution time: 0.1426 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.483613 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.140066/1 sec (0.140066/1 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.056503/1 sec (0.056503/0.056503 sec )
[LOG] Total clause minimization time: 0.068094/0 sec (0.068094/0.068094 sec )
[LOG] Total clause size reduction: 3072 --> 12 (3072 --> 12 )
[LOG] Average clause size reduction: 236.308 --> 0.923077 (236.308 --> 0.923077 )
[LOG] Overall execution time: 0.503648 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2116 3 252 1 1860
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011461/0 sec (0.011461/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.004247/0 sec (0.004247/0.004247 sec )
[LOG] Total clause minimization time: 0.005511/0 sec (0.005511/0.005511 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.018381 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.049219 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029069/0 sec (0.029069/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.010882/0 sec (0.010882/0.010882 sec )
[LOG] Total clause minimization time: 0.015102/0 sec (0.015102/0.015102 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.052126 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.546691 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 215 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33842/0 sec (0.157928/0 sec, 0.180492/0 sec )
[LOG] Nr of iterations: 61 (54, 7 )
[LOG] Total clause computation time: 0.128133/0 sec (0.050157/0.050157 sec, 0.077976/0.077976 sec )
[LOG] Total clause minimization time: 0.189309/0 sec (0.09688/0.09688 sec, 0.092429/0.092429 sec )
[LOG] Total clause size reduction: 9729 --> 215 (8745 --> 204, 984 --> 11 )
[LOG] Average clause size reduction: 159.492 --> 3.52459 (161.944 --> 3.77778, 140.571 --> 1.57143 )
[LOG] Overall execution time: 0.55716 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1495 4 160 1 1327
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 2.94321 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 238 AND gates.
[LOG] Size after ABC: 114 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.36741/2 sec (0.421392/1 sec, 0.946018/1 sec )
[LOG] Nr of iterations: 99 (89, 10 )
[LOG] Total clause computation time: 0.52804/1 sec (0.159265/0.159265 sec, 0.368775/0.368775 sec )
[LOG] Total clause minimization time: 0.789589/1 sec (0.235909/0.235909 sec, 0.55368/0.55368 sec )
[LOG] Total clause size reduction: 27636 --> 238 (25080 --> 222, 2556 --> 16 )
[LOG] Average clause size reduction: 279.152 --> 2.40404 (281.798 --> 2.49438, 255.6 --> 1.6 )
[LOG] Overall execution time: 2.96803 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.11 sec (Real time) / 2.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2457 4 280 1 2169
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.394543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 197 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.353394/0 sec (0.025054/0 sec, 0.03109/0 sec, 0.044094/0 sec, 0.009739/0 sec, 0.072436/0 sec, 0.061187/0 sec, 0.056678/0 sec, 0.053116/0 sec )
[LOG] Nr of iterations: 70 (4, 17, 24, 1, 10, 2, 7, 5 )
[LOG] Total clause computation time: 0.187912/0 sec (0.011639/0.011639 sec, 0.018078/0.018078 sec, 0.018594/0.018594 sec, 0.007265/0.007265 sec, 0.039136/0.039136 sec, 0.033972/0.033972 sec, 0.031648/0.031648 sec, 0.02758/0.02758 sec )
[LOG] Total clause minimization time: 0.145699/0 sec (0.011011/0.011011 sec, 0.010788/0.010788 sec, 0.023086/0.023086 sec, 0/0 sec, 0.03074/0.03074 sec, 0.024692/0.024692 sec, 0.022445/0.022445 sec, 0.022937/0.022937 sec )
[LOG] Total clause size reduction: 2561 --> 195 (132 --> 3, 688 --> 44, 966 --> 111, 0 --> 0, 360 --> 20, 39 --> 0, 228 --> 13, 148 --> 4 )
[LOG] Average clause size reduction: 36.5857 --> 2.78571 (33 --> 0.75, 40.4706 --> 2.58824, 40.25 --> 4.625, 0 --> 0, 36 --> 2, 19.5 --> 0, 32.5714 --> 1.85714, 29.6 --> 0.8 )
[LOG] Overall execution time: 0.396392 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 272 13 23 1 230
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.845663 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.732084/1 sec (0.052748/1 sec, 0.055068/0 sec, 0.048162/0 sec, 0.068433/0 sec, 0.078881/0 sec, 0.071691/0 sec, 0.097863/0 sec, 0.089519/0 sec, 0.084759/0 sec, 0.08496/0 sec )
[LOG] Nr of iterations: 63 (11, 12, 2, 5, 2, 8, 4, 2, 8, 9 )
[LOG] Total clause computation time: 0.359985/0 sec (0.022344/0.022344 sec, 0.021445/0.021445 sec, 0.035783/0.035783 sec, 0.033396/0.033396 sec, 0.040405/0.040405 sec, 0.031647/0.031647 sec, 0.049313/0.049313 sec, 0.043543/0.043543 sec, 0.040837/0.040837 sec, 0.041272/0.041272 sec )
[LOG] Total clause minimization time: 0.33484/1 sec (0.026567/0.026567 sec, 0.0301/0.0301 sec, 0.008805/0.008805 sec, 0.03141/0.03141 sec, 0.034825/0.034825 sec, 0.036299/0.036299 sec, 0.044762/0.044762 sec, 0.0422/0.0422 sec, 0.040086/0.040086 sec, 0.039786/0.039786 sec )
[LOG] Total clause size reduction: 2539 --> 155 (520 --> 31, 561 --> 44, 50 --> 0, 196 --> 12, 48 --> 1, 329 --> 20, 138 --> 3, 45 --> 0, 308 --> 21, 344 --> 23 )
[LOG] Average clause size reduction: 40.3016 --> 2.46032 (47.2727 --> 2.81818, 46.75 --> 3.66667, 25 --> 0, 39.2 --> 2.4, 24 --> 0.5, 41.125 --> 2.5, 34.5 --> 0.75, 22.5 --> 0, 38.5 --> 2.625, 38.2222 --> 2.55556 )
[LOG] Overall execution time: 0.848279 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 356 15 27 1 307
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 109.517 sec CPU time.
[LOG] Relation determinization time: 110 sec real time.
[LOG] Final circuit size: 1263 new AND gates.
[LOG] Size before ABC: 3145 AND gates.
[LOG] Size after ABC: 1262 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 108.526/108 sec (0.90476/1 sec, 8.20959/8 sec, 0.703793/1 sec, 1.1374/1 sec, 1.0754/1 sec, 29.4005/29 sec, 19.3516/20 sec, 17.0749/17 sec, 14.5065/14 sec, 16.1613/16 sec )
[LOG] Nr of iterations: 550 (66, 134, 2, 58, 15, 139, 71, 24, 28, 13 )
[LOG] Total clause computation time: 6.36217/4 sec (0.383948/0.383948 sec, 0.447419/0.447419 sec, 0.452521/0.452521 sec, 0.450846/0.450846 sec, 0.452154/0.452154 sec, 0.736335/0.736335 sec, 1.14996/1.14996 sec, 0.592462/0.592462 sec, 1.17841/1.17841 sec, 0.518116/0.518116 sec )
[LOG] Total clause minimization time: 101.909/103 sec (0.502894/0.502894 sec, 7.74099/7.74099 sec, 0.233098/0.233098 sec, 0.664494/0.664494 sec, 0.602348/0.602348 sec, 28.6205/28.6205 sec, 18.166/18.166 sec, 16.4569/16.4569 sec, 13.3025/13.3025 sec, 15.6188/15.6188 sec )
[LOG] Total clause size reduction: 29363 --> 3144 (3770 --> 418, 7581 --> 855, 56 --> 0, 3135 --> 347, 756 --> 100, 7314 --> 865, 3640 --> 329, 1173 --> 57, 1350 --> 129, 588 --> 44 )
[LOG] Average clause size reduction: 53.3873 --> 5.71636 (57.1212 --> 6.33333, 56.5746 --> 6.3806, 28 --> 0, 54.0517 --> 5.98276, 50.4 --> 6.66667, 52.6187 --> 6.22302, 51.2676 --> 4.6338, 48.875 --> 2.375, 48.2143 --> 4.60714, 45.2308 --> 3.38462 )
[LOG] Overall execution time: 109.523 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
Synthesis time: 109.93 sec (Real time) / 109.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.92 sec (Real time) / 14.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1574 18 30 1 1517
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.127145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098617/0 sec (0.049083/0 sec, 0.049534/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.040684/0 sec (0.018253/0.018253 sec, 0.022431/0.022431 sec )
[LOG] Total clause minimization time: 0.044142/0 sec (0.023475/0.023475 sec, 0.020667/0.020667 sec )
[LOG] Total clause size reduction: 1108 --> 18 (808 --> 15, 300 --> 3 )
[LOG] Average clause size reduction: 85.2308 --> 1.38462 (89.7778 --> 1.66667, 75 --> 0.75 )
[LOG] Overall execution time: 0.13456 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.573859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.399988/0 sec (0.125216/0 sec, 0.128817/0 sec, 0.145955/0 sec )
[LOG] Nr of iterations: 35 (8, 10, 17 )
[LOG] Total clause computation time: 0.166613/0 sec (0.050429/0.050429 sec, 0.053896/0.053896 sec, 0.062288/0.062288 sec )
[LOG] Total clause minimization time: 0.193253/0 sec (0.060277/0.060277 sec, 0.061814/0.061814 sec, 0.071162/0.071162 sec )
[LOG] Total clause size reduction: 4663 --> 57 (1029 --> 13, 1314 --> 15, 2320 --> 29 )
[LOG] Average clause size reduction: 133.229 --> 1.62857 (128.625 --> 1.625, 131.4 --> 1.5, 136.471 --> 1.70588 )
[LOG] Overall execution time: 0.587677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2095 4 140 1 1948
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.28038 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.185545/0 sec (0.100449/0 sec, 0.085096/0 sec )
[LOG] Nr of iterations: 18 (11, 7 )
[LOG] Total clause computation time: 0.076665/0 sec (0.037894/0.037894 sec, 0.038771/0.038771 sec )
[LOG] Total clause minimization time: 0.088349/0 sec (0.051683/0.051683 sec, 0.036666/0.036666 sec )
[LOG] Total clause size reduction: 2506 --> 31 (1570 --> 24, 936 --> 7 )
[LOG] Average clause size reduction: 139.222 --> 1.72222 (142.727 --> 2.18182, 133.714 --> 1 )
[LOG] Overall execution time: 0.293406 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1677 3 152 1 1521
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.960696 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.594837/1 sec (0.186189/0 sec, 0.19868/1 sec, 0.209968/0 sec )
[LOG] Nr of iterations: 27 (8, 10, 9 )
[LOG] Total clause computation time: 0.230531/1 sec (0.073203/0.073203 sec, 0.079668/0.079668 sec, 0.07766/0.07766 sec )
[LOG] Total clause minimization time: 0.296501/0 sec (0.089858/0.089858 sec, 0.096517/0.096517 sec, 0.110126/0.110126 sec )
[LOG] Total clause size reduction: 7247 --> 50 (2121 --> 19, 2718 --> 17, 2408 --> 14 )
[LOG] Average clause size reduction: 268.407 --> 1.85185 (265.125 --> 2.375, 271.8 --> 1.7, 267.556 --> 1.55556 )
[LOG] Overall execution time: 0.999292 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.50 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3492 4 296 1 3190
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.032059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017256/0 sec (0.017256/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.005853/0 sec (0.005853/0.005853 sec )
[LOG] Total clause minimization time: 0.008762/0 sec (0.008762/0.008762 sec )
[LOG] Total clause size reduction: 220 --> 6 (220 --> 6 )
[LOG] Average clause size reduction: 44 --> 1.2 (44 --> 1.2 )
[LOG] Overall execution time: 0.034659 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032017/0 sec (0.032017/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.009689/0 sec (0.009689/0.009689 sec )
[LOG] Total clause minimization time: 0.018512/0 sec (0.018512/0.018512 sec )
[LOG] Total clause size reduction: 288 --> 6 (288 --> 6 )
[LOG] Average clause size reduction: 57.6 --> 1.2 (57.6 --> 1.2 )
[LOG] Overall execution time: 0.072502 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 4.60633 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.577242/1 sec (0.577242/1 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.239902/0 sec (0.239902/0.239902 sec )
[LOG] Total clause minimization time: 0.292111/1 sec (0.292111/0.292111 sec )
[LOG] Total clause size reduction: 5138 --> 26 (5138 --> 26 )
[LOG] Average clause size reduction: 342.533 --> 1.73333 (342.533 --> 1.73333 )
[LOG] Overall execution time: 4.66122 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.80 sec (Real time) / 3.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.98 sec (Real time) / 4.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4540 3 363 1 4173
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 20.132 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.04411/3 sec (3.04411/3 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 1.23472/1 sec (1.23472/1.23472 sec )
[LOG] Total clause minimization time: 1.71934/2 sec (1.71934/1.71934 sec )
[LOG] Total clause size reduction: 6832 --> 26 (6832 --> 26 )
[LOG] Average clause size reduction: 455.467 --> 1.73333 (455.467 --> 1.73333 )
[LOG] Overall execution time: 20.2219 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.38 sec (Real time) / 16.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.72 sec (Real time) / 1.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.67 sec (Real time) / 16.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5989 3 484 1 5501
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.053459 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025157/0 sec (0.025157/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.010855/0 sec (0.010855/0.010855 sec )
[LOG] Total clause minimization time: 0.010433/0 sec (0.010433/0.010433 sec )
[LOG] Total clause size reduction: 364 --> 6 (364 --> 6 )
[LOG] Average clause size reduction: 72.8 --> 1.2 (72.8 --> 1.2 )
[LOG] Overall execution time: 0.057672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13221 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04775/0 sec (0.04775/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.020652/0 sec (0.020652/0.020652 sec )
[LOG] Total clause minimization time: 0.02156/0 sec (0.02156/0.02156 sec )
[LOG] Total clause size reduction: 720 --> 9 (720 --> 9 )
[LOG] Average clause size reduction: 102.857 --> 1.28571 (102.857 --> 1.28571 )
[LOG] Overall execution time: 0.137973 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.055936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029585/0 sec (0.029585/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.013518/0 sec (0.013518/0.013518 sec )
[LOG] Total clause minimization time: 0.012805/0 sec (0.012805/0.012805 sec )
[LOG] Total clause size reduction: 320 --> 8 (320 --> 8 )
[LOG] Average clause size reduction: 53.3333 --> 1.33333 (53.3333 --> 1.33333 )
[LOG] Overall execution time: 0.058763 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.161196 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065866/0 sec (0.065866/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.030235/0 sec (0.030235/0.030235 sec )
[LOG] Total clause minimization time: 0.029477/0 sec (0.029477/0.029477 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.166187 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.310226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08837/0 sec (0.08837/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.039364/0 sec (0.039364/0.039364 sec )
[LOG] Total clause minimization time: 0.04105/0 sec (0.04105/0.04105 sec )
[LOG] Total clause size reduction: 931 --> 9 (931 --> 9 )
[LOG] Average clause size reduction: 116.375 --> 1.125 (116.375 --> 1.125 )
[LOG] Overall execution time: 0.317184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 863 4 128 1 730
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 52.3376 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.1097/46 sec (46.1097/46 sec )
[LOG] Nr of iterations: 20 (20 )
[LOG] Total clause computation time: 1.18169/1 sec (1.18169/1.18169 sec )
[LOG] Total clause minimization time: 44.8777/45 sec (44.8777/44.8777 sec )
[LOG] Total clause size reduction: 5928 --> 23 (5928 --> 23 )
[LOG] Average clause size reduction: 296.4 --> 1.15 (296.4 --> 1.15 )
[LOG] Overall execution time: 52.3731 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.54 sec (Real time) / 50.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.45 sec (Real time) / 2.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2833 7 304 1 2521
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.166266 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064276/0 sec (0.064276/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.027092/0 sec (0.027092/0.027092 sec )
[LOG] Total clause minimization time: 0.031228/0 sec (0.031228/0.031228 sec )
[LOG] Total clause size reduction: 1140 --> 20 (1140 --> 20 )
[LOG] Average clause size reduction: 103.636 --> 1.81818 (103.636 --> 1.81818 )
[LOG] Overall execution time: 0.172101 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013568 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008133/0 sec (0.008133/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002623/0 sec (0.002623/0.002623 sec )
[LOG] Total clause minimization time: 0.003951/0 sec (0.003951/0.003951 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.015321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016211/0 sec (0.016211/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.007209/0 sec (0.007209/0.007209 sec )
[LOG] Total clause minimization time: 0.00671/0 sec (0.00671/0.00671 sec )
[LOG] Total clause size reduction: 110 --> 4 (110 --> 4 )
[LOG] Average clause size reduction: 36.6667 --> 1.33333 (36.6667 --> 1.33333 )
[LOG] Overall execution time: 0.031431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.363844 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.120406/0 sec (0.120406/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.054723/0 sec (0.054723/0.054723 sec )
[LOG] Total clause minimization time: 0.056567/0 sec (0.056567/0.056567 sec )
[LOG] Total clause size reduction: 1190 --> 17 (1190 --> 17 )
[LOG] Average clause size reduction: 108.182 --> 1.54545 (108.182 --> 1.54545 )
[LOG] Overall execution time: 0.371293 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.109121 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040804/0 sec (0.040804/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.016067/0 sec (0.016067/0.016067 sec )
[LOG] Total clause minimization time: 0.02046/0 sec (0.02046/0.02046 sec )
[LOG] Total clause size reduction: 284 --> 12 (284 --> 12 )
[LOG] Average clause size reduction: 56.8 --> 2.4 (56.8 --> 2.4 )
[LOG] Overall execution time: 0.112659 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.144676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067021/0 sec (0.067021/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.031882/0 sec (0.031882/0.031882 sec )
[LOG] Total clause minimization time: 0.02855/0 sec (0.02855/0.02855 sec )
[LOG] Total clause size reduction: 672 --> 6 (672 --> 6 )
[LOG] Average clause size reduction: 96 --> 0.857143 (96 --> 0.857143 )
[LOG] Overall execution time: 0.150717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.060474 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033461/0 sec (0.033461/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.014713/0 sec (0.014713/0.014713 sec )
[LOG] Total clause minimization time: 0.015583/0 sec (0.015583/0.015583 sec )
[LOG] Total clause size reduction: 256 --> 6 (256 --> 6 )
[LOG] Average clause size reduction: 51.2 --> 1.2 (51.2 --> 1.2 )
[LOG] Overall execution time: 0.063285 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.137615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.066336/0 sec (0.066336/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.028192/0 sec (0.028192/0.028192 sec )
[LOG] Total clause minimization time: 0.031419/0 sec (0.031419/0.031419 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.143475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.765585 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.156543/0 sec (0.156543/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.065765/0 sec (0.065765/0.065765 sec )
[LOG] Total clause minimization time: 0.075137/0 sec (0.075137/0.075137 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.77965 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.184951 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081438/0 sec (0.081438/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.038786/0 sec (0.038786/0.038786 sec )
[LOG] Total clause minimization time: 0.034688/0 sec (0.034688/0.034688 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.191622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.285272 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073124/0 sec (0.073124/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.028219/0 sec (0.028219/0.028219 sec )
[LOG] Total clause minimization time: 0.03737/0 sec (0.03737/0.03737 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.292156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.239802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095563/0 sec (0.095563/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.042414/0 sec (0.042414/0.042414 sec )
[LOG] Total clause minimization time: 0.044288/0 sec (0.044288/0.044288 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.247532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.44376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.274507/0 sec (0.077156/0 sec, 0.111814/0 sec, 0.085537/0 sec )
[LOG] Nr of iterations: 36 (12, 20, 4 )
[LOG] Total clause computation time: 0.11353/0 sec (0.029226/0.029226 sec, 0.046258/0.046258 sec, 0.038046/0.038046 sec )
[LOG] Total clause minimization time: 0.135949/0 sec (0.039037/0.039037 sec, 0.057199/0.057199 sec, 0.039713/0.039713 sec )
[LOG] Total clause size reduction: 5783 --> 76 (1936 --> 21, 3325 --> 51, 522 --> 4 )
[LOG] Average clause size reduction: 160.639 --> 2.11111 (161.333 --> 1.75, 166.25 --> 2.55, 130.5 --> 1 )
[LOG] Overall execution time: 0.454348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1313 1 172 1 1138
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.080496 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062421/0 sec (0.024342/0 sec, 0.038079/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.025006/0 sec (0.008447/0.008447 sec, 0.016559/0.016559 sec )
[LOG] Total clause minimization time: 0.03218/0 sec (0.013261/0.013261 sec, 0.018919/0.018919 sec )
[LOG] Total clause size reduction: 636 --> 16 (384 --> 12, 252 --> 4 )
[LOG] Average clause size reduction: 53 --> 1.33333 (54.8571 --> 1.71429, 50.4 --> 0.8 )
[LOG] Overall execution time: 0.083078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 396 2 60 1 332
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 297.343 sec CPU time.
[LOG] Relation determinization time: 298 sec real time.
[LOG] Final circuit size: 578 new AND gates.
[LOG] Size before ABC: 948 AND gates.
[LOG] Size after ABC: 578 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 283.416/284 sec (3.92266/4 sec, 75.6882/76 sec, 203.805/204 sec )
[LOG] Nr of iterations: 190 (13, 55, 122 )
[LOG] Total clause computation time: 14.4248/14 sec (1.99239/1.99239 sec, 4.13739/4.13739 sec, 8.29506/8.29506 sec )
[LOG] Total clause minimization time: 268.672/269 sec (1.856/1.856 sec, 71.4495/71.4495 sec, 195.366/195.366 sec )
[LOG] Total clause size reduction: 53186 --> 948 (3432 --> 29, 15390 --> 211, 34364 --> 708 )
[LOG] Average clause size reduction: 279.926 --> 4.98947 (264 --> 2.23077, 279.818 --> 3.83636, 281.672 --> 5.80328 )
[LOG] Overall execution time: 297.382 sec CPU time.
[LOG] Overall execution time: 298 sec real time.
Synthesis time: 297.81 sec (Real time) / 287.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2790 3 280 1 2504
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.051068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040304/0 sec (0.012587/0 sec, 0.027717/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.018695/0 sec (0.003991/0.003991 sec, 0.014704/0.014704 sec )
[LOG] Total clause minimization time: 0.017776/0 sec (0.00661/0.00661 sec, 0.011166/0.011166 sec )
[LOG] Total clause size reduction: 464 --> 25 (260 --> 21, 204 --> 4 )
[LOG] Average clause size reduction: 42.1818 --> 2.27273 (43.3333 --> 3.5, 40.8 --> 0.8 )
[LOG] Overall execution time: 0.053164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029445 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022623/0 sec (0.010421/0 sec, 0.012202/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.008843/0 sec (0.004172/0.004172 sec, 0.004671/0.004671 sec )
[LOG] Total clause minimization time: 0.010303/0 sec (0.004447/0.004447 sec, 0.005856/0.005856 sec )
[LOG] Total clause size reduction: 502 --> 19 (392 --> 17, 110 --> 2 )
[LOG] Average clause size reduction: 45.6364 --> 1.72727 (49 --> 2.125, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.03145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037563 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028206/0 sec (0.010997/0 sec, 0.017209/0 sec )
[LOG] Nr of iterations: 10 (7, 3 )
[LOG] Total clause computation time: 0.011809/0 sec (0.004037/0.004037 sec, 0.007772/0.007772 sec )
[LOG] Total clause minimization time: 0.013089/0 sec (0.005242/0.005242 sec, 0.007847/0.007847 sec )
[LOG] Total clause size reduction: 390 --> 15 (294 --> 13, 96 --> 2 )
[LOG] Average clause size reduction: 39 --> 1.5 (42 --> 1.85714, 32 --> 0.666667 )
[LOG] Overall execution time: 0.039371 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061403/0 sec (0.0251/0 sec, 0.036303/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.02441/0 sec (0.008678/0.008678 sec, 0.015732/0.015732 sec )
[LOG] Total clause minimization time: 0.031832/0 sec (0.013779/0.013779 sec, 0.018053/0.018053 sec )
[LOG] Total clause size reduction: 646 --> 18 (390 --> 14, 256 --> 4 )
[LOG] Average clause size reduction: 53.8333 --> 1.5 (55.7143 --> 2, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.081866 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 401 3 60 1 337
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.092739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.063823/0 sec (0.022535/0 sec, 0.041288/0 sec )
[LOG] Nr of iterations: 14 (7, 7 )
[LOG] Total clause computation time: 0.026946/0 sec (0.007757/0.007757 sec, 0.019189/0.019189 sec )
[LOG] Total clause minimization time: 0.031091/0 sec (0.011914/0.011914 sec, 0.019177/0.019177 sec )
[LOG] Total clause size reduction: 858 --> 18 (432 --> 12, 426 --> 6 )
[LOG] Average clause size reduction: 61.2857 --> 1.28571 (61.7143 --> 1.71429, 60.8571 --> 0.857143 )
[LOG] Overall execution time: 0.095638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 419 2 68 1 347
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08937 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069459/0 sec (0.027754/0 sec, 0.041705/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.030354/0 sec (0.010512/0.010512 sec, 0.019842/0.019842 sec )
[LOG] Total clause minimization time: 0.033765/0 sec (0.01451/0.01451 sec, 0.019255/0.019255 sec )
[LOG] Total clause size reduction: 712 --> 20 (520 --> 16, 192 --> 4 )
[LOG] Average clause size reduction: 54.7692 --> 1.53846 (57.7778 --> 1.77778, 48 --> 1 )
[LOG] Overall execution time: 0.092005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 403 3 60 1 339
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.779811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.400432/0 sec (0.110312/0 sec, 0.15578/0 sec, 0.13434/0 sec )
[LOG] Nr of iterations: 31 (12, 14, 5 )
[LOG] Total clause computation time: 0.15874/0 sec (0.040871/0.040871 sec, 0.064286/0.064286 sec, 0.053583/0.053583 sec )
[LOG] Total clause minimization time: 0.204695/0 sec (0.056356/0.056356 sec, 0.079208/0.079208 sec, 0.069131/0.069131 sec )
[LOG] Total clause size reduction: 6727 --> 61 (2651 --> 24, 3120 --> 32, 956 --> 5 )
[LOG] Average clause size reduction: 217 --> 1.96774 (220.917 --> 2, 222.857 --> 2.28571, 191.2 --> 1 )
[LOG] Overall execution time: 0.797489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1763 2 236 1 1523
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.098132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072376/0 sec (0.029905/0 sec, 0.042471/0 sec )
[LOG] Nr of iterations: 21 (9, 12 )
[LOG] Total clause computation time: 0.028349/0 sec (0.009692/0.009692 sec, 0.018657/0.018657 sec )
[LOG] Total clause minimization time: 0.03841/0 sec (0.017459/0.017459 sec, 0.020951/0.020951 sec )
[LOG] Total clause size reduction: 1376 --> 43 (584 --> 20, 792 --> 23 )
[LOG] Average clause size reduction: 65.5238 --> 2.04762 (64.8889 --> 2.22222, 66 --> 1.91667 )
[LOG] Overall execution time: 0.101028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 433 3 68 1 361
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.14108 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 162 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.766023/0 sec (0.123388/0 sec, 0.234722/0 sec, 0.179573/0 sec, 0.22834/0 sec )
[LOG] Nr of iterations: 69 (18, 27, 17, 7 )
[LOG] Total clause computation time: 0.312987/0 sec (0.043304/0.043304 sec, 0.082067/0.082067 sec, 0.067419/0.067419 sec, 0.120197/0.120197 sec )
[LOG] Total clause minimization time: 0.403655/0 sec (0.067637/0.067637 sec, 0.140471/0.140471 sec, 0.099764/0.099764 sec, 0.095783/0.095783 sec )
[LOG] Total clause size reduction: 15134 --> 162 (3978 --> 33, 6058 --> 84, 3712 --> 35, 1386 --> 10 )
[LOG] Average clause size reduction: 219.333 --> 2.34783 (221 --> 1.83333, 224.37 --> 3.11111, 218.353 --> 2.05882, 198 --> 1.42857 )
[LOG] Overall execution time: 1.15725 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1769 2 228 1 1535
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.20592 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 415 new AND gates.
[LOG] Size before ABC: 914 AND gates.
[LOG] Size after ABC: 415 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.80675/2 sec (0.500727/1 sec, 0.409348/0 sec, 0.896678/1 sec )
[LOG] Nr of iterations: 234 (54, 80, 100 )
[LOG] Total clause computation time: 0.518761/0 sec (0.078065/0.078065 sec, 0.119507/0.119507 sec, 0.321189/0.321189 sec )
[LOG] Total clause minimization time: 1.20924/2 sec (0.399619/0.399619 sec, 0.265173/0.265173 sec, 0.544449/0.544449 sec )
[LOG] Total clause size reduction: 87734 --> 914 (20193 --> 331, 30020 --> 211, 37521 --> 372 )
[LOG] Average clause size reduction: 374.932 --> 3.90598 (373.944 --> 6.12963, 375.25 --> 2.6375, 375.21 --> 3.72 )
[LOG] Overall execution time: 3.24431 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.44 sec (Real time) / 2.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3266 2 376 1 2885
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.473099 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.294554/0 sec (0.087956/0 sec, 0.109332/0 sec, 0.097266/0 sec )
[LOG] Nr of iterations: 31 (14, 12, 5 )
[LOG] Total clause computation time: 0.121344/0 sec (0.034133/0.034133 sec, 0.044461/0.044461 sec, 0.04275/0.04275 sec )
[LOG] Total clause minimization time: 0.144315/0 sec (0.0435/0.0435 sec, 0.055431/0.055431 sec, 0.045384/0.045384 sec )
[LOG] Total clause size reduction: 6141 --> 60 (2860 --> 25, 2409 --> 29, 872 --> 6 )
[LOG] Average clause size reduction: 198.097 --> 1.93548 (204.286 --> 1.78571, 200.75 --> 2.41667, 174.4 --> 1.2 )
[LOG] Overall execution time: 0.487958 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1588 1 216 1 1368
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.090356 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.067349/0 sec (0.025284/0 sec, 0.042065/0 sec )
[LOG] Nr of iterations: 18 (9, 9 )
[LOG] Total clause computation time: 0.027653/0 sec (0.009553/0.009553 sec, 0.0181/0.0181 sec )
[LOG] Total clause minimization time: 0.03435/0 sec (0.01308/0.01308 sec, 0.02127/0.02127 sec )
[LOG] Total clause size reduction: 1144 --> 33 (576 --> 16, 568 --> 17 )
[LOG] Average clause size reduction: 63.5556 --> 1.83333 (64 --> 1.77778, 63.1111 --> 1.88889 )
[LOG] Overall execution time: 0.093083 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 426 2 68 1 355
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.16205 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103568/0 sec (0.03543/0 sec, 0.068138/0 sec )
[LOG] Nr of iterations: 19 (9, 10 )
[LOG] Total clause computation time: 0.046815/0 sec (0.014172/0.014172 sec, 0.032643/0.032643 sec )
[LOG] Total clause minimization time: 0.047881/0 sec (0.016797/0.016797 sec, 0.031084/0.031084 sec )
[LOG] Total clause size reduction: 1487 --> 33 (704 --> 16, 783 --> 17 )
[LOG] Average clause size reduction: 78.2632 --> 1.73684 (78.2222 --> 1.77778, 78.3 --> 1.7 )
[LOG] Overall execution time: 0.166206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 636 3 84 1 547
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.1174 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18958/1 sec (0.360397/0 sec, 0.829187/1 sec )
[LOG] Nr of iterations: 28 (9, 19 )
[LOG] Total clause computation time: 0.649846/1 sec (0.150845/0.150845 sec, 0.499001/0.499001 sec )
[LOG] Total clause minimization time: 0.484648/0 sec (0.182797/0.182797 sec, 0.301851/0.301851 sec )
[LOG] Total clause size reduction: 7184 --> 46 (2216 --> 16, 4968 --> 30 )
[LOG] Average clause size reduction: 256.571 --> 1.64286 (246.222 --> 1.77778, 261.474 --> 1.57895 )
[LOG] Overall execution time: 3.14447 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.28 sec (Real time) / 2.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2705 3 272 1 2428
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 4.84633 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.85731/2 sec (0.686986/1 sec, 1.17032/1 sec )
[LOG] Nr of iterations: 33 (11, 22 )
[LOG] Total clause computation time: 0.917394/0 sec (0.331466/0.331466 sec, 0.585928/0.585928 sec )
[LOG] Total clause minimization time: 0.855667/2 sec (0.316016/0.316016 sec, 0.539651/0.539651 sec )
[LOG] Total clause size reduction: 10674 --> 46 (3450 --> 18, 7224 --> 28 )
[LOG] Average clause size reduction: 323.455 --> 1.39394 (313.636 --> 1.63636, 328.364 --> 1.27273 )
[LOG] Overall execution time: 4.88945 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.03 sec (Real time) / 3.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.31 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4247 3 340 1 3902
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 41.4402 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 296 AND gates.
[LOG] Size after ABC: 175 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.3295/40 sec (0.964851/1 sec, 36.7989/37 sec, 0.935708/1 sec, 0.890733/0 sec, 0.739259/1 sec )
[LOG] Nr of iterations: 90 (19, 28, 19, 17, 7 )
[LOG] Total clause computation time: 2.03/0 sec (0.475282/0.475282 sec, 0.342666/0.342666 sec, 0.452935/0.452935 sec, 0.366042/0.366042 sec, 0.393072/0.393072 sec )
[LOG] Total clause minimization time: 38.1754/38 sec (0.463517/0.463517 sec, 36.4308/36.4308 sec, 0.45955/0.45955 sec, 0.499557/0.499557 sec, 0.321996/0.321996 sec )
[LOG] Total clause size reduction: 2925 --> 296 (648 --> 56, 945 --> 111, 612 --> 61, 528 --> 57, 192 --> 11 )
[LOG] Average clause size reduction: 32.5 --> 3.28889 (34.1053 --> 2.94737, 33.75 --> 3.96429, 32.2105 --> 3.21053, 31.0588 --> 3.35294, 27.4286 --> 1.57143 )
[LOG] Overall execution time: 41.4477 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.63 sec (Real time) / 41.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.98 sec (Real time) / 1.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 517 12 19 1 481
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 4007.45 sec CPU time.
[LOG] Relation determinization time: 4011 sec real time.
[LOG] Final circuit size: 3119 new AND gates.
[LOG] Size before ABC: 6159 AND gates.
[LOG] Size after ABC: 3119 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3855.9/3860 sec (595.634/597 sec, 756.865/757 sec, 795.594/797 sec, 1247.26/1248 sec, 460.548/461 sec )
[LOG] Nr of iterations: 934 (241, 349, 148, 189, 7 )
[LOG] Total clause computation time: 516.346/515 sec (102.999/102.999 sec, 89.6606/89.6606 sec, 113.192/113.192 sec, 83.5141/83.5141 sec, 126.98/126.98 sec )
[LOG] Total clause minimization time: 3334.38/3341 sec (491.499/491.499 sec, 665.712/665.712 sec, 681.462/681.462 sec, 1162.68/1162.68 sec, 333.027/333.027 sec )
[LOG] Total clause size reduction: 43362 --> 6159 (11520 --> 1632, 16356 --> 2493, 6762 --> 863, 8460 --> 1158, 264 --> 13 )
[LOG] Average clause size reduction: 46.4261 --> 6.59422 (47.8008 --> 6.77178, 46.8653 --> 7.14327, 45.6892 --> 5.83108, 44.7619 --> 6.12698, 37.7143 --> 1.85714 )
[LOG] Overall execution time: 4007.62 sec CPU time.
[LOG] Overall execution time: 4011 sec real time.
Synthesis time: 4011.22 sec (Real time) / 3995.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.73 sec (Real time) / 2.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3048.50 sec (Real time) / 3042.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3595 18 25 1 3547
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 7.39407 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.17487/7 sec (0.161519/0 sec, 0.194707/1 sec, 0.144962/0 sec, 0.14159/0 sec, 0.077405/0 sec, 0.146491/0 sec, 0.142716/0 sec, 0.142522/0 sec, 0.138662/0 sec, 0.061815/1 sec, 0.081799/0 sec, 0.142063/0 sec, 0.13924/0 sec, 0.142895/0 sec, 0.140365/0 sec, 0.140693/0 sec, 0.131505/0 sec, 0.13515/1 sec, 0.078684/0 sec, 0.113987/0 sec, 0.135238/0 sec, 0.104123/0 sec, 0.123602/0 sec, 0.065402/0 sec, 0.0663/0 sec, 0.063431/0 sec, 0.065671/0 sec, 0.067291/0 sec, 0.0722/1 sec, 0.063572/0 sec, 0.066335/0 sec, 0.067922/0 sec, 0.067297/0 sec, 0.065588/0 sec, 0.066425/0 sec, 0.06557/0 sec, 0.065813/0 sec, 0.070761/0 sec, 0.06889/0 sec, 0.074116/0 sec, 0.064175/0 sec, 0.07837/0 sec, 0.065471/1 sec, 0.06502/0 sec, 0.070386/0 sec, 0.072183/0 sec, 0.066097/0 sec, 0.065218/0 sec, 0.066042/0 sec, 0.067058/0 sec, 0.067878/0 sec, 0.066704/0 sec, 0.06514/0 sec, 0.066133/0 sec, 0.071413/0 sec, 0.064275/0 sec, 0.06564/1 sec, 0.066292/0 sec, 0.072957/0 sec, 0.065675/0 sec, 0.066467/0 sec, 0.075902/0 sec, 0.065784/0 sec, 0.065625/0 sec, 0.066804/0 sec, 0.06499/0 sec, 0.066319/0 sec, 0.066437/0 sec, 0.065155/0 sec, 0.067411/0 sec, 0.065895/0 sec, 0.066623/1 sec, 0.067742/0 sec, 0.131419/0 sec, 0.050376/0 sec, 0.108473/0 sec, 0.103864/0 sec, 0.10129/0 sec, 0.101978/0 sec, 0.114339/0 sec, 0.135538/0 sec )
[LOG] Nr of iterations: 128 (5, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 3, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 4.5293/6 sec (0.072513/0.072513 sec, 0.07412/0.07412 sec, 0.06797/0.06797 sec, 0.063278/0.063278 sec, 0.064231/0.064231 sec, 0.064639/0.064639 sec, 0.064286/0.064286 sec, 0.065577/0.065577 sec, 0.06266/0.06266 sec, 0.048373/0.048373 sec, 0.068485/0.068485 sec, 0.064323/0.064323 sec, 0.062739/0.062739 sec, 0.065055/0.065055 sec, 0.06226/0.06226 sec, 0.06041/0.06041 sec, 0.058299/0.058299 sec, 0.062979/0.062979 sec, 0.065304/0.065304 sec, 0.037677/0.037677 sec, 0.057562/0.057562 sec, 0.052029/0.052029 sec, 0.054663/0.054663 sec, 0.051849/0.051849 sec, 0.052809/0.052809 sec, 0.050038/0.050038 sec, 0.052235/0.052235 sec, 0.053899/0.053899 sec, 0.058778/0.058778 sec, 0.05016/0.05016 sec, 0.05292/0.05292 sec, 0.054479/0.054479 sec, 0.053819/0.053819 sec, 0.05208/0.05208 sec, 0.052891/0.052891 sec, 0.052122/0.052122 sec, 0.052138/0.052138 sec, 0.05717/0.05717 sec, 0.055313/0.055313 sec, 0.060473/0.060473 sec, 0.050557/0.050557 sec, 0.064749/0.064749 sec, 0.052/0.052 sec, 0.051539/0.051539 sec, 0.05695/0.05695 sec, 0.058736/0.058736 sec, 0.052652/0.052652 sec, 0.051678/0.051678 sec, 0.052397/0.052397 sec, 0.053464/0.053464 sec, 0.054364/0.054364 sec, 0.05323/0.05323 sec, 0.0517/0.0517 sec, 0.052668/0.052668 sec, 0.057958/0.057958 sec, 0.050766/0.050766 sec, 0.052138/0.052138 sec, 0.052707/0.052707 sec, 0.059448/0.059448 sec, 0.05214/0.05214 sec, 0.052924/0.052924 sec, 0.062337/0.062337 sec, 0.052252/0.052252 sec, 0.052103/0.052103 sec, 0.053276/0.053276 sec, 0.0515/0.0515 sec, 0.052743/0.052743 sec, 0.052971/0.052971 sec, 0.051672/0.051672 sec, 0.053838/0.053838 sec, 0.052369/0.052369 sec, 0.053118/0.053118 sec, 0.05424/0.05424 sec, 0.058157/0.058157 sec, 0.036618/0.036618 sec, 0.057644/0.057644 sec, 0.053589/0.053589 sec, 0.051486/0.051486 sec, 0.051756/0.051756 sec, 0.051625/0.051625 sec, 0.058636/0.058636 sec )
[LOG] Total clause minimization time: 1.55182/0 sec (0.073522/0.073522 sec, 0.106594/0.106594 sec, 0.063659/0.063659 sec, 0.065012/0.065012 sec, 0/0 sec, 0.068654/0.068654 sec, 0.065106/0.065106 sec, 0.063227/0.063227 sec, 0.062578/0.062578 sec, 0/0 sec, 0/0 sec, 0.064488/0.064488 sec, 0.063239/0.063239 sec, 0.064579/0.064579 sec, 0.064651/0.064651 sec, 0.066946/0.066946 sec, 0.059786/0.059786 sec, 0.058874/0.058874 sec, 0/0 sec, 0.063375/0.063375 sec, 0.064575/0.064575 sec, 0.03901/0.03901 sec, 0.05585/0.05585 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.059696/0.059696 sec, 0/0 sec, 0.037081/0.037081 sec, 0.036538/0.036538 sec, 0.036079/0.036079 sec, 0.036484/0.036484 sec, 0.048949/0.048949 sec, 0.063264/0.063264 sec )
[LOG] Total clause size reduction: 22956 --> 60 (2024 --> 4, 8080 --> 42, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 972 --> 2, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 179.344 --> 0.46875 (404.8 --> 0.8, 475.294 --> 2.47059, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 324 --> 0.666667, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 7.41219 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.56 sec (Real time) / 7.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2470 98 327 1 2041
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 5.90354 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 210 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.71951/6 sec (0.158138/1 sec, 0.133323/0 sec, 0.12633/0 sec, 0.117251/0 sec, 0.120093/0 sec, 0.122988/0 sec, 0.117691/0 sec, 0.120805/0 sec, 0.113573/1 sec, 0.046575/0 sec, 0.10047/0 sec, 0.097373/0 sec, 0.099669/0 sec, 0.098979/0 sec, 0.103947/0 sec, 0.115524/0 sec, 0.046733/0 sec, 0.047534/0 sec, 0.044763/0 sec, 0.04737/0 sec, 0.04808/0 sec, 0.046833/1 sec, 0.047618/0 sec, 0.047278/0 sec, 0.048003/0 sec, 0.046626/0 sec, 0.045243/0 sec, 0.046772/0 sec, 0.045055/0 sec, 0.045942/0 sec, 0.044771/0 sec, 0.047018/0 sec, 0.048245/0 sec, 0.04832/0 sec, 0.047316/0 sec, 0.047488/0 sec, 0.047498/0 sec, 0.04776/0 sec, 0.047763/0 sec, 0.047196/0 sec, 0.045206/0 sec, 0.04882/0 sec, 0.047477/1 sec, 0.047386/0 sec, 0.047777/0 sec, 0.048804/0 sec, 0.04846/0 sec, 0.048677/0 sec, 0.047525/0 sec, 0.116639/0 sec, 0.116893/0 sec, 0.113562/0 sec, 0.061135/0 sec, 0.118922/0 sec, 0.118217/0 sec, 0.116665/1 sec, 0.115796/0 sec, 0.067309/0 sec, 0.046222/0 sec, 0.048032/0 sec, 0.047475/0 sec, 0.047935/0 sec, 0.047788/0 sec, 0.04907/0 sec, 0.046637/0 sec, 0.047093/0 sec, 0.048834/0 sec, 0.048446/0 sec, 0.048387/0 sec, 0.048821/0 sec, 0.044782/0 sec, 0.044964/0 sec, 0.048171/1 sec, 0.048758/0 sec, 0.046445/0 sec, 0.062109/0 sec, 0.142779/0 sec, 0.113315/0 sec, 0.090238/0 sec, 0.141089/0 sec, 0.066894/0 sec )
[LOG] Nr of iterations: 147 (6, 9, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 3, 2, 18, 1 )
[LOG] Total clause computation time: 3.43359/5 sec (0.060074/0.060074 sec, 0.061274/0.061274 sec, 0.055902/0.055902 sec, 0.051798/0.051798 sec, 0.053726/0.053726 sec, 0.055587/0.055587 sec, 0.053763/0.053763 sec, 0.052588/0.052588 sec, 0.052067/0.052067 sec, 0.035443/0.035443 sec, 0.053388/0.053388 sec, 0.050577/0.050577 sec, 0.052209/0.052209 sec, 0.052175/0.052175 sec, 0.052085/0.052085 sec, 0.050788/0.050788 sec, 0.035622/0.035622 sec, 0.036398/0.036398 sec, 0.03357/0.03357 sec, 0.036169/0.036169 sec, 0.03672/0.03672 sec, 0.035711/0.035711 sec, 0.037079/0.037079 sec, 0.036139/0.036139 sec, 0.036837/0.036837 sec, 0.035484/0.035484 sec, 0.034105/0.034105 sec, 0.035497/0.035497 sec, 0.033742/0.033742 sec, 0.034787/0.034787 sec, 0.033634/0.033634 sec, 0.035853/0.035853 sec, 0.036962/0.036962 sec, 0.036973/0.036973 sec, 0.036069/0.036069 sec, 0.036126/0.036126 sec, 0.036203/0.036203 sec, 0.036507/0.036507 sec, 0.036532/0.036532 sec, 0.035989/0.035989 sec, 0.034032/0.034032 sec, 0.03765/0.03765 sec, 0.036188/0.036188 sec, 0.036183/0.036183 sec, 0.036548/0.036548 sec, 0.037502/0.037502 sec, 0.037107/0.037107 sec, 0.037401/0.037401 sec, 0.036161/0.036161 sec, 0.053357/0.053357 sec, 0.053528/0.053528 sec, 0.052068/0.052068 sec, 0.049847/0.049847 sec, 0.054393/0.054393 sec, 0.054787/0.054787 sec, 0.052103/0.052103 sec, 0.052446/0.052446 sec, 0.055896/0.055896 sec, 0.034866/0.034866 sec, 0.036487/0.036487 sec, 0.035875/0.035875 sec, 0.036712/0.036712 sec, 0.036428/0.036428 sec, 0.037703/0.037703 sec, 0.035932/0.035932 sec, 0.035632/0.035632 sec, 0.037551/0.037551 sec, 0.037173/0.037173 sec, 0.037117/0.037117 sec, 0.037544/0.037544 sec, 0.03353/0.03353 sec, 0.033673/0.033673 sec, 0.036889/0.036889 sec, 0.037423/0.037423 sec, 0.035125/0.035125 sec, 0.050739/0.050739 sec, 0.051077/0.051077 sec, 0.048977/0.048977 sec, 0.046572/0.046572 sec, 0.055905/0.055905 sec, 0.055308/0.055308 sec )
[LOG] Total clause minimization time: 1.37186/1 sec (0.085157/0.085157 sec, 0.060489/0.060489 sec, 0.059095/0.059095 sec, 0.054305/0.054305 sec, 0.055152/0.055152 sec, 0.056219/0.056219 sec, 0.052665/0.052665 sec, 0.056946/0.056946 sec, 0.050019/0.050019 sec, 0/0 sec, 0.035692/0.035692 sec, 0.035363/0.035363 sec, 0.036139/0.036139 sec, 0.03525/0.03525 sec, 0.040616/0.040616 sec, 0.053457/0.053457 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.052117/0.052117 sec, 0.052007/0.052007 sec, 0.050291/0.050291 sec, 0/0 sec, 0.053387/0.053387 sec, 0.052208/0.052208 sec, 0.053377/0.053377 sec, 0.052153/0.052153 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.080335/0.080335 sec, 0.05333/0.05333 sec, 0.032637/0.032637 sec, 0.073451/0.073451 sec, 0/0 sec )
[LOG] Total clause size reduction: 24732 --> 136 (2100 --> 42, 3352 --> 8, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 1, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 46, 686 --> 2, 342 --> 0, 5797 --> 35, 0 --> 0 )
[LOG] Average clause size reduction: 168.245 --> 0.92517 (350 --> 7, 372.444 --> 0.888889, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 0.5, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.53846, 228.667 --> 0.666667, 171 --> 0, 322.056 --> 1.94444, 0 --> 0 )
[LOG] Overall execution time: 5.91744 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.06 sec (Real time) / 5.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2081 98 241 1 1738
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.558738 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.53459/0 sec (0.043409/0 sec, 0.042758/0 sec, 0.03993/0 sec, 0.043051/0 sec, 0.012279/0 sec, 0.01221/0 sec, 0.012768/0 sec, 0.012441/0 sec, 0.012693/0 sec, 0.013625/0 sec, 0.021726/0 sec, 0.012682/0 sec, 0.012472/0 sec, 0.012565/0 sec, 0.012943/0 sec, 0.012204/0 sec, 0.012423/0 sec, 0.012352/0 sec, 0.020002/0 sec, 0.035866/0 sec, 0.038952/0 sec, 0.025701/0 sec, 0.037412/0 sec, 0.022126/0 sec )
[LOG] Nr of iterations: 42 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 3, 2, 7, 1 )
[LOG] Total clause computation time: 0.301369/0 sec (0.016936/0.016936 sec, 0.019682/0.019682 sec, 0.019159/0.019159 sec, 0.019986/0.019986 sec, 0.008298/0.008298 sec, 0.008191/0.008191 sec, 0.0087/0.0087 sec, 0.008406/0.008406 sec, 0.008703/0.008703 sec, 0.009726/0.009726 sec, 0.017767/0.017767 sec, 0.008699/0.008699 sec, 0.008484/0.008484 sec, 0.008562/0.008562 sec, 0.008936/0.008936 sec, 0.008209/0.008209 sec, 0.008411/0.008411 sec, 0.008382/0.008382 sec, 0.016009/0.016009 sec, 0.014366/0.014366 sec, 0.016526/0.016526 sec, 0.014547/0.014547 sec, 0.016627/0.016627 sec, 0.018057/0.018057 sec )
[LOG] Total clause minimization time: 0.137453/0 sec (0.022043/0.022043 sec, 0.019151/0.019151 sec, 0.016831/0.016831 sec, 0.019063/0.019063 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017653/0.017653 sec, 0.018564/0.018564 sec, 0.007294/0.007294 sec, 0.016854/0.016854 sec, 0/0 sec )
[LOG] Total clause size reduction: 2120 --> 36 (396 --> 10, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 339 --> 11, 224 --> 2, 111 --> 0, 660 --> 12, 0 --> 0 )
[LOG] Average clause size reduction: 50.4762 --> 0.857143 (99 --> 2.5, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 84.75 --> 2.75, 74.6667 --> 0.666667, 55.5 --> 0, 94.2857 --> 1.71429, 0 --> 0 )
[LOG] Overall execution time: 0.563611 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.417352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.399298/0 sec (0.032293/0 sec, 0.031848/0 sec, 0.032891/0 sec, 0.020545/0 sec, 0.009181/0 sec, 0.009342/0 sec, 0.00904/0 sec, 0.009221/0 sec, 0.009235/0 sec, 0.010765/0 sec, 0.017048/0 sec, 0.009093/0 sec, 0.009015/0 sec, 0.008923/0 sec, 0.009139/0 sec, 0.009115/0 sec, 0.009199/0 sec, 0.008955/0 sec, 0.016938/0 sec, 0.029121/0 sec, 0.030746/0 sec, 0.01977/0 sec, 0.029803/0 sec, 0.018072/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 2, 5, 1 )
[LOG] Total clause computation time: 0.225005/0 sec (0.013056/0.013056 sec, 0.015617/0.015617 sec, 0.014744/0.014744 sec, 0.008598/0.008598 sec, 0.006087/0.006087 sec, 0.006286/0.006286 sec, 0.006011/0.006011 sec, 0.006171/0.006171 sec, 0.006193/0.006193 sec, 0.00776/0.00776 sec, 0.014018/0.014018 sec, 0.006048/0.006048 sec, 0.005978/0.005978 sec, 0.005885/0.005885 sec, 0.0061/0.0061 sec, 0.006084/0.006084 sec, 0.006154/0.006154 sec, 0.005927/0.005927 sec, 0.013896/0.013896 sec, 0.011184/0.011184 sec, 0.012541/0.012541 sec, 0.011694/0.011694 sec, 0.014022/0.014022 sec, 0.014951/0.014951 sec )
[LOG] Total clause minimization time: 0.101153/0 sec (0.015893/0.015893 sec, 0.013232/0.013232 sec, 0.015079/0.015079 sec, 0.008906/0.008906 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014962/0.014962 sec, 0.015229/0.015229 sec, 0.005097/0.005097 sec, 0.012755/0.012755 sec, 0/0 sec )
[LOG] Total clause size reduction: 1305 --> 33 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 308 --> 14, 152 --> 2, 75 --> 0, 296 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 32.625 --> 0.825 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61.6 --> 2.8, 50.6667 --> 0.666667, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.420893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 550 16 56 1 477
