// Seed: 354628913
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  wire id_4;
endmodule
module module_1 ();
  logic [7:0] id_1;
  assign id_1[1'd0] = id_1;
  module_0 modCall_1 ();
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1'b0] = (id_2[1] == id_2[1'h0]);
  wire id_5;
  id_6(
      .id_0(id_1)
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1
);
  wire id_3 = 1;
  always disable id_4;
  module_0 modCall_1 ();
endmodule
