<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_agent" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_translator" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="modelsim" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv"
   type="SYSTEM_VERILOG"
   library="cpu"
   simulator="riviera" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_sys_clk_timer.v"
   type="VERILOG"
   library="sys_clk_timer" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_onchip_mem.hex"
   type="HEX"
   library="onchip_mem" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_onchip_mem.v"
   type="VERILOG"
   library="onchip_mem" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu.v"
   type="VERILOG"
   library="nios2_cpu" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="Nios2Computer_inst_reset_bfm" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="Nios2Computer_inst_led_pio_ext_connection_bfm" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="Nios2Computer_inst_clk_bfm" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer.v"
   type="VERILOG"
   library="Nios2Computer_inst" />
 <file
   path="Nios2Computer/testbench/Nios2Computer_tb/simulation/Nios2Computer_tb.v"
   type="VERILOG" />
 <topLevel name="Nios2Computer_tb" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="Nios2Computer_tb.Nios2Computer_inst.onchip_mem"
   modelPath="Nios2Computer_tb.Nios2Computer_inst.onchip_mem" />
</simPackage>
