# RISC-V Pipelined Processor
A 32-bit, 5-stage piplelined RISC-V processor written in SystemVerilog. The CPU also implements hazard detection and correction features.

## Microarchitecture

## RTL

<img width="968" alt="Image" src="https://github.com/user-attachments/assets/cd056856-e751-4656-9206-12c4e1304c67" />

## Acknowledgement
- Digital Design and Computer Architecture: RISC-V Edition
Sarah L. Harris and David Harris
