

================================================================
== Vitis HLS Report for 'convn_valid'
================================================================
* Date:           Fri Mar  7 18:05:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       convn_valid_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.692 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124  |convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      311|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    17|     1755|     1379|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      134|    -|
|Register             |        -|     -|      553|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    17|     2308|     1824|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124  |convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        0|  10|  909|  635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U17                               |dadd_64ns_64ns_64_8_full_dsp_1                        |        0|   3|  685|  635|    0|
    |mul_10s_10s_10_1_1_U19                                           |mul_10s_10s_10_1_1                                    |        0|   0|    0|   62|    0|
    |mul_31ns_31ns_62_2_1_U18                                         |mul_31ns_31ns_62_2_1                                  |        0|   4|  161|   47|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|  17| 1755| 1379|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_220_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln81_fu_244_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln91_fu_255_p2   |         +|   0|  0|  17|          10|          10|
    |empty_15_fu_159_p2   |      icmp|   0|  0|  39|          32|           1|
    |empty_16_fu_173_p2   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln79_fu_215_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln81_fu_239_p2  |      icmp|   0|  0|  39|          32|          32|
    |smax1_fu_179_p3      |    select|   0|  0|  31|           1|          31|
    |smax_fu_165_p3       |    select|   0|  0|  31|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 311|         202|         140|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         16|    1|         16|
    |grp_fu_139_ce            |   9|          2|    1|          2|
    |grp_fu_139_p0            |  14|          3|   64|        192|
    |grp_fu_139_p1            |  14|          3|   64|        192|
    |i_fu_62                  |   9|          2|   31|         62|
    |j_reg_113                |   9|          2|   31|         62|
    |out_data_address0_local  |  14|          3|   10|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 134|         31|  202|        556|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_352                                                              |  31|   0|   31|          0|
    |add_ln81_reg_370                                                              |  31|   0|   31|          0|
    |add_reg_398                                                                   |  64|   0|   64|          0|
    |ap_CS_fsm                                                                     |  15|   0|   15|          0|
    |empty_17_reg_362                                                              |  10|   0|   10|          0|
    |grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_62                                                                       |  31|   0|   31|          0|
    |j_reg_113                                                                     |  31|   0|   31|          0|
    |kernel_w_read_reg_288                                                         |  32|   0|   32|          0|
    |mul_ln74_reg_344                                                              |  62|   0|   62|          0|
    |out_data_addr_reg_380                                                         |  10|   0|   10|          0|
    |out_data_load_reg_385                                                         |  64|   0|   64|          0|
    |out_h_read_reg_324                                                            |  32|   0|   32|          0|
    |out_w_read_reg_329                                                            |  32|   0|   32|          0|
    |smax1_reg_309                                                                 |  31|   0|   31|          0|
    |smax_reg_304                                                                  |  31|   0|   31|          0|
    |trunc_ln79_1_reg_334                                                          |  10|   0|   10|          0|
    |trunc_ln79_2_reg_339                                                          |  10|   0|   10|          0|
    |trunc_ln79_3_reg_357                                                          |  10|   0|   10|          0|
    |trunc_ln79_reg_299                                                            |   5|   0|    5|          0|
    |trunc_ln81_reg_375                                                            |  10|   0|   10|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 553|   0|  553|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   convn_valid|  return value|
|ap_core            |   in|    8|     ap_none|       ap_core|        scalar|
|ap_part            |   in|    8|     ap_none|       ap_part|        scalar|
|ap_parent          |   in|    8|     ap_none|     ap_parent|        scalar|
|in_data_address0   |  out|   10|   ap_memory|       in_data|         array|
|in_data_ce0        |  out|    1|   ap_memory|       in_data|         array|
|in_data_q0         |   in|   64|   ap_memory|       in_data|         array|
|in_w               |   in|   32|     ap_none|          in_w|        scalar|
|in_h               |   in|   32|     ap_none|          in_h|        scalar|
|kernel_address0    |  out|    5|   ap_memory|        kernel|         array|
|kernel_ce0         |  out|    1|   ap_memory|        kernel|         array|
|kernel_q0          |   in|   64|   ap_memory|        kernel|         array|
|kernel_w           |   in|   32|     ap_none|      kernel_w|        scalar|
|kernel_h           |   in|   32|     ap_none|      kernel_h|        scalar|
|out_data_address0  |  out|   10|   ap_memory|      out_data|         array|
|out_data_ce0       |  out|    1|   ap_memory|      out_data|         array|
|out_data_we0       |  out|    1|   ap_memory|      out_data|         array|
|out_data_d0        |  out|   64|   ap_memory|      out_data|         array|
|out_data_q0        |   in|   64|   ap_memory|      out_data|         array|
|out_w              |   in|   32|     ap_none|         out_w|        scalar|
|out_h              |   in|   32|     ap_none|         out_h|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

