Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcount_behav xil_defaultlib.testcount xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.testcount
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcount_behav
