// Seed: 3973069163
program module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
  initial id_1 = id_1;
  logic [7:0] id_3, id_4;
  assign id_2 = id_4[-1];
  wire id_5;
endmodule
module module_1;
  always id_1 = -1;
  module_0 modCall_1 ();
  assign id_2 = -1;
  assign id_1 = 1;
  wire id_3;
  assign id_1 = 1'b0 << -1;
  wire id_4;
  wire id_5 = (id_3), id_6;
endmodule
module module_2 ();
  always id_1 = ~id_1 & -1'd0;
  module_0 modCall_1 ();
  wire id_2;
endmodule
