<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Description</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part1.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part3.htm">Next &gt;</a></p><p class="s2" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark1">&zwnj;</a>Description</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="668" height="1" alt="image" src="Image_005.png"/></span></p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The design consists of the following logic blocks and interfaces:</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part3.htm">Achronix Device Manager</a><a class="toc0" href="part4.htm">NAP Responder Module</a><a class="toc1" href="part5.htm">NAP Locations</a><a class="toc0" href="part6.htm">Direct Connect (DC) Interface</a><a class="toc1" href="part7.htm">DC Interface Logic Locations</a><a class="toc0" href="part8.htm">AXI Memory Channel</a><a class="toc1" href="part9.htm">Parameters</a><a class="toc1" href="part10.htm">Ports</a><a class="toc1" href="part11.htm">Registers</a><a class="toc0" href="part12.htm">AXI Packet Generator</a><a class="toc1" href="part13.htm">Parameters</a><a class="toc1" href="part14.htm">Ports</a><a class="toc0" href="part15.htm">AXI Packet Checker</a><a class="toc1" href="part16.htm">Parameters</a><a class="toc1" href="part17.htm">Ports</a><a class="toc0" href="part18.htm">AXI Performance Monitor</a><a class="toc1" href="part19.htm">Operating Modes</a><a class="toc1" href="part20.htm">Parameters</a><a class="toc1" href="part21.htm">Ports</a><a class="toc1" href="part22.htm">Calculations</a><a class="toc1" href="part23.htm">Clock Domain Considerations</a><a class="toc1" href="part24.htm">Instantiation</a><a class="toc0" href="part25.htm">Register Control&nbsp;Block</a><a class="toc1" href="part26.htm">Header Files</a><a class="toc1" href="part27.htm">Parameters</a><a class="toc1" href="part28.htm">Ports</a><a class="toc1" href="part29.htm">Instantiation</a><a class="toc1" href="part30.htm">Addressing</a><a class="toc1" href="part31.htm">Demo Tcl Script</a><a class="toc1" href="part32.htm">Access Functions</a><a class="toc1" href="part33.htm">Simulation</a><a class="toc1" href="part34.htm">Runtime JTAG</a><a class="toc1" href="part35.htm">Runtime PCIe</a><a class="toc0" href="part36.htm">Top-Level Register Map</a><a class="toc0" href="part37.htm">Test Structure Using the 2D NoC-GDDR6 Interface</a><a class="toc1" href="part38.htm">Addressing</a><a class="toc0" href="part39.htm">Test Structure Using the DC Interface</a><a class="toc1" href="part40.htm">Simulation</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part1.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part3.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
