adder_subtractor_4bit_FA_0_0.vhd,vhdl,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_0/sim/adder_subtractor_4bit_FA_0_0.vhd,
adder_subtractor_4bit_FA_0_1.vhd,vhdl,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_1/sim/adder_subtractor_4bit_FA_0_1.vhd,
adder_subtractor_4bit_FA_0_2.vhd,vhdl,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_2/sim/adder_subtractor_4bit_FA_0_2.vhd,
adder_subtractor_4bit_FA_0_3.vhd,vhdl,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_3/sim/adder_subtractor_4bit_FA_0_3.vhd,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
adder_subtractor_4bit_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_0/sim/adder_subtractor_4bit_xlslice_0_0.v,
adder_subtractor_4bit_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/sim/adder_subtractor_4bit_xlslice_0_1.v,
adder_subtractor_4bit_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/sim/adder_subtractor_4bit_xlslice_0_2.v,
adder_subtractor_4bit_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/sim/adder_subtractor_4bit_xlslice_0_3.v,
adder_subtractor_4bit_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/sim/adder_subtractor_4bit_xlslice_0_4.v,
adder_subtractor_4bit_xlslice_0_5.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/sim/adder_subtractor_4bit_xlslice_0_5.v,
adder_subtractor_4bit_xlslice_0_6.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/sim/adder_subtractor_4bit_xlslice_0_6.v,
adder_subtractor_4bit_xlslice_0_7.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/sim/adder_subtractor_4bit_xlslice_0_7.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_6,../../../../Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v,
adder_subtractor_4bit_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/sim/adder_subtractor_4bit_xlconstant_0_1.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_3,../../../../Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v,
adder_subtractor_4bit_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/sim/adder_subtractor_4bit_xlconcat_0_0.v,
adder_subtractor_4bit.vhd,vhdl,xil_defaultlib,../../../bd/adder_subtractor_4bit/sim/adder_subtractor_4bit.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
