// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;

wire   [0:0] icmp_ln1494_fu_280_p2;
wire   [14:0] trunc_ln81_fu_286_p1;
wire   [14:0] select_ln81_fu_290_p3;
wire   [0:0] icmp_ln1494_1_fu_302_p2;
wire   [14:0] trunc_ln81_1_fu_308_p1;
wire   [14:0] select_ln81_1_fu_312_p3;
wire   [0:0] icmp_ln1494_2_fu_324_p2;
wire   [14:0] trunc_ln81_2_fu_330_p1;
wire   [14:0] select_ln81_2_fu_334_p3;
wire   [0:0] icmp_ln1494_3_fu_346_p2;
wire   [14:0] trunc_ln81_3_fu_352_p1;
wire   [14:0] select_ln81_3_fu_356_p3;
wire   [0:0] icmp_ln1494_4_fu_368_p2;
wire   [14:0] trunc_ln81_4_fu_374_p1;
wire   [14:0] select_ln81_4_fu_378_p3;
wire   [0:0] icmp_ln1494_5_fu_390_p2;
wire   [14:0] trunc_ln81_5_fu_396_p1;
wire   [14:0] select_ln81_5_fu_400_p3;
wire   [0:0] icmp_ln1494_6_fu_412_p2;
wire   [14:0] trunc_ln81_6_fu_418_p1;
wire   [14:0] select_ln81_6_fu_422_p3;
wire   [0:0] icmp_ln1494_7_fu_434_p2;
wire   [14:0] trunc_ln81_7_fu_440_p1;
wire   [14:0] select_ln81_7_fu_444_p3;
wire   [0:0] icmp_ln1494_8_fu_456_p2;
wire   [14:0] trunc_ln81_8_fu_462_p1;
wire   [14:0] select_ln81_8_fu_466_p3;
wire   [0:0] icmp_ln1494_9_fu_478_p2;
wire   [14:0] trunc_ln81_9_fu_484_p1;
wire   [14:0] select_ln81_9_fu_488_p3;
wire   [0:0] icmp_ln1494_10_fu_500_p2;
wire   [14:0] trunc_ln81_10_fu_506_p1;
wire   [14:0] select_ln81_10_fu_510_p3;
wire   [0:0] icmp_ln1494_11_fu_522_p2;
wire   [14:0] trunc_ln81_11_fu_528_p1;
wire   [14:0] select_ln81_11_fu_532_p3;
wire   [0:0] icmp_ln1494_12_fu_544_p2;
wire   [14:0] trunc_ln81_12_fu_550_p1;
wire   [14:0] select_ln81_12_fu_554_p3;
wire   [0:0] icmp_ln1494_13_fu_566_p2;
wire   [14:0] trunc_ln81_13_fu_572_p1;
wire   [14:0] select_ln81_13_fu_576_p3;
wire   [0:0] icmp_ln1494_14_fu_588_p2;
wire   [14:0] trunc_ln81_14_fu_594_p1;
wire   [14:0] select_ln81_14_fu_598_p3;
wire   [0:0] icmp_ln1494_15_fu_610_p2;
wire   [14:0] trunc_ln81_15_fu_616_p1;
wire   [14:0] select_ln81_15_fu_620_p3;
wire   [0:0] icmp_ln1494_16_fu_632_p2;
wire   [14:0] trunc_ln81_16_fu_638_p1;
wire   [14:0] select_ln81_16_fu_642_p3;
wire   [0:0] icmp_ln1494_17_fu_654_p2;
wire   [14:0] trunc_ln81_17_fu_660_p1;
wire   [14:0] select_ln81_17_fu_664_p3;
wire   [0:0] icmp_ln1494_18_fu_676_p2;
wire   [14:0] trunc_ln81_18_fu_682_p1;
wire   [14:0] select_ln81_18_fu_686_p3;
wire   [0:0] icmp_ln1494_19_fu_698_p2;
wire   [14:0] trunc_ln81_19_fu_704_p1;
wire   [14:0] select_ln81_19_fu_708_p3;
wire   [0:0] icmp_ln1494_20_fu_720_p2;
wire   [14:0] trunc_ln81_20_fu_726_p1;
wire   [14:0] select_ln81_20_fu_730_p3;
wire   [0:0] icmp_ln1494_21_fu_742_p2;
wire   [14:0] trunc_ln81_21_fu_748_p1;
wire   [14:0] select_ln81_21_fu_752_p3;
wire   [0:0] icmp_ln1494_22_fu_764_p2;
wire   [14:0] trunc_ln81_22_fu_770_p1;
wire   [14:0] select_ln81_22_fu_774_p3;
wire   [0:0] icmp_ln1494_23_fu_786_p2;
wire   [14:0] trunc_ln81_23_fu_792_p1;
wire   [14:0] select_ln81_23_fu_796_p3;
wire   [0:0] icmp_ln1494_24_fu_808_p2;
wire   [14:0] trunc_ln81_24_fu_814_p1;
wire   [14:0] select_ln81_24_fu_818_p3;
wire   [0:0] icmp_ln1494_25_fu_830_p2;
wire   [14:0] trunc_ln81_25_fu_836_p1;
wire   [14:0] select_ln81_25_fu_840_p3;
wire   [0:0] icmp_ln1494_26_fu_852_p2;
wire   [14:0] trunc_ln81_26_fu_858_p1;
wire   [14:0] select_ln81_26_fu_862_p3;
wire   [0:0] icmp_ln1494_27_fu_874_p2;
wire   [14:0] trunc_ln81_27_fu_880_p1;
wire   [14:0] select_ln81_27_fu_884_p3;
wire   [0:0] icmp_ln1494_28_fu_896_p2;
wire   [14:0] trunc_ln81_28_fu_902_p1;
wire   [14:0] select_ln81_28_fu_906_p3;
wire   [0:0] icmp_ln1494_29_fu_918_p2;
wire   [14:0] trunc_ln81_29_fu_924_p1;
wire   [14:0] select_ln81_29_fu_928_p3;
wire   [0:0] icmp_ln1494_30_fu_940_p2;
wire   [14:0] trunc_ln81_30_fu_946_p1;
wire   [14:0] select_ln81_30_fu_950_p3;
wire   [0:0] icmp_ln1494_31_fu_962_p2;
wire   [14:0] trunc_ln81_31_fu_968_p1;
wire   [14:0] select_ln81_31_fu_972_p3;
wire   [15:0] zext_ln81_fu_298_p1;
wire   [15:0] zext_ln81_1_fu_320_p1;
wire   [15:0] zext_ln81_2_fu_342_p1;
wire   [15:0] zext_ln81_3_fu_364_p1;
wire   [15:0] zext_ln81_4_fu_386_p1;
wire   [15:0] zext_ln81_5_fu_408_p1;
wire   [15:0] zext_ln81_6_fu_430_p1;
wire   [15:0] zext_ln81_7_fu_452_p1;
wire   [15:0] zext_ln81_8_fu_474_p1;
wire   [15:0] zext_ln81_9_fu_496_p1;
wire   [15:0] zext_ln81_10_fu_518_p1;
wire   [15:0] zext_ln81_11_fu_540_p1;
wire   [15:0] zext_ln81_12_fu_562_p1;
wire   [15:0] zext_ln81_13_fu_584_p1;
wire   [15:0] zext_ln81_14_fu_606_p1;
wire   [15:0] zext_ln81_15_fu_628_p1;
wire   [15:0] zext_ln81_16_fu_650_p1;
wire   [15:0] zext_ln81_17_fu_672_p1;
wire   [15:0] zext_ln81_18_fu_694_p1;
wire   [15:0] zext_ln81_19_fu_716_p1;
wire   [15:0] zext_ln81_20_fu_738_p1;
wire   [15:0] zext_ln81_21_fu_760_p1;
wire   [15:0] zext_ln81_22_fu_782_p1;
wire   [15:0] zext_ln81_23_fu_804_p1;
wire   [15:0] zext_ln81_24_fu_826_p1;
wire   [15:0] zext_ln81_25_fu_848_p1;
wire   [15:0] zext_ln81_26_fu_870_p1;
wire   [15:0] zext_ln81_27_fu_892_p1;
wire   [15:0] zext_ln81_28_fu_914_p1;
wire   [15:0] zext_ln81_29_fu_936_p1;
wire   [15:0] zext_ln81_30_fu_958_p1;
wire   [15:0] zext_ln81_31_fu_980_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln81_fu_298_p1;

assign ap_return_1 = zext_ln81_1_fu_320_p1;

assign ap_return_10 = zext_ln81_10_fu_518_p1;

assign ap_return_11 = zext_ln81_11_fu_540_p1;

assign ap_return_12 = zext_ln81_12_fu_562_p1;

assign ap_return_13 = zext_ln81_13_fu_584_p1;

assign ap_return_14 = zext_ln81_14_fu_606_p1;

assign ap_return_15 = zext_ln81_15_fu_628_p1;

assign ap_return_16 = zext_ln81_16_fu_650_p1;

assign ap_return_17 = zext_ln81_17_fu_672_p1;

assign ap_return_18 = zext_ln81_18_fu_694_p1;

assign ap_return_19 = zext_ln81_19_fu_716_p1;

assign ap_return_2 = zext_ln81_2_fu_342_p1;

assign ap_return_20 = zext_ln81_20_fu_738_p1;

assign ap_return_21 = zext_ln81_21_fu_760_p1;

assign ap_return_22 = zext_ln81_22_fu_782_p1;

assign ap_return_23 = zext_ln81_23_fu_804_p1;

assign ap_return_24 = zext_ln81_24_fu_826_p1;

assign ap_return_25 = zext_ln81_25_fu_848_p1;

assign ap_return_26 = zext_ln81_26_fu_870_p1;

assign ap_return_27 = zext_ln81_27_fu_892_p1;

assign ap_return_28 = zext_ln81_28_fu_914_p1;

assign ap_return_29 = zext_ln81_29_fu_936_p1;

assign ap_return_3 = zext_ln81_3_fu_364_p1;

assign ap_return_30 = zext_ln81_30_fu_958_p1;

assign ap_return_31 = zext_ln81_31_fu_980_p1;

assign ap_return_4 = zext_ln81_4_fu_386_p1;

assign ap_return_5 = zext_ln81_5_fu_408_p1;

assign ap_return_6 = zext_ln81_6_fu_430_p1;

assign ap_return_7 = zext_ln81_7_fu_452_p1;

assign ap_return_8 = zext_ln81_8_fu_474_p1;

assign ap_return_9 = zext_ln81_9_fu_496_p1;

assign icmp_ln1494_10_fu_500_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_522_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_544_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_566_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_588_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_610_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_632_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_654_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_676_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_698_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_302_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_720_p2 = (($signed(data_20_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_742_p2 = (($signed(data_21_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_764_p2 = (($signed(data_22_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_786_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_808_p2 = (($signed(data_24_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_830_p2 = (($signed(data_25_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_852_p2 = (($signed(data_26_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_874_p2 = (($signed(data_27_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_896_p2 = (($signed(data_28_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_918_p2 = (($signed(data_29_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_324_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_940_p2 = (($signed(data_30_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_962_p2 = (($signed(data_31_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_346_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_368_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_390_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_412_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_434_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_456_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_478_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_280_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln81_10_fu_510_p3 = ((icmp_ln1494_10_fu_500_p2[0:0] === 1'b1) ? trunc_ln81_10_fu_506_p1 : 15'd0);

assign select_ln81_11_fu_532_p3 = ((icmp_ln1494_11_fu_522_p2[0:0] === 1'b1) ? trunc_ln81_11_fu_528_p1 : 15'd0);

assign select_ln81_12_fu_554_p3 = ((icmp_ln1494_12_fu_544_p2[0:0] === 1'b1) ? trunc_ln81_12_fu_550_p1 : 15'd0);

assign select_ln81_13_fu_576_p3 = ((icmp_ln1494_13_fu_566_p2[0:0] === 1'b1) ? trunc_ln81_13_fu_572_p1 : 15'd0);

assign select_ln81_14_fu_598_p3 = ((icmp_ln1494_14_fu_588_p2[0:0] === 1'b1) ? trunc_ln81_14_fu_594_p1 : 15'd0);

assign select_ln81_15_fu_620_p3 = ((icmp_ln1494_15_fu_610_p2[0:0] === 1'b1) ? trunc_ln81_15_fu_616_p1 : 15'd0);

assign select_ln81_16_fu_642_p3 = ((icmp_ln1494_16_fu_632_p2[0:0] === 1'b1) ? trunc_ln81_16_fu_638_p1 : 15'd0);

assign select_ln81_17_fu_664_p3 = ((icmp_ln1494_17_fu_654_p2[0:0] === 1'b1) ? trunc_ln81_17_fu_660_p1 : 15'd0);

assign select_ln81_18_fu_686_p3 = ((icmp_ln1494_18_fu_676_p2[0:0] === 1'b1) ? trunc_ln81_18_fu_682_p1 : 15'd0);

assign select_ln81_19_fu_708_p3 = ((icmp_ln1494_19_fu_698_p2[0:0] === 1'b1) ? trunc_ln81_19_fu_704_p1 : 15'd0);

assign select_ln81_1_fu_312_p3 = ((icmp_ln1494_1_fu_302_p2[0:0] === 1'b1) ? trunc_ln81_1_fu_308_p1 : 15'd0);

assign select_ln81_20_fu_730_p3 = ((icmp_ln1494_20_fu_720_p2[0:0] === 1'b1) ? trunc_ln81_20_fu_726_p1 : 15'd0);

assign select_ln81_21_fu_752_p3 = ((icmp_ln1494_21_fu_742_p2[0:0] === 1'b1) ? trunc_ln81_21_fu_748_p1 : 15'd0);

assign select_ln81_22_fu_774_p3 = ((icmp_ln1494_22_fu_764_p2[0:0] === 1'b1) ? trunc_ln81_22_fu_770_p1 : 15'd0);

assign select_ln81_23_fu_796_p3 = ((icmp_ln1494_23_fu_786_p2[0:0] === 1'b1) ? trunc_ln81_23_fu_792_p1 : 15'd0);

assign select_ln81_24_fu_818_p3 = ((icmp_ln1494_24_fu_808_p2[0:0] === 1'b1) ? trunc_ln81_24_fu_814_p1 : 15'd0);

assign select_ln81_25_fu_840_p3 = ((icmp_ln1494_25_fu_830_p2[0:0] === 1'b1) ? trunc_ln81_25_fu_836_p1 : 15'd0);

assign select_ln81_26_fu_862_p3 = ((icmp_ln1494_26_fu_852_p2[0:0] === 1'b1) ? trunc_ln81_26_fu_858_p1 : 15'd0);

assign select_ln81_27_fu_884_p3 = ((icmp_ln1494_27_fu_874_p2[0:0] === 1'b1) ? trunc_ln81_27_fu_880_p1 : 15'd0);

assign select_ln81_28_fu_906_p3 = ((icmp_ln1494_28_fu_896_p2[0:0] === 1'b1) ? trunc_ln81_28_fu_902_p1 : 15'd0);

assign select_ln81_29_fu_928_p3 = ((icmp_ln1494_29_fu_918_p2[0:0] === 1'b1) ? trunc_ln81_29_fu_924_p1 : 15'd0);

assign select_ln81_2_fu_334_p3 = ((icmp_ln1494_2_fu_324_p2[0:0] === 1'b1) ? trunc_ln81_2_fu_330_p1 : 15'd0);

assign select_ln81_30_fu_950_p3 = ((icmp_ln1494_30_fu_940_p2[0:0] === 1'b1) ? trunc_ln81_30_fu_946_p1 : 15'd0);

assign select_ln81_31_fu_972_p3 = ((icmp_ln1494_31_fu_962_p2[0:0] === 1'b1) ? trunc_ln81_31_fu_968_p1 : 15'd0);

assign select_ln81_3_fu_356_p3 = ((icmp_ln1494_3_fu_346_p2[0:0] === 1'b1) ? trunc_ln81_3_fu_352_p1 : 15'd0);

assign select_ln81_4_fu_378_p3 = ((icmp_ln1494_4_fu_368_p2[0:0] === 1'b1) ? trunc_ln81_4_fu_374_p1 : 15'd0);

assign select_ln81_5_fu_400_p3 = ((icmp_ln1494_5_fu_390_p2[0:0] === 1'b1) ? trunc_ln81_5_fu_396_p1 : 15'd0);

assign select_ln81_6_fu_422_p3 = ((icmp_ln1494_6_fu_412_p2[0:0] === 1'b1) ? trunc_ln81_6_fu_418_p1 : 15'd0);

assign select_ln81_7_fu_444_p3 = ((icmp_ln1494_7_fu_434_p2[0:0] === 1'b1) ? trunc_ln81_7_fu_440_p1 : 15'd0);

assign select_ln81_8_fu_466_p3 = ((icmp_ln1494_8_fu_456_p2[0:0] === 1'b1) ? trunc_ln81_8_fu_462_p1 : 15'd0);

assign select_ln81_9_fu_488_p3 = ((icmp_ln1494_9_fu_478_p2[0:0] === 1'b1) ? trunc_ln81_9_fu_484_p1 : 15'd0);

assign select_ln81_fu_290_p3 = ((icmp_ln1494_fu_280_p2[0:0] === 1'b1) ? trunc_ln81_fu_286_p1 : 15'd0);

assign trunc_ln81_10_fu_506_p1 = data_10_V_read[14:0];

assign trunc_ln81_11_fu_528_p1 = data_11_V_read[14:0];

assign trunc_ln81_12_fu_550_p1 = data_12_V_read[14:0];

assign trunc_ln81_13_fu_572_p1 = data_13_V_read[14:0];

assign trunc_ln81_14_fu_594_p1 = data_14_V_read[14:0];

assign trunc_ln81_15_fu_616_p1 = data_15_V_read[14:0];

assign trunc_ln81_16_fu_638_p1 = data_16_V_read[14:0];

assign trunc_ln81_17_fu_660_p1 = data_17_V_read[14:0];

assign trunc_ln81_18_fu_682_p1 = data_18_V_read[14:0];

assign trunc_ln81_19_fu_704_p1 = data_19_V_read[14:0];

assign trunc_ln81_1_fu_308_p1 = data_1_V_read[14:0];

assign trunc_ln81_20_fu_726_p1 = data_20_V_read[14:0];

assign trunc_ln81_21_fu_748_p1 = data_21_V_read[14:0];

assign trunc_ln81_22_fu_770_p1 = data_22_V_read[14:0];

assign trunc_ln81_23_fu_792_p1 = data_23_V_read[14:0];

assign trunc_ln81_24_fu_814_p1 = data_24_V_read[14:0];

assign trunc_ln81_25_fu_836_p1 = data_25_V_read[14:0];

assign trunc_ln81_26_fu_858_p1 = data_26_V_read[14:0];

assign trunc_ln81_27_fu_880_p1 = data_27_V_read[14:0];

assign trunc_ln81_28_fu_902_p1 = data_28_V_read[14:0];

assign trunc_ln81_29_fu_924_p1 = data_29_V_read[14:0];

assign trunc_ln81_2_fu_330_p1 = data_2_V_read[14:0];

assign trunc_ln81_30_fu_946_p1 = data_30_V_read[14:0];

assign trunc_ln81_31_fu_968_p1 = data_31_V_read[14:0];

assign trunc_ln81_3_fu_352_p1 = data_3_V_read[14:0];

assign trunc_ln81_4_fu_374_p1 = data_4_V_read[14:0];

assign trunc_ln81_5_fu_396_p1 = data_5_V_read[14:0];

assign trunc_ln81_6_fu_418_p1 = data_6_V_read[14:0];

assign trunc_ln81_7_fu_440_p1 = data_7_V_read[14:0];

assign trunc_ln81_8_fu_462_p1 = data_8_V_read[14:0];

assign trunc_ln81_9_fu_484_p1 = data_9_V_read[14:0];

assign trunc_ln81_fu_286_p1 = data_0_V_read[14:0];

assign zext_ln81_10_fu_518_p1 = select_ln81_10_fu_510_p3;

assign zext_ln81_11_fu_540_p1 = select_ln81_11_fu_532_p3;

assign zext_ln81_12_fu_562_p1 = select_ln81_12_fu_554_p3;

assign zext_ln81_13_fu_584_p1 = select_ln81_13_fu_576_p3;

assign zext_ln81_14_fu_606_p1 = select_ln81_14_fu_598_p3;

assign zext_ln81_15_fu_628_p1 = select_ln81_15_fu_620_p3;

assign zext_ln81_16_fu_650_p1 = select_ln81_16_fu_642_p3;

assign zext_ln81_17_fu_672_p1 = select_ln81_17_fu_664_p3;

assign zext_ln81_18_fu_694_p1 = select_ln81_18_fu_686_p3;

assign zext_ln81_19_fu_716_p1 = select_ln81_19_fu_708_p3;

assign zext_ln81_1_fu_320_p1 = select_ln81_1_fu_312_p3;

assign zext_ln81_20_fu_738_p1 = select_ln81_20_fu_730_p3;

assign zext_ln81_21_fu_760_p1 = select_ln81_21_fu_752_p3;

assign zext_ln81_22_fu_782_p1 = select_ln81_22_fu_774_p3;

assign zext_ln81_23_fu_804_p1 = select_ln81_23_fu_796_p3;

assign zext_ln81_24_fu_826_p1 = select_ln81_24_fu_818_p3;

assign zext_ln81_25_fu_848_p1 = select_ln81_25_fu_840_p3;

assign zext_ln81_26_fu_870_p1 = select_ln81_26_fu_862_p3;

assign zext_ln81_27_fu_892_p1 = select_ln81_27_fu_884_p3;

assign zext_ln81_28_fu_914_p1 = select_ln81_28_fu_906_p3;

assign zext_ln81_29_fu_936_p1 = select_ln81_29_fu_928_p3;

assign zext_ln81_2_fu_342_p1 = select_ln81_2_fu_334_p3;

assign zext_ln81_30_fu_958_p1 = select_ln81_30_fu_950_p3;

assign zext_ln81_31_fu_980_p1 = select_ln81_31_fu_972_p3;

assign zext_ln81_3_fu_364_p1 = select_ln81_3_fu_356_p3;

assign zext_ln81_4_fu_386_p1 = select_ln81_4_fu_378_p3;

assign zext_ln81_5_fu_408_p1 = select_ln81_5_fu_400_p3;

assign zext_ln81_6_fu_430_p1 = select_ln81_6_fu_422_p3;

assign zext_ln81_7_fu_452_p1 = select_ln81_7_fu_444_p3;

assign zext_ln81_8_fu_474_p1 = select_ln81_8_fu_466_p3;

assign zext_ln81_9_fu_496_p1 = select_ln81_9_fu_488_p3;

assign zext_ln81_fu_298_p1 = select_ln81_fu_290_p3;

endmodule //relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s
