// Seed: 980230684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      .id_0(1)
  );
  logic [7:0][-1] id_10 = 1'b0;
  generate
    assign id_7 = 1;
    assign id_8 = 1'b0 ? -1 : 1'd0;
  endgenerate
  wire id_11;
  assign id_4 = id_6;
  wire id_12;
  assign id_4 = id_8;
  localparam id_13 = id_8 - -1, id_14 = 1;
  wire id_15;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_6 = id_10;
  end
  always_comb id_9 <= 1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_2,
      id_2,
      id_10,
      id_8,
      id_2
  );
  assign id_2 = ~1;
  assign id_5 = id_10;
  wire id_12;
  assign id_10 = 1 ? id_3 < 1 : -1;
endmodule
