Post Silicon Validation Engineer (Automation),"  Qualification Bachelors degree or Master of Computer Science, Electrical Engineering or similar Minimum 5 years of relevant experience in Post silicon validation. Project:  Understand and standardize the tooling infrastructure across various automation frameworks (BL-AA, BL-SCE, MME, CTO) and instrument tools (Measurement ,Scopes , Power , Signal generators, Protocol analysers, Thermos streams, communication to DUT -Device under Test. Responsibilities Definition and release of the future way of working for requirement management, data management and re- porting in NXP's NPI (new product introduction) life cycle for Validation and Characterization Including: Advanced knowledge of measure equipment and automation. Experienced in  measurement methods, defining and development. Enabling and supporting teams in setting up test automation. Identify and deploy; best practices, common approaches within the different expert groups and new tooling into one holistic and company-wide approved flow. Adapting new software elements for automation and reporting. Drive proof of concept, development, and testing within validations teams Maintenance and documentation of agreed work packages and new approaches. Ability to suggest or coordinate with scripting team with programming languages preferably in the following languages: C#, Python, LabVIEW Knowledge about measurement methods (e.g., SCPI and/or PXI) Good to Have Requirement Management with ELM7 Enterprise Data base architectures knowledge about CI/CD workflows Jenkins Exposure in version control (e.g., SVN, git). Experienced in measurement data management. Critical and analytical thinking. Excellent communication skills and fluent in English. Quality mindset. Integrative personality and team player Solution oriented, self-driven and proactive attitude",3.00E+11,30-04-2024,29-07-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Verification Team Lead,Electronic Components / Semiconductors,"Protocol Analyzer, Logic Analyzer, Oscilloscope, Automation Tools, Scripting Languages, Automation Framework, Labview, emulators",-,9am-6pm,"Full Time, Permanent",Allegis Group,Organization,Allegis Group,https://www.naukri.com/hotjobs/images/v3/allegis_nov13.gif,Bengaluru,Bengaluru,-,-,-,20-32.5 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Digital Verification Manager/Sr. Manager,"     As owner of Ethernovia India Digital Verification, you will be responsible for leading a team through all aspects of digital SoC verification. This position requires both hands-on technical contribution as well as managerial and technical leadership. You will hire and build your own team and work directly with the worldwide Head of Ethernovia s Verification to plan and execute the verification and validation of advanced automotive communication semiconductors and systems.                 Key Qualifications         BS and/or MS in Electrical Engineering, Computer Science, or related field     Minimum 10+ years of ASIC verification experience     Strong understanding of ASIC verification fundamentals and industry standard methodologies     Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++     Experience with the full verification flow, from spec to coverage analysis to gate level sims with SDF     Must have developed test benches and test plans at chip and block level     Successful track record of leading and growing a verification team     Debugging failures in simulation to root cause problems     Self-motivated and able to work effectively both independently and in a team         Additional Success Factors     Experience in any of the following areas:       Networking (PCIe, Ethernet, MAC, PHY, Switching, TCP/IP, security, and other industry standard protocols)     Video standards, protocols, processing     Digital signal processing filters     Third party IP (SerDes, controllers, processors, etc.)     Modular and Reusable Testbench architecture     Design for re-use of pre and post silicon tests and infrastructure     Automation of testbench creation, tests, regression, or EDA tools     Knowledge of SystemC and/or DPI         Experience or at least exposure to silicon bring-up and validation             Personal Skills         Excellent communication/documentation skills.     Attention to details.     Collaboration across multidisciplinary and international teams.             What you ll get in return         Technology depth and breadth expansion that can t be found in a large company     Opportunity to grow your career as the company grows     Pre-IPO stock options     Cutting edge technology     World-class team     Competitive base salary     Flexible hours     Flexible vacation time to promote a healthy work-life balance     ",81223500248.0,08-12-2023,07-03-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Verification Team Lead,Electronic Components / Semiconductors,"Computer science, Automation, C++, Simulation, Digital design, Ethernet, System verilog, Sensors, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Ethernovia,Organization,Ethernovia,-,"Kolkata, Mumbai, New Delhi, Hyderabad/Secunderabad, Pune, Chennai, Bangalore/Bengaluru","Kolkata, Mumbai, New Delhi, Hyderabad/Secunderabad, Pune, Chennai, Bangalore/Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
IP/SS pre-Sil verification lead,"   A ""IP/SS Pre-Sil Verification Lead"" is a crucial role in semiconductor companies focusing on the verification of Intellectual Property (IP) blocks and Sub-Systems (SS) before silicon fabrication.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Planning:    Develop verification plans for IP blocks and sub-systems based on design specifications and project requirements.        Team Leadership:    Lead and manage a team of verification engineers responsible for verifying IP blocks and sub-systems using industry-standard methodologies and tools.        Testbench Development:    Oversee the creation of verification environments and testbenches for IP blocks and sub-systems using languages like SystemVerilog and methodologies like Universal Verification Methodology (UVM).        Test Case Development:    Guide the team in writing and executing test cases to verify functionality, performance, and compliance with design specifications.        Coverage Analysis:    Define and track coverage metrics to ensure comprehensive verification of IP blocks and sub-systems, including functional coverage, code coverage, and assertion coverage.        Debugging and Issue Resolution:    Assist in debugging verification failures, analyzing issues, and proposing solutions to improve verification quality and efficiency.        Collaboration:    Collaborate with design teams, architecture teams, and other stakeholders to understand design requirements, resolve issues, and ensure successful verification of IP blocks and sub-systems.        Documentation:    Maintain documentation related to verification plans, test cases, coverage reports, and verification results to track progress and ensure compliance with project timelines.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    Several years of experience in pre-silicon verification of IP blocks and sub-systems, including experience in a leadership or lead role.        Verification Tools and Methodologies:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc., and familiarity with verification methodologies like UVM, OVM, and constrained random testing.        Programming Languages:    Strong programming skills in languages like SystemVerilog, C/C++, Perl, or Python for testbench development and automation.        Communication Skills:    Excellent communication and teamwork skills to collaborate effectively with cross-functional teams, present technical information, and lead discussions on verification strategies and results.        Problem-Solving:    Strong analytical and problem-solving skills to identify and resolve verification challenges, debug issues, and optimize verification processes.        Industry Knowledge:    Understanding of semiconductor industry standards, protocols, and best practices in IP verification and sub-system verification.      ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Verification Team Lead,BPO / Call Centre,"Fabrication, Automation, C++, Semiconductor, Analytical, Intellectual property, Debugging, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
SoC Pre-Sil Verification Manager,"   A ""SoC Pre-Sil Verification Manager"" is a key role in semiconductor companies involved in designing and manufacturing System-on-Chip (SoC) products.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Strategy:    Develop and implement verification strategies for pre-silicon verification of SoC designs to ensure functional correctness and performance.        Team Leadership:    Lead and manage a team of verification engineers responsible for developing test plans, writing test cases, and executing verification activities.        Tool Selection and Methodology:    Evaluate and select appropriate verification tools and methodologies for efficient and effective verification of SoC designs.        Collaboration:    Work closely with design teams, architecture teams, and other cross-functional teams to understand design requirements and verify system-level functionality.        Risk Assessment:    Identify and mitigate risks associated with verification activities to ensure timely and high-quality delivery of SoC designs.        Performance Optimization:    Optimize verification processes and methodologies to improve efficiency and reduce time-to-market for SoC products.        Documentation:    Create and maintain verification plans, test cases, and verification reports to track progress and ensure compliance with industry standards.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or related field.        Experience:    Several years of experience in pre-silicon verification of complex SoC designs, including experience in team management and project leadership roles.        Verification Tools:    Proficiency in using industry-standard verification tools such as SystemVerilog, UVM, VCS, Questa, etc.        Methodologies:    Familiarity with advanced verification methodologies such as constrained random testing, coverage-driven verification, and assertion-based verification.        Communication Skills:    Strong communication and collaboration skills to work effectively with cross-functional teams and stakeholders.        Problem-Solving:    Excellent problem-solving skills and the ability to analyze complex issues related to SoC verification and propose effective solutions.        Industry Knowledge:    Understanding of semiconductor industry trends, technologies, and best practices in SoC design and verification.      ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Verification Team Lead,BPO / Call Centre,"Semiconductor, Team management, Project leadership, SOC, Risk assessment, SIL, SOC verification, Silicon, Test cases, UVM",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
PMTS - PD Physical Verification Lead,"   AMD Strategic Silicon Solutions group is well regarded to deliver best semi-custom silicon solutions to customers. As part of its SOC Physical Verification team, you will be an integral part of ensuring our latest silicon design compliance with the stringent leading-edge technology physical and electrical requirements in good engineering practice.                    THE PERSON:           The candidate will work in a team led by industry-leading experts in the field, with a strong culture of collaboration, accountability, respect of innovation, and drive for mutual success, with exposure to vast variety of ASCII designs, and will work closely with Fellows, Principal Engineers, Architects, Technology/CAD, IP and other design teams to plan, implement and signoff our many exciting silicon solutions. The candidate should be highly accurate and detail-oriented, possessing excellent communication and outstanding problem-solving skills. Must have led physical verification team/s in the capacity of technical lead or as a go to person.                            KEY RESPONSIBLITIES:             Physical Verification:             Perform SOC LVS/DRC/Antenna/LUP/ESD/DFM plan, check and debug.          Work with the extended Physical Design team on Floorplan, Macro and RAM placement, bump assignment, ESD planning, APR physical construction flow optimization to achieve clean by construction.          Show capability in understanding geometrical Boolean operations is a must.          Hand on experience in custom CMOS layout design is preferred.          Capable of understanding complex rulecheck definition, identifying critical requirement affecting construction / methodology, knowledge in rule coding, latchup / ESD protection mechanism is highly desirable.          Accountable for on-time project delivery.          Contribute towards continuous process improvement.                              PREFERRED EXPERIENCE:             Minimum 15+ years of relevant work experience         Familiar with Unix/Linux environment and Shell scripting.          Hands on experience in EDA tools like Calibre, ICV and ICC2 are must for senior position.          Experience in TCL, Perl or Python coding is preferred.          Strong problem solving skills demonstrated with good engineering reasoning/judgement.          Good inter-personal and communication skills are must.          Dedicated, willing to learn, hardworking and good team player.          Multiple SOC tapeout experience is must for senior position.          Knowledge in IREM is highly desirable but optional.          Hardware skills: An understanding of analog design concepts such as MOS transistor operation and physical characteristics, logic circuit operation.          Software skills: Ability to develop well-structured and maintainable software. Experience with code testing and regression and their importance.          Experience in UNIX shell environment, Perl scripting, JavaScript, SQL, HTML, SKILL, spice netlist syntax and simulation are assets.          Experience in 5nm & below technologies.                      ACADEMIC CREDENTIALS             Bachelors or Masters degree in Computer/Electronics/Electrical Engineering     ",70324502265,07-03-2024,05-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Verification Team Lead,Electronic Components / Semiconductors,"Unix, Linux, Javasript, Coding, Physial design, SOC, HTML, Shell sripting, SQL, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Senior Hardware Design Engineer - DSP Data Path Processor Design,"               The Senior Hardware Design Engineer will play a key role in the development and implementation of cutting-edge digital hardware solutions for our next-generation products. As a member of our engineering team, you will leverage your expertise in electronics and computer engineering to drive the successful tape-out of complex SoC designs. This is an exciting opportunity for a seasoned professional to contribute to innovative projects and collaborate with cross-functional teams in a fast-paced environment.                                         ?                   Key Responsibilities:                                 Lead the design and implementation of digital hardware modules for SoC designs, including RTL coding, synthesis, and constraint validation.                             Utilize industry-standard frontend tools flow, such as Spyglass, to ensure the quality and integrity of designs.                             Perform power analysis and optimize DSP data paths for performance and efficiency.                             Develop and implement DSP algorithms, including fixed-point/floating-point arithmetic and data path optimizations.                             Collaborate with design teams to integrate DSP hardware into larger SoC architectures.                             Conduct hands-on hardware implementation tasks, including synthesis and timing closure.                             Provide technical guidance and mentorship to junior engineers within the team.                                 Requirements:                                 PhD, Masters, or Bachelors degree in Electronics or Computer Engineering.                             5+ years of industry experience in hardware design, with a focus on DSP implementation.                             Proven track record of being part of multiple tape-outs for complex SoC designs.                             Expertise in frontend tools flow, including synthesis, constraint validation, and power analysis.                             Hands-on experience with RTL coding and synthesis for DSP hardware implementation.                             Strong understanding of digital communication concepts and DSP algorithms.                             Background in FFT, LDPC, and digital filter design is highly desirable.                             Familiarity with baseband hardware design for WLAN, LTE, Bluetooth, Cable Modem, or 5G technologies is a plus.                             Experience with RTL implementation of SIMD/Vector processing engines is preferable.                               Benefits:                               Competitive salary and benefits package, including health insurance and retirement plans.                             Opportunities for professional growth and career advancement.                             Collaborative and inclusive work culture that values diversity and innovation.                             Access to cutting-edge technology and resources to support your professional development.                             Flexible work arrangements.                 ",1.30E+11,13-03-2024,11-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Verification Team Lead,Software Product,"DSP, Semiconductor, Bluetooth, Timing closure, SOC, RTL coding, Hardware design, Signal processing, Digital communication, RTL",-,9am-6pm,"Full Time, Permanent",Leapfrog Semiconductor,Organization,Leapfrog Semiconductor,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Design Verification Lead,"       Skills:    Profound expertise in MACSec and Ethernet technologies.       MACSec (Media Access Control Security):    Proficient in point-to-point security implementation on Ethernet links, adhering to the IEEE 802.1AE-2018 standard.       IPsec (Internet Protocol Security):    Skilled in establishing security between two devices across an Internet Protocol network.       Hands-On Knowledge:    Proficient in SystemVerilog (SV) and Universal Verification Methodology (UVM), with practical experience in their application.       Testbench Development:    Demonstrated experience in developing comprehensive Test Benches (TB) and individual verification components.       Communication and Leadership:    Possesses excellent communication skills and adept at leading and coordinating teams effectively     ",2.50E+11,25-01-2024,24-04-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Verification Team Lead,Electronic Components / Semiconductors,"Access control, Design verification, VLSI, Security implementation, Ethernet, Silicon, System verilog, UVM, IEEE, Testing",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
DFT Professionals,"   Relevant industry experience in the field of DFT for IP or SoC designs      Strong in digital logic design, DFT concepts & strong analytical ability      Proficient in synthesis with DFT, Scan insertion, ATPG, MBIST & JTAG      Expert in design and Implementation of DFT techniques like Boundary Scan, Memory BIST, Scan Insertion & ATPG at a block and top-level in advanced technology nodes      Hands-on experience with industry Standard tools like Cadence, Synopsys, or Mentor      Exposure to STA tool, timing closure & ECO implementation for DFT modes is a great plus      Prior experience with post-silicon debug is an added advantage.      Expertise in scripting languages such as Perl, TCL, or shell      Strong problem solving & debugging skills      Good communication skills    ",2.71E+11,27-05-2024,25-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Verification Team Lead,Electronic Components / Semiconductors,"Timing closure, JTAG, DFT, Analytical, SOC, atpg, Manager Technology, Perl, Silicon, Logic design",-,9am-6pm,"Full Time, Permanent",Bloomconn,Organization,Bloomconn,-,Ahmedabad,Ahmedabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Full Chip Physical Verification Lead,"   Work on physical verification (DRC/LVS) of state-of-the-art SOCs/ Digital IPs/ blocks at cutting edge FinFET technology nodes for various customers.       This position is for a Lead physical verification who will work on       Physical verification of a complex SOC/ Cores/ Blocks DRC, LVS, ERC, ESD, DFM, Tape out.         Work hands-on to solve critical design and execution issues related to physical verification and sign-off         Own physical verification and sign-off flows, methodologies and execution of SoC/cores         Experience:         Expertise in physical verification of SoC/ Full-chip-level and/or block-level DRC, Experience and understanding of all phases of the IC design process from RTL-GDS2         LVS, ERC/PERC, DFM, OPC, Tape out process         Preferably worked on 5nm/7nm/12nm/14nm/16nm nodes at the major foundries         Experience in debugging LVS issues at chip-level with complex analog-mixed signal IPs         Experience with design using low-power implementation (level-shifters, isolation cells, power domain/islands, substrate isolation etc.)         Experience in physical verification of I/O Ring, corner cells, seal ring, RDL routing, bumps and other full-chip components         Good understanding of CMOS/FinFET process and circuit design, base layer related DRCs, ERC rules, latch-up etc.         Experience with ERC rules, PERC rules, ESD rules has an added advantage         Qualifications:         BTech/ MTech/ PhD with 6-10 years of experience in physical verification         Proven track record with multiple successful final production tape-outs         Proven ability to independently deliver results and be able to work hands-on as and guide/help peers to deliver their tasks         Be able to work under limited supervision and take complete accountability.         Excellent written and verbal communication skills   ",1.10E+11,11-03-2024,09-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Verification Team Lead,Electronics Manufacturing,"SAN, Semiconductor, Analog, SOC, Mixed signal, Circuit designing, Debugging, IC design, Physical verification, IPS",-,9am-6pm,"Full Time, Permanent",SignOff semiconductors,Organization,SignOff semiconductors,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Verification Manager,"           Checking the compliance of the information that users indicate in their profiles and the identification documents;     Analysis and identification of documents that do not meet the company s requirements;     Request for proper copies of documents;     Determination of falsifications;     Determination of duplicate client profiles by explicit or indirect signs;     Finding out the reasons and eliminating duplicates of user s profiles;     Support for customer profiles according to the requirements of regulatory documents.           Requirements        Experience in working with documents and processing large amounts of electronic data;     Attention to detail, responsibility, accuracy, and punctuality;     English level: Pre-intermediate;     Higher education (legal, financial, economic).           ",2.21E+11,22-12-2023,21-03-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Verification Team Lead,Financial Services,"Compliance, Accounting, Finance, Legal, corporate events, WPA",-,9am-6pm,"Full Time, Permanent",Justmarkets,Organization,Justmarkets,-,Remote,Remote,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
Verification Professional,     Expert in UVM/OVM for Verification     System verilog assertions     Perl      Functional + Code Coverage     Verilog and VHDL     Cadence IUS (preferred)or Mentor Questasim     Image Sensor knowledge is a plus     Experience with SPI/I2C is a plus         ,10324500277,01-03-2024,30-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Verification Team Lead,Telecom / ISP,"VHDL, Verilog, OVM, Mentor, Perl, System verilog, SPI, UVM",-,9am-6pm,"Full Time, Permanent",Semicon Technolabs,Organization,Semicon Technolabs,https://img.naukimg.com/logo_images/groups/v1/4078026.gif,"Noida, Bengaluru","Noida, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
AMS Verification Professional,"     Understands System Verilog/Verilog well, even better if knows about real number modeling     Analog circuits knowledge ( the more the better, however, basic understanding is the bare minimum requirement)and spice syntax     Basic understanding of verification, stimulus generation     Pll , clocking and working knowledge of serial IOs is added advantage.     Prior experience of analog and mixed signal validation would help     Schematic building and simulation experience at minimum level is desirable.Preferably experienced in running XA tool.         ",10324500272,01-03-2024,30-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Verification Team Lead,Telecom / ISP,"Basic, Simulation, Analog, Mixed signal, System verilog, IOS",-,9am-6pm,"Full Time, Permanent",Semicon Technolabs,Organization,Semicon Technolabs,https://img.naukimg.com/logo_images/groups/v1/4078026.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Verification Team Lead
