// Seed: 2245176755
module module_0 #(
    parameter id_1 = 32'd59,
    parameter id_6 = 32'd63
);
  logic _id_1;
  ;
  logic [7:0][id_1 : 1]
      id_2,
      id_3,
      id_4,
      id_5,
      _id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16;
  wire id_17;
  supply0 id_18;
  assign id_8[id_6] = -1;
  wire id_19;
  assign {1 - id_17, id_12, id_18 + id_10} = 1;
  assign id_18 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_9 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire _id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  wire [-1  %  -1 : id_9  +  id_3] id_12;
endmodule
