[08/28 23:43:43      0s] 
[08/28 23:43:43      0s] Cadence Innovus(TM) Implementation System.
[08/28 23:43:43      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/28 23:43:43      0s] 
[08/28 23:43:43      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[08/28 23:43:43      0s] Options:	-log ./log/PD1_20250828_234343.log 
[08/28 23:43:43      0s] Date:		Thu Aug 28 23:43:43 2025
[08/28 23:43:43      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.32.1.el9_6.x86_64) (16cores*32cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[08/28 23:43:43      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[08/28 23:43:43      0s] 
[08/28 23:43:43      0s] License:
[08/28 23:43:44      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[08/28 23:43:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/28 23:43:57     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/28 23:43:59     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/28 23:43:59     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[08/28 23:43:59     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/28 23:43:59     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[08/28 23:43:59     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[08/28 23:43:59     22s] @(#)CDS: CPE v20.10-p006
[08/28 23:43:59     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/28 23:43:59     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[08/28 23:43:59     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[08/28 23:43:59     22s] @(#)CDS: RCDB 11.15.0
[08/28 23:43:59     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[08/28 23:43:59     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3434291_ictc-eda-be-9-ldap-1_vantruong_9VohXF.

[08/28 23:43:59     22s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[08/28 23:44:00     23s] 
[08/28 23:44:00     23s] **INFO:  MMMC transition support version v31-84 
[08/28 23:44:00     23s] 
[08/28 23:44:00     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/28 23:44:00     23s] <CMD> suppressMessage ENCEXT-2799
[08/28 23:44:00     23s] <CMD> win
[08/28 23:44:00     23s] <CMD> deleteSelectedFromFPlan
[08/28 23:44:53     29s] <CMD> setMultiCpuUsage -localCpu 4
[08/28 23:44:53     29s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/28 23:44:53     29s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/28 23:44:53     29s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/28 23:44:53     29s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/28 23:44:53     29s] <CMD> setPreference SnapAllCorners 1
[08/28 23:44:53     29s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/28 23:44:53     29s] <CMD> set init_design_uniquify 1
[08/28 23:44:53     29s] <CMD> set init_design_settop 1
[08/28 23:44:53     29s] <CMD> set init_top_cell croc_chip
[08/28 23:44:53     29s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/28 23:44:53     29s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:44:53     29s] <CMD> set init_pwr_net VDD
[08/28 23:44:53     29s] <CMD> set init_gnd_net VSS
[08/28 23:44:53     29s] <CMD> init_design
[08/28 23:44:53     29s] #% Begin Load MMMC data ... (date=08/28 23:44:53, mem=669.6M)
[08/28 23:44:53     29s] #% End Load MMMC data ... (date=08/28 23:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=670.1M, current mem=670.1M)
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/28 23:44:53     29s] Set DBUPerIGU to M1 pitch 480.
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-58' for more detail.
[08/28 23:44:53     29s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/28 23:44:53     29s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/28 23:44:53     29s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/28 23:44:53     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:44:53     29s] Type 'man IMPLF-61' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-200' for more detail.
[08/28 23:44:53     29s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/28 23:44:53     29s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:44:53     29s] Type 'man IMPLF-201' for more detail.
[08/28 23:44:53     29s] 
[08/28 23:44:53     29s] viaInitial starts at Thu Aug 28 23:44:53 2025
viaInitial ends at Thu Aug 28 23:44:53 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/28 23:44:53     29s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:44:53     29s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/28 23:44:53     30s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/28 23:44:53     30s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:44:53     30s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/28 23:44:53     30s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:44:53     30s] Library reading multithread flow ended.
[08/28 23:44:53     30s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/28 23:44:54     31s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/28 23:44:54     31s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/28 23:44:54     31s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:44:54     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/28 23:44:54     31s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:44:54     31s] Library reading multithread flow ended.
[08/28 23:44:54     31s] Ending "PreSetAnalysisView" (total cpu=0:00:01.9, real=0:00:01.0, peak res=834.7M, current mem=700.6M)
[08/28 23:44:54     31s] *** End library_loading (cpu=0.03min, real=0.02min, mem=132.0M, fe_cpu=0.52min, fe_real=1.18min, fe_mem=812.0M) ***
[08/28 23:44:54     31s] #% Begin Load netlist data ... (date=08/28 23:44:54, mem=700.6M)
[08/28 23:44:54     31s] *** Begin netlist parsing (mem=812.0M) ***
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:44:54     31s] Type 'man IMPVL-159' for more detail.
[08/28 23:44:54     31s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/28 23:44:54     31s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:44:54     31s] Created 102 new cells from 26 timing libraries.
[08/28 23:44:54     31s] Reading netlist ...
[08/28 23:44:54     31s] Backslashed names will retain backslash and a trailing blank character.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:44:54     31s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/28 23:44:54     31s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:44:54     31s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/28 23:44:54     31s] 
[08/28 23:44:54     31s] *** Memory Usage v#1 (Current mem = 814.000M, initial mem = 281.906M) ***
[08/28 23:44:54     31s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=814.0M) ***
[08/28 23:44:54     31s] #% End Load netlist data ... (date=08/28 23:44:54, total cpu=0:00:00.3, real=0:00:00.0, peak res=723.5M, current mem=723.5M)
[08/28 23:44:54     31s] Set top cell to croc_chip.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:44:54     31s] Type 'man IMPTS-282' for more detail.
[08/28 23:44:54     31s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/28 23:44:54     31s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:44:54     31s] Hooked 232 DB cells to tlib cells.
[08/28 23:44:54     31s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=731.5M, current mem=731.5M)
[08/28 23:44:54     31s] Starting recursive module instantiation check.
[08/28 23:44:54     31s] No recursion found.
[08/28 23:44:54     31s] Building hierarchical netlist for Cell croc_chip ...
[08/28 23:44:54     32s] *** Netlist is unique.
[08/28 23:44:54     32s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/28 23:44:54     32s] ** info: there are 329 modules.
[08/28 23:44:54     32s] ** info: there are 34132 stdCell insts.
[08/28 23:44:54     32s] ** info: there are 64 Pad insts.
[08/28 23:44:54     32s] ** info: there are 2 macros.
[08/28 23:44:54     32s] 
[08/28 23:44:54     32s] *** Memory Usage v#1 (Current mem = 846.922M, initial mem = 281.906M) ***
[08/28 23:44:54     32s] Initializing I/O assignment ...
[08/28 23:44:54     32s] Adjusting Core to Bottom to: 0.1800.
[08/28 23:44:54     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:44:54     32s] Type 'man IMPFP-3961' for more detail.
[08/28 23:44:54     32s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:44:54     32s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:44:54     32s] Set Default Net Delay as 1000 ps.
[08/28 23:44:54     32s] Set Default Net Load as 0.5 pF. 
[08/28 23:44:54     32s] Set Default Input Pin Transition as 0.1 ps.
[08/28 23:44:55     32s] Extraction setup Started 
[08/28 23:44:55     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/28 23:44:55     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2773' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:44:55     32s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:44:55     32s] Summary of Active RC-Corners : 
[08/28 23:44:55     32s]  
[08/28 23:44:55     32s]  Analysis View: func_view_wc
[08/28 23:44:55     32s]     RC-Corner Name        : default_rc_corner
[08/28 23:44:55     32s]     RC-Corner Index       : 0
[08/28 23:44:55     32s]     RC-Corner Temperature : 25 Celsius
[08/28 23:44:55     32s]     RC-Corner Cap Table   : ''
[08/28 23:44:55     32s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:44:55     32s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:44:55     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:44:55     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:44:55     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:44:55     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:44:55     32s]  
[08/28 23:44:55     32s]  Analysis View: func_view_bc
[08/28 23:44:55     32s]     RC-Corner Name        : default_rc_corner
[08/28 23:44:55     32s]     RC-Corner Index       : 0
[08/28 23:44:55     32s]     RC-Corner Temperature : 25 Celsius
[08/28 23:44:55     32s]     RC-Corner Cap Table   : ''
[08/28 23:44:55     32s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:44:55     32s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:44:55     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:44:55     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:44:55     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:44:55     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:44:55     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:44:55     32s] LayerId::1 widthSet size::1
[08/28 23:44:55     32s] LayerId::2 widthSet size::1
[08/28 23:44:55     32s] LayerId::3 widthSet size::1
[08/28 23:44:55     32s] LayerId::4 widthSet size::1
[08/28 23:44:55     32s] LayerId::5 widthSet size::1
[08/28 23:44:55     32s] LayerId::6 widthSet size::1
[08/28 23:44:55     32s] LayerId::7 widthSet size::1
[08/28 23:44:55     32s] Updating RC grid for preRoute extraction ...
[08/28 23:44:55     32s] Initializing multi-corner resistance tables ...
[08/28 23:44:55     32s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 23:44:55     32s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/28 23:44:55     32s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/28 23:44:55     32s] *Info: initialize multi-corner CTS.
[08/28 23:44:55     32s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=936.1M, current mem=769.7M)
[08/28 23:44:55     32s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:44:55     32s] Current (total cpu=0:00:32.7, real=0:01:12, peak res=948.4M, current mem=948.4M)
[08/28 23:44:55     32s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:44:55     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.8M, current mem=1001.8M)
[08/28 23:44:55     32s] Current (total cpu=0:00:32.8, real=0:01:12, peak res=1001.8M, current mem=1001.8M)
[08/28 23:44:55     32s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:44:55     32s] Current (total cpu=0:00:32.9, real=0:01:12, peak res=1001.8M, current mem=1001.8M)
[08/28 23:44:55     32s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:44:55     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.1M, current mem=1002.1M)
[08/28 23:44:55     32s] Current (total cpu=0:00:32.9, real=0:01:12, peak res=1002.1M, current mem=1002.1M)
[08/28 23:44:55     32s] Creating Cell Server ...(0, 1, 1, 1)
[08/28 23:44:55     32s] Summary for sequential cells identification: 
[08/28 23:44:55     32s]   Identified SBFF number: 3
[08/28 23:44:55     32s]   Identified MBFF number: 0
[08/28 23:44:55     32s]   Identified SB Latch number: 0
[08/28 23:44:55     32s]   Identified MB Latch number: 0
[08/28 23:44:55     32s]   Not identified SBFF number: 0
[08/28 23:44:55     32s]   Not identified MBFF number: 0
[08/28 23:44:55     32s]   Not identified SB Latch number: 0
[08/28 23:44:55     32s]   Not identified MB Latch number: 0
[08/28 23:44:55     32s]   Number of sequential cells which are not FFs: 7
[08/28 23:44:55     32s] Total number of combinational cells: 62
[08/28 23:44:55     32s] Total number of sequential cells: 10
[08/28 23:44:55     32s] Total number of tristate cells: 6
[08/28 23:44:55     32s] Total number of level shifter cells: 0
[08/28 23:44:55     32s] Total number of power gating cells: 0
[08/28 23:44:55     32s] Total number of isolation cells: 0
[08/28 23:44:55     32s] Total number of power switch cells: 0
[08/28 23:44:55     32s] Total number of pulse generator cells: 0
[08/28 23:44:55     32s] Total number of always on buffers: 0
[08/28 23:44:55     32s] Total number of retention cells: 0
[08/28 23:44:55     32s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/28 23:44:55     32s] Total number of usable buffers: 5
[08/28 23:44:55     32s] List of unusable buffers:
[08/28 23:44:55     32s] Total number of unusable buffers: 0
[08/28 23:44:55     32s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/28 23:44:55     32s] Total number of usable inverters: 5
[08/28 23:44:55     32s] List of unusable inverters:
[08/28 23:44:55     32s] Total number of unusable inverters: 0
[08/28 23:44:55     32s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/28 23:44:55     32s] Total number of identified usable delay cells: 3
[08/28 23:44:55     32s] List of identified unusable delay cells:
[08/28 23:44:55     32s] Total number of identified unusable delay cells: 0
[08/28 23:44:55     32s] Creating Cell Server, finished. 
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] Deleting Cell Server ...
[08/28 23:44:55     32s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.8M, current mem=1003.8M)
[08/28 23:44:55     32s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 23:44:55     32s] Summary for sequential cells identification: 
[08/28 23:44:55     32s]   Identified SBFF number: 3
[08/28 23:44:55     32s]   Identified MBFF number: 0
[08/28 23:44:55     32s]   Identified SB Latch number: 0
[08/28 23:44:55     32s]   Identified MB Latch number: 0
[08/28 23:44:55     32s]   Not identified SBFF number: 0
[08/28 23:44:55     32s]   Not identified MBFF number: 0
[08/28 23:44:55     32s]   Not identified SB Latch number: 0
[08/28 23:44:55     32s]   Not identified MB Latch number: 0
[08/28 23:44:55     32s]   Number of sequential cells which are not FFs: 7
[08/28 23:44:55     32s]  Visiting view : func_view_wc
[08/28 23:44:55     32s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 23:44:55     32s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 23:44:55     32s]  Visiting view : func_view_bc
[08/28 23:44:55     32s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 23:44:55     32s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 23:44:55     32s]  Setting StdDelay to 37.70
[08/28 23:44:55     32s] Creating Cell Server, finished. 
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] 
[08/28 23:44:55     32s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:44:55     32s] Severity  ID               Count  Summary                                  
[08/28 23:44:55     32s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/28 23:44:55     32s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/28 23:44:55     32s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/28 23:44:55     32s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/28 23:44:55     32s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/28 23:44:55     32s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/28 23:44:55     32s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/28 23:44:55     32s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/28 23:44:55     32s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/28 23:44:55     32s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/28 23:44:55     32s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/28 23:44:55     32s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/28 23:44:55     32s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/28 23:44:55     33s] *** Message Summary: 497 warning(s), 0 error(s)
[08/28 23:44:55     33s] 
[08/28 23:44:55     33s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 168 168 168 168
[08/28 23:44:55     33s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:44:55     33s] Type 'man IMPFP-3961' for more detail.
[08/28 23:44:55     33s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:44:55     33s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:44:55     33s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/28 23:44:55     33s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/28 23:44:55     33s] #% Begin save design ... (date=08/28 23:44:55, mem=1007.3M)
[08/28 23:44:55     33s] % Begin Save ccopt configuration ... (date=08/28 23:44:55, mem=1010.2M)
[08/28 23:44:55     33s] % End Save ccopt configuration ... (date=08/28 23:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.2M, current mem=1012.2M)
[08/28 23:44:55     33s] % Begin Save netlist data ... (date=08/28 23:44:55, mem=1012.2M)
[08/28 23:44:55     33s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 23:44:56     33s] % End Save netlist data ... (date=08/28 23:44:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1036.0M, current mem=1014.3M)
[08/28 23:44:56     33s] Saving symbol-table file in separate thread ...
[08/28 23:44:56     33s] Saving congestion map file in separate thread ...
[08/28 23:44:56     33s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 23:44:56     33s] % Begin Save AAE data ... (date=08/28 23:44:56, mem=1015.6M)
[08/28 23:44:56     33s] Saving AAE Data ...
[08/28 23:44:56     33s] % End Save AAE data ... (date=08/28 23:44:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.6M, current mem=1015.6M)
[08/28 23:44:56     33s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/28 23:44:56     33s] Saving mode setting ...
[08/28 23:44:56     33s] Saving global file ...
[08/28 23:44:56     33s] Saving Drc markers ...
[08/28 23:44:56     33s] ... No Drc file written since there is no markers found.
[08/28 23:44:56     33s] % Begin Save routing data ... (date=08/28 23:44:56, mem=1018.1M)
[08/28 23:44:56     33s] Saving route file ...
[08/28 23:44:56     33s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1097.3M) ***
[08/28 23:44:56     33s] % End Save routing data ... (date=08/28 23:44:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1018.2M, current mem=1018.2M)
[08/28 23:44:56     33s] Saving special route data file in separate thread ...
[08/28 23:44:56     33s] Saving PG Conn data in separate thread ...
[08/28 23:44:56     33s] Saving placement file in separate thread ...
[08/28 23:44:56     33s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 23:44:56     33s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:44:56     33s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:44:56     33s] Save Adaptive View Pruning View Names to Binary file
[08/28 23:44:56     33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1112.3M) ***
[08/28 23:44:56     33s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:44:56     33s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/28 23:44:56     33s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1112.3M) ***
[08/28 23:44:56     33s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:44:56     33s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:44:56     33s] % Begin Save power constraints data ... (date=08/28 23:44:56, mem=1021.2M)
[08/28 23:44:56     33s] % End Save power constraints data ... (date=08/28 23:44:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.7M, current mem=1021.7M)
[08/28 23:45:02     38s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/28 23:45:02     38s] #% End save design ... (date=08/28 23:45:02, total cpu=0:00:05.3, real=0:00:07.0, peak res=1048.4M, current mem=1025.7M)
[08/28 23:45:02     38s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/28 23:45:02     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1130.6M
[08/28 23:45:02     38s] # Building croc_chip llgBox search-tree.
[08/28 23:45:02     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1139.6M
[08/28 23:45:02     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1139.6M
[08/28 23:45:02     38s] Core basic site is CoreSite
[08/28 23:45:02     38s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:45:02     38s] Use non-trimmed site array because memory saving is not enough.
[08/28 23:45:02     38s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:45:02     38s] SiteArray: use 3,092,480 bytes
[08/28 23:45:02     38s] SiteArray: current memory after site array memory allocation 1142.5M
[08/28 23:45:02     38s] SiteArray: FP blocked sites are writable
[08/28 23:45:02     38s] Estimated cell power/ground rail width = 0.472 um
[08/28 23:45:02     38s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:45:02     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1142.5M
[08/28 23:45:02     38s] Process 0 wires and vias for routing blockage analysis
[08/28 23:45:02     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.038, REAL:0.030, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.040, MEM:1143.5M
[08/28 23:45:02     38s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1143.5MB).
[08/28 23:45:02     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.109, MEM:1143.5M
[08/28 23:45:02     38s] *info: running library checker ... with 4 cpus
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] *info: total 81 cells checked.
[08/28 23:45:02     38s] [check_library] saving report file "check_library.rpt" ... 
[08/28 23:45:02     38s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/28 23:45:02     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     38s] All LLGs are deleted
[08/28 23:45:02     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     38s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1143.5MB) @(0:00:38.4 - 0:00:38.5).
[08/28 23:45:02     38s] <CMD> deleteRow -all
[08/28 23:45:02     38s] <CMD> initCoreRow
[08/28 23:45:02     38s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:45:02     38s] Type 'man IMPFP-3961' for more detail.
[08/28 23:45:02     38s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:45:02     38s] Type 'man IMPFP-3961' for more detail.
[08/28 23:45:02     38s] <CMD> cutRow
[08/28 23:45:02     38s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/28 23:45:02     38s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:45:02     38s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/28 23:45:02     38s] Checking routing tracks.....
[08/28 23:45:02     38s] Checking other grids.....
[08/28 23:45:02     38s] Checking FINFET Grid is on Manufacture Grid.....
[08/28 23:45:02     38s] Checking core/die box is on Grid.....
[08/28 23:45:02     38s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:45:02     38s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:45:02     38s] Checking snap rule ......
[08/28 23:45:02     38s] Checking Row is on grid......
[08/28 23:45:02     38s] Checking AreaIO row.....
[08/28 23:45:02     38s] Checking row out of die ...
[08/28 23:45:02     38s] Checking routing blockage.....
[08/28 23:45:02     38s] Checking components.....
[08/28 23:45:02     38s] Checking IO Pads out of die...
[08/28 23:45:02     38s] Checking constraints (guide/region/fence).....
[08/28 23:45:02     38s] Checking groups.....
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Checking Preroutes.....
[08/28 23:45:02     38s] No. of regular pre-routes not on tracks : 0 
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Reporting Utilizations.....
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Core utilization  = 58.094235
[08/28 23:45:02     38s] Effective Utilizations
[08/28 23:45:02     38s] Extracting standard cell pins and blockage ...... 
[08/28 23:45:02     38s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/28 23:45:02     38s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/28 23:45:02     38s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/28 23:45:02     38s] Type 'man IMPTR-2108' for more detail.
[08/28 23:45:02     38s]  As a result, your trialRoute congestion could be incorrect.
[08/28 23:45:02     38s] Pin and blockage extraction finished
[08/28 23:45:02     38s] Extracting macro/IO cell pins and blockage ...... 
[08/28 23:45:02     38s] Pin and blockage extraction finished
[08/28 23:45:02     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1143.5M
[08/28 23:45:02     38s] Core basic site is CoreSite
[08/28 23:45:02     38s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:45:02     38s] Fast DP-INIT is on for default
[08/28 23:45:02     38s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:45:02     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.018, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.026, MEM:1143.5M
[08/28 23:45:02     38s] Average module density = 0.582.
[08/28 23:45:02     38s] Density for the design = 0.582.
[08/28 23:45:02     38s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 719968 sites (1306310 um^2).
[08/28 23:45:02     38s] Pin Density = 0.1813.
[08/28 23:45:02     38s]             = total # of pins 130541 / total area 719968.
[08/28 23:45:02     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:45:02     38s] Severity  ID               Count  Summary                                  
[08/28 23:45:02     38s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/28 23:45:02     38s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/28 23:45:02     38s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/28 23:45:02     38s] *** Message Summary: 4 warning(s), 0 error(s)
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 375.06}
[08/28 23:45:02     38s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 810.84}
[08/28 23:45:02     38s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/28 23:45:02     38s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/28 23:45:02     38s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/28 23:45:02     38s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/28 23:45:02     38s] OPERPROF: Starting checkPlace at level 1, MEM:1143.5M
[08/28 23:45:02     38s] All LLGs are deleted
[08/28 23:45:02     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1143.5M
[08/28 23:45:02     38s] Core basic site is CoreSite
[08/28 23:45:02     38s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:45:02     38s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:45:02     38s] SiteArray: use 3,092,480 bytes
[08/28 23:45:02     38s] SiteArray: current memory after site array memory allocation 1143.5M
[08/28 23:45:02     38s] SiteArray: FP blocked sites are writable
[08/28 23:45:02     38s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:45:02     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1143.5M
[08/28 23:45:02     38s] Process 0 wires and vias for routing blockage analysis
[08/28 23:45:02     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.018, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1143.5M
[08/28 23:45:02     38s] Begin checking placement ... (start mem=1143.5M, init mem=1143.5M)
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Running CheckPlace using 4 threads!...
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] ...checkPlace MT is done!
[08/28 23:45:02     38s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1143.5M
[08/28 23:45:02     38s] *info: Recommended don't use cell = 0           
[08/28 23:45:02     38s] *info: Placed = 2              (Fixed = 2)
[08/28 23:45:02     38s] *info: Unplaced = 34132       
[08/28 23:45:02     38s] Placement Density:53.41%(574165/1075061)
[08/28 23:45:02     38s] Placement Density (including fixed std cells):53.41%(574165/1075061)
[08/28 23:45:02     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.5M
[08/28 23:45:02     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     38s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1143.5M)
[08/28 23:45:02     38s] OPERPROF: Finished checkPlace at level 1, CPU:0.086, REAL:0.078, MEM:1143.5M
[08/28 23:45:02     38s] ############################################################################
[08/28 23:45:02     38s] # Innovus Netlist Design Rule Check
[08/28 23:45:02     38s] # Thu Aug 28 23:45:02 2025

[08/28 23:45:02     38s] ############################################################################
[08/28 23:45:02     38s] Design: croc_chip
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] ------ Design Summary:
[08/28 23:45:02     38s] Total Standard Cell Number   (cells) : 34132
[08/28 23:45:02     38s] Total Block Cell Number      (cells) : 2
[08/28 23:45:02     38s] Total I/O Pad Cell Number    (cells) : 64
[08/28 23:45:02     38s] Total Standard Cell Area     ( um^2) : 574165.07
[08/28 23:45:02     38s] Total Block Cell Area        ( um^2) : 186361.07
[08/28 23:45:02     38s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] ------ Design Statistics:
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Number of Instances            : 34198
[08/28 23:45:02     38s] Number of Non-uniquified Insts : 34197
[08/28 23:45:02     38s] Number of Nets                 : 40173
[08/28 23:45:02     38s] Average number of Pins per Net : 3.25
[08/28 23:45:02     38s] Maximum number of Pins in Net  : 5002
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] ------ I/O Port summary
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Number of Primary I/O Ports    : 48
[08/28 23:45:02     38s] Number of Input Ports          : 9
[08/28 23:45:02     38s] Number of Output Ports         : 7
[08/28 23:45:02     38s] Number of Bidirectional Ports  : 32
[08/28 23:45:02     38s] Number of Power/Ground Ports   : 0
[08/28 23:45:02     38s] Number of Floating Ports                     *: 0
[08/28 23:45:02     38s] Number of Ports Connected to Multiple Pads   *: 0
[08/28 23:45:02     38s] Number of Ports Connected to Core Instances   : 0
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] ------ Design Rule Checking:
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Number of Output Pins connect to Power/Ground *: 0
[08/28 23:45:02     38s] Number of Insts with Input Pins tied together ?: 100
[08/28 23:45:02     38s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/28 23:45:02     38s] Number of Input/InOut Floating Pins            : 0
[08/28 23:45:02     38s] Number of Output Floating Pins                 : 0
[08/28 23:45:02     38s] Number of Output Term Marked TieHi/Lo         *: 0
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/28 23:45:02     38s] Number of nets with tri-state drivers          : 32
[08/28 23:45:02     38s] Number of nets with parallel drivers           : 0
[08/28 23:45:02     38s] Number of nets with multiple drivers           : 0
[08/28 23:45:02     38s] Number of nets with no driver (No FanIn)       : 0
[08/28 23:45:02     38s] Number of Output Floating nets (No FanOut)     : 5291
[08/28 23:45:02     38s] Number of High Fanout nets (>50)               : 10
[08/28 23:45:02     38s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/28 23:45:02     38s] Checking for any assigns in the netlist...
[08/28 23:45:02     38s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/28 23:45:02     38s]   csr_pmp_cfg_o_0_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_1_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_2_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_3_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_4_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_5_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_6_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_7_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_8_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_9_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_10_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_11_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_12_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_13_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_14_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_15_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_16_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_17_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_18_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_19_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_20_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_21_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_22_ _3288_
[08/28 23:45:02     38s]   csr_pmp_cfg_o_23_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_0_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_1_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_2_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_3_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_4_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_5_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_6_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_7_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_8_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_9_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_10_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_11_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_12_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_13_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_14_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_15_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_16_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_17_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_18_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_19_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_20_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_21_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_22_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_23_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_24_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_25_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_26_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_27_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_28_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_29_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_30_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_31_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_32_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_33_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_34_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_35_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_36_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_37_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_38_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_39_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_40_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_41_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_42_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_43_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_44_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_45_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_46_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_47_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_48_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_49_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_50_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_51_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_52_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_53_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_54_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_55_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_56_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_57_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_58_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_59_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_60_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_61_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_62_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_63_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_64_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_65_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_66_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_67_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_68_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_69_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_70_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_71_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_72_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_73_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_74_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_75_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_76_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_77_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_78_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_79_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_80_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_81_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_82_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_83_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_84_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_85_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_86_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_87_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_88_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_89_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_90_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_91_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_92_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_93_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_94_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_95_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_96_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_97_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_98_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_99_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_100_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_101_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_102_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_103_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_104_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_105_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_106_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_107_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_108_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_109_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_110_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_111_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_112_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_113_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_114_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_115_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_116_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_117_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_118_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_119_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_120_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_121_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_122_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_123_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_124_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_125_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_126_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_127_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_128_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_129_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_130_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_131_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_132_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_133_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_134_ _3288_
[08/28 23:45:02     38s]   csr_pmp_addr_o_135_ _3288_
[08/28 23:45:02     38s]   csr_pmp_mseccfg_o_0_ _3288_
[08/28 23:45:02     38s]   csr_pmp_mseccfg_o_1_ _3288_
[08/28 23:45:02     38s]   csr_pmp_mseccfg_o_2_ _3288_
[08/28 23:45:02     38s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/28 23:45:02     38s]   data_addr_o_0_ _4950_
[08/28 23:45:02     38s]   data_addr_o_1_ _4950_
[08/28 23:45:02     38s]   instr_addr_o_0_ _4950_
[08/28 23:45:02     38s]   instr_addr_o_1_ _4950_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:45:02     38s]   data_o_1_ async_data_i_1_
[08/28 23:45:02     38s]   data_o_0_ async_data_i_0_
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s]   data_o_0_ async_data_i_0_
[08/28 23:45:02     38s]   data_o_1_ async_data_i_1_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/28 23:45:02     38s]   reg_q_2_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/28 23:45:02     38s]   data_dst_q_9_ data_o_9_
[08/28 23:45:02     38s]   data_dst_q_8_ data_o_8_
[08/28 23:45:02     38s]   data_dst_q_7_ data_o_7_
[08/28 23:45:02     38s]   data_dst_q_6_ data_o_6_
[08/28 23:45:02     38s]   data_dst_q_5_ data_o_5_
[08/28 23:45:02     38s]   data_dst_q_4_ data_o_4_
[08/28 23:45:02     38s]   data_dst_q_40_ data_o_40_
[08/28 23:45:02     38s]   data_dst_q_3_ data_o_3_
[08/28 23:45:02     38s]   data_dst_q_39_ data_o_39_
[08/28 23:45:02     38s]   data_dst_q_38_ data_o_38_
[08/28 23:45:02     38s]   data_dst_q_37_ data_o_37_
[08/28 23:45:02     38s]   data_dst_q_36_ data_o_36_
[08/28 23:45:02     38s]   data_dst_q_35_ data_o_35_
[08/28 23:45:02     38s]   data_dst_q_34_ data_o_34_
[08/28 23:45:02     38s]   data_dst_q_33_ data_o_33_
[08/28 23:45:02     38s]   data_dst_q_32_ data_o_32_
[08/28 23:45:02     38s]   data_dst_q_31_ data_o_31_
[08/28 23:45:02     38s]   data_dst_q_30_ data_o_30_
[08/28 23:45:02     38s]   data_dst_q_2_ data_o_2_
[08/28 23:45:02     38s]   data_dst_q_29_ data_o_29_
[08/28 23:45:02     38s]   data_dst_q_28_ data_o_28_
[08/28 23:45:02     38s]   data_dst_q_27_ data_o_27_
[08/28 23:45:02     38s]   data_dst_q_26_ data_o_26_
[08/28 23:45:02     38s]   data_dst_q_25_ data_o_25_
[08/28 23:45:02     38s]   data_dst_q_24_ data_o_24_
[08/28 23:45:02     38s]   data_dst_q_23_ data_o_23_
[08/28 23:45:02     38s]   data_dst_q_22_ data_o_22_
[08/28 23:45:02     38s]   data_dst_q_21_ data_o_21_
[08/28 23:45:02     38s]   data_dst_q_20_ data_o_20_
[08/28 23:45:02     38s]   data_dst_q_1_ data_o_1_
[08/28 23:45:02     38s]   data_dst_q_19_ data_o_19_
[08/28 23:45:02     38s]   data_dst_q_18_ data_o_18_
[08/28 23:45:02     38s]   data_dst_q_17_ data_o_17_
[08/28 23:45:02     38s]   data_dst_q_16_ data_o_16_
[08/28 23:45:02     38s]   data_dst_q_15_ data_o_15_
[08/28 23:45:02     38s]   data_dst_q_14_ data_o_14_
[08/28 23:45:02     38s]   data_dst_q_13_ data_o_13_
[08/28 23:45:02     38s]   data_dst_q_12_ data_o_12_
[08/28 23:45:02     38s]   data_dst_q_11_ data_o_11_
[08/28 23:45:02     38s]   data_dst_q_10_ data_o_10_
[08/28 23:45:02     38s]   data_dst_q_0_ data_o_0_
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/28 23:45:02     38s]   reg_q_2_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_9_ async_data_o_9_
[08/28 23:45:02     38s]   data_src_q_8_ async_data_o_8_
[08/28 23:45:02     38s]   data_src_q_7_ async_data_o_7_
[08/28 23:45:02     38s]   data_src_q_6_ async_data_o_6_
[08/28 23:45:02     38s]   data_src_q_5_ async_data_o_5_
[08/28 23:45:02     38s]   data_src_q_4_ async_data_o_4_
[08/28 23:45:02     38s]   data_src_q_40_ async_data_o_40_
[08/28 23:45:02     38s]   data_src_q_3_ async_data_o_3_
[08/28 23:45:02     38s]   data_src_q_39_ async_data_o_39_
[08/28 23:45:02     38s]   data_src_q_38_ async_data_o_38_
[08/28 23:45:02     38s]   data_src_q_37_ async_data_o_37_
[08/28 23:45:02     38s]   data_src_q_36_ async_data_o_36_
[08/28 23:45:02     38s]   data_src_q_35_ async_data_o_35_
[08/28 23:45:02     38s]   data_src_q_34_ async_data_o_34_
[08/28 23:45:02     38s]   data_src_q_33_ async_data_o_33_
[08/28 23:45:02     38s]   data_src_q_32_ async_data_o_32_
[08/28 23:45:02     38s]   data_src_q_31_ async_data_o_31_
[08/28 23:45:02     38s]   data_src_q_30_ async_data_o_30_
[08/28 23:45:02     38s]   data_src_q_2_ async_data_o_2_
[08/28 23:45:02     38s]   data_src_q_29_ async_data_o_29_
[08/28 23:45:02     38s]   data_src_q_28_ async_data_o_28_
[08/28 23:45:02     38s]   data_src_q_27_ async_data_o_27_
[08/28 23:45:02     38s]   data_src_q_26_ async_data_o_26_
[08/28 23:45:02     38s]   data_src_q_25_ async_data_o_25_
[08/28 23:45:02     38s]   data_src_q_24_ async_data_o_24_
[08/28 23:45:02     38s]   data_src_q_23_ async_data_o_23_
[08/28 23:45:02     38s]   data_src_q_22_ async_data_o_22_
[08/28 23:45:02     38s]   data_src_q_21_ async_data_o_21_
[08/28 23:45:02     38s]   data_src_q_20_ async_data_o_20_
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_19_ async_data_o_19_
[08/28 23:45:02     38s]   data_src_q_18_ async_data_o_18_
[08/28 23:45:02     38s]   data_src_q_17_ async_data_o_17_
[08/28 23:45:02     38s]   data_src_q_16_ async_data_o_16_
[08/28 23:45:02     38s]   data_src_q_15_ async_data_o_15_
[08/28 23:45:02     38s]   data_src_q_14_ async_data_o_14_
[08/28 23:45:02     38s]   data_src_q_13_ async_data_o_13_
[08/28 23:45:02     38s]   data_src_q_12_ async_data_o_12_
[08/28 23:45:02     38s]   data_src_q_11_ async_data_o_11_
[08/28 23:45:02     38s]   data_src_q_10_ async_data_o_10_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:45:02     38s]   data_o_1_ async_data_i_1_
[08/28 23:45:02     38s]   data_o_0_ async_data_i_0_
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:45:02     38s]   data_o_1_ async_data_i_1_
[08/28 23:45:02     38s]   data_o_0_ async_data_i_0_
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/28 23:45:02     38s]   reg_q_2_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/28 23:45:02     38s]   data_dst_q_9_ data_o_9_
[08/28 23:45:02     38s]   data_dst_q_8_ data_o_8_
[08/28 23:45:02     38s]   data_dst_q_7_ data_o_7_
[08/28 23:45:02     38s]   data_dst_q_6_ data_o_6_
[08/28 23:45:02     38s]   data_dst_q_5_ data_o_5_
[08/28 23:45:02     38s]   data_dst_q_4_ data_o_4_
[08/28 23:45:02     38s]   data_dst_q_3_ data_o_3_
[08/28 23:45:02     38s]   data_dst_q_33_ data_o_33_
[08/28 23:45:02     38s]   data_dst_q_32_ data_o_32_
[08/28 23:45:02     38s]   data_dst_q_31_ data_o_31_
[08/28 23:45:02     38s]   data_dst_q_30_ data_o_30_
[08/28 23:45:02     38s]   data_dst_q_2_ data_o_2_
[08/28 23:45:02     38s]   data_dst_q_29_ data_o_29_
[08/28 23:45:02     38s]   data_dst_q_28_ data_o_28_
[08/28 23:45:02     38s]   data_dst_q_27_ data_o_27_
[08/28 23:45:02     38s]   data_dst_q_26_ data_o_26_
[08/28 23:45:02     38s]   data_dst_q_25_ data_o_25_
[08/28 23:45:02     38s]   data_dst_q_24_ data_o_24_
[08/28 23:45:02     38s]   data_dst_q_23_ data_o_23_
[08/28 23:45:02     38s]   data_dst_q_22_ data_o_22_
[08/28 23:45:02     38s]   data_dst_q_21_ data_o_21_
[08/28 23:45:02     38s]   data_dst_q_20_ data_o_20_
[08/28 23:45:02     38s]   data_dst_q_1_ data_o_1_
[08/28 23:45:02     38s]   data_dst_q_19_ data_o_19_
[08/28 23:45:02     38s]   data_dst_q_18_ data_o_18_
[08/28 23:45:02     38s]   data_dst_q_17_ data_o_17_
[08/28 23:45:02     38s]   data_dst_q_16_ data_o_16_
[08/28 23:45:02     38s]   data_dst_q_15_ data_o_15_
[08/28 23:45:02     38s]   data_dst_q_14_ data_o_14_
[08/28 23:45:02     38s]   data_dst_q_13_ data_o_13_
[08/28 23:45:02     38s]   data_dst_q_12_ data_o_12_
[08/28 23:45:02     38s]   data_dst_q_11_ data_o_11_
[08/28 23:45:02     38s]   data_dst_q_10_ data_o_10_
[08/28 23:45:02     38s]   data_dst_q_0_ data_o_0_
[08/28 23:45:02     38s]   ack_dst_q async_ack_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/28 23:45:02     38s]   reg_q_2_ serial_o
[08/28 23:45:02     38s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/28 23:45:02     38s]   req_src_q async_req_o
[08/28 23:45:02     38s]   data_src_q_9_ async_data_o_9_
[08/28 23:45:02     38s]   data_src_q_8_ async_data_o_8_
[08/28 23:45:02     38s]   data_src_q_7_ async_data_o_7_
[08/28 23:45:02     38s]   data_src_q_6_ async_data_o_6_
[08/28 23:45:02     38s]   data_src_q_5_ async_data_o_5_
[08/28 23:45:02     38s]   data_src_q_4_ async_data_o_4_
[08/28 23:45:02     38s]   data_src_q_3_ async_data_o_3_
[08/28 23:45:02     38s]   data_src_q_33_ async_data_o_33_
[08/28 23:45:02     38s]   data_src_q_32_ async_data_o_32_
[08/28 23:45:02     38s]   data_src_q_31_ async_data_o_31_
[08/28 23:45:02     38s]   data_src_q_30_ async_data_o_30_
[08/28 23:45:02     38s]   data_src_q_2_ async_data_o_2_
[08/28 23:45:02     38s]   data_src_q_29_ async_data_o_29_
[08/28 23:45:02     38s]   data_src_q_28_ async_data_o_28_
[08/28 23:45:02     38s]   data_src_q_27_ async_data_o_27_
[08/28 23:45:02     38s]   data_src_q_26_ async_data_o_26_
[08/28 23:45:02     38s]   data_src_q_25_ async_data_o_25_
[08/28 23:45:02     38s]   data_src_q_24_ async_data_o_24_
[08/28 23:45:02     38s]   data_src_q_23_ async_data_o_23_
[08/28 23:45:02     38s]   data_src_q_22_ async_data_o_22_
[08/28 23:45:02     38s]   data_src_q_21_ async_data_o_21_
[08/28 23:45:02     38s]   data_src_q_20_ async_data_o_20_
[08/28 23:45:02     38s]   data_src_q_1_ async_data_o_1_
[08/28 23:45:02     38s]   data_src_q_19_ async_data_o_19_
[08/28 23:45:02     38s]   data_src_q_18_ async_data_o_18_
[08/28 23:45:02     38s]   data_src_q_17_ async_data_o_17_
[08/28 23:45:02     38s]   data_src_q_16_ async_data_o_16_
[08/28 23:45:02     38s]   data_src_q_15_ async_data_o_15_
[08/28 23:45:02     38s]   data_src_q_14_ async_data_o_14_
[08/28 23:45:02     38s]   data_src_q_13_ async_data_o_13_
[08/28 23:45:02     38s]   data_src_q_12_ async_data_o_12_
[08/28 23:45:02     38s]   data_src_q_11_ async_data_o_11_
[08/28 23:45:02     38s]   data_src_q_10_ async_data_o_10_
[08/28 23:45:02     38s]   data_src_q_0_ async_data_o_0_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/28 23:45:02     38s]   obi_rsp_o_6_ _0946_
[08/28 23:45:02     38s]   obi_rsp_o_5_ _0946_
[08/28 23:45:02     38s]   obi_rsp_o_2_ _0946_
[08/28 23:45:02     38s]   obi_rsp_o_1_ obi_req_i_0_
[08/28 23:45:02     38s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/28 23:45:02     38s]   reg_rsp_o_0_ _235_
[08/28 23:45:02     38s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/28 23:45:02     38s]   r_opc_o _1470_
[08/28 23:45:02     38s]   gnt_o _1469_
[08/28 23:45:02     38s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/28 23:45:02     38s]   reg_rsp_o_33_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_32_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_1_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_10_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_11_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_12_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_13_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_14_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_15_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_16_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_17_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_18_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_19_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_20_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_21_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_22_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_23_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_24_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_25_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_26_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_27_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_28_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_29_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_30_ _05969_
[08/28 23:45:02     38s]   reg_rsp_o_31_ _05969_
[08/28 23:45:02     38s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/28 23:45:02     38s]   user_sbr_obi_req_o_73_ _3688_
[08/28 23:45:02     38s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/28 23:45:02     38s]   reg_q_1_ serial_o
[08/28 23:45:02     38s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_38_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_34_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_33_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_37_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_36_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_32_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_35_ _40_
[08/28 23:45:02     38s]   interrupts_o_0_ _41_
[08/28 23:45:02     38s]   interrupts_o_1_ _41_
[08/28 23:45:02     38s]   interrupts_o_2_ _41_
[08/28 23:45:02     38s]   interrupts_o_3_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_0_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_1_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_2_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_3_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_4_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_5_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_6_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_7_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_8_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_9_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_10_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_11_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_12_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_13_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_14_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_15_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_16_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_17_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_18_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_19_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_20_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_21_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_22_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_23_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_24_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_25_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_26_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_27_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_28_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_29_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_30_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_31_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_32_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_33_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_34_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_35_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_36_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_37_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_38_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_39_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_40_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_41_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_42_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_43_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_44_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_45_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_46_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_47_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_48_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_49_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_50_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_51_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_52_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_53_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_54_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_55_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_56_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_57_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_58_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_59_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_60_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_61_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_62_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_63_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_64_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_65_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_66_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_67_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_68_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_69_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_70_ _41_
[08/28 23:45:02     38s]   user_mgr_obi_req_o_71_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_2_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_3_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_7_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_8_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_9_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_10_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_11_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_12_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_13_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_14_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_15_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_16_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_17_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_18_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_19_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_20_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_21_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_22_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_23_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_24_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_25_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_26_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_27_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_28_ _41_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_29_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_30_ _40_
[08/28 23:45:02     38s]   user_sbr_obi_rsp_o_31_ _41_
[08/28 23:45:02     38s] Checking routing tracks.....
[08/28 23:45:02     38s] Checking other grids.....
[08/28 23:45:02     38s] Checking routing blockage.....
[08/28 23:45:02     38s] Checking components.....
[08/28 23:45:02     38s] Checking constraints (guide/region/fence).....
[08/28 23:45:02     38s] Checking groups.....
[08/28 23:45:02     38s] Checking Ptn Core Box.....
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] Checking Preroutes.....
[08/28 23:45:02     38s] No. of regular pre-routes not on tracks : 0 
[08/28 23:45:02     38s]  Design check done.
[08/28 23:45:02     38s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:45:02     38s] Severity  ID               Count  Summary                                  
[08/28 23:45:02     38s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/28 23:45:02     38s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/28 23:45:02     38s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/28 23:45:02     38s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/28 23:45:02     38s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/28 23:45:02     38s] *** Message Summary: 5 warning(s), 0 error(s)
[08/28 23:45:02     38s] 
[08/28 23:45:02     38s] <CMD> clearGlobalNets
[08/28 23:45:02     39s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/28 23:45:02     39s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/28 23:45:02     39s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/28 23:45:02     39s] <CMD> addEndCap
[08/28 23:45:02     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/28 23:45:02     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/28 23:45:02     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/28 23:45:02     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1143.5M
[08/28 23:45:02     39s] #spOpts: VtWidth 
[08/28 23:45:02     39s] All LLGs are deleted
[08/28 23:45:02     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.5M
[08/28 23:45:02     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.5M
[08/28 23:45:02     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1145.5M
[08/28 23:45:02     39s] Core basic site is CoreSite
[08/28 23:45:02     39s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:45:02     39s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:45:02     39s] SiteArray: use 3,092,480 bytes
[08/28 23:45:02     39s] SiteArray: current memory after site array memory allocation 1145.5M
[08/28 23:45:02     39s] SiteArray: FP blocked sites are writable
[08/28 23:45:02     39s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:45:02     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1145.5M
[08/28 23:45:02     39s] Process 0 wires and vias for routing blockage analysis
[08/28 23:45:02     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.020, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.028, MEM:1145.5M
[08/28 23:45:02     39s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1145.5MB).
[08/28 23:45:02     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.060, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1145.5M
[08/28 23:45:02     39s] Minimum row-size in sites for endcap insertion = 7.
[08/28 23:45:02     39s] Minimum number of sites for row blockage       = 1.
[08/28 23:45:02     39s] Inserted 378 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:45:02     39s] Inserted 378 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:45:02     39s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1145.5M
[08/28 23:45:02     39s] For 756 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/28 23:45:02     39s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1145.5M
[08/28 23:45:02     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.5M
[08/28 23:45:02     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.5M
[08/28 23:45:02     39s] All LLGs are deleted
[08/28 23:45:02     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.5M
[08/28 23:45:02     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.5M
[08/28 23:45:02     39s] <CMD> verifyEndCap
[08/28 23:45:02     39s] 
[08/28 23:45:02     39s] ******Begin verifyEndCap******
[08/28 23:45:02     39s] End edge value: 1
[08/28 23:45:02     39s] Outter corner value: 0
[08/28 23:45:02     39s] Inner corner  value: 0
[08/28 23:45:02     39s] Found no problem.
[08/28 23:45:02     39s] ******End verifyEndCap******
[08/28 23:45:02     39s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/28 23:45:02     39s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/28 23:45:02     39s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/28 23:45:02     39s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/28 23:45:02     39s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/28 23:45:02     39s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/28 23:45:02     39s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{640.07 365.06 1444.55 503.84} {640.07 800.84 1444.55 939.62}}
[08/28 23:45:02     39s] 
[08/28 23:45:02     39s] Usage: createRouteBlk [-help] [-cutLayer <layerId|{layerId list}|all>] [-drcRegionLayer <layerId|{layerId list}|all>] [-fills] [-inst <name>] [-layer <layerId|{layerId list}|all>]
[08/28 23:45:02     39s]                       [-trimMetalLayer <layerZ|{layerZ list}|all>] [-name <blk> | -prefixOn ] {-box {x1 y1 x2 y2} | -cover  | -polygon {{x1 y1} {x2 y2}...} | -boxList {{x1 y1} {x2 y2}...}} [-exceptpgnet  | -pgnetonly  | -partial <integer>] [-spacing <float> | -designRuleWidth <float>]
[08/28 23:45:02     39s] 
[08/28 23:45:02     39s] **ERROR: (IMPTCM-37):	Option "-box" requires four floating numbers.
**ERROR: (IMPSE-110):	File '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' line 11: errors out.
### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/28 23:45:02     39s] 
[08/28 23:45:32     42s] <CMD> win
[08/28 23:45:43     43s] <CMD> freeDesign
[08/28 23:45:44     43s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/28 23:45:44     43s] Deleting Cell Server ...
[08/28 23:45:44     43s] -leftEdge ""
[08/28 23:45:44     43s] -prefix ""
[08/28 23:45:44     43s] -rightEdge ""
[08/28 23:45:44     43s] Free PSO.
[08/28 23:45:44     43s] Cleaning up the current multi-corner RC extraction setup.
[08/28 23:45:44     43s] Set DBUPerIGU to 1000.
[08/28 23:45:44     43s] Set net toggle Scale Factor to 1.00
[08/28 23:45:44     43s] Set Shrink Factor to 1.00000
[08/28 23:45:44     44s] Set net toggle Scale Factor to 1.00
[08/28 23:45:44     44s] Set Shrink Factor to 1.00000
[08/28 23:45:44     44s] Set net toggle Scale Factor to 1.00
[08/28 23:45:44     44s] Set Shrink Factor to 1.00000
[08/28 23:45:44     44s] 
[08/28 23:45:44     44s] *** Memory Usage v#1 (Current mem = 954.164M, initial mem = 281.906M) ***
[08/28 23:45:44     44s] 
[08/28 23:45:44     44s] 
[08/28 23:45:44     44s] Info (SM2C): Status of key globals:
[08/28 23:45:44     44s] 	 MMMC-by-default flow     : 1
[08/28 23:45:44     44s] 	 Default MMMC objs envvar : 0
[08/28 23:45:44     44s] 	 Data portability         : 0
[08/28 23:45:44     44s] 	 MMMC PV Emulation        : 0
[08/28 23:45:44     44s] 	 MMMC debug               : 0
[08/28 23:45:44     44s] 	 Init_Design flow         : 1
[08/28 23:45:44     44s] 
[08/28 23:45:44     44s] 
[08/28 23:45:44     44s] 	 CTE SM2C global          : false
[08/28 23:45:44     44s] 	 Reporting view filter    : false
[08/28 23:46:23     47s] <CMD> setMultiCpuUsage -localCpu 4
[08/28 23:46:23     47s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/28 23:46:23     47s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/28 23:46:23     47s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/28 23:46:23     47s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/28 23:46:23     47s] <CMD> setPreference SnapAllCorners 1
[08/28 23:46:23     47s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/28 23:46:23     47s] <CMD> set init_design_uniquify 1
[08/28 23:46:23     47s] <CMD> set init_design_settop 1
[08/28 23:46:23     47s] <CMD> set init_top_cell croc_chip
[08/28 23:46:23     47s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/28 23:46:23     47s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:46:23     47s] <CMD> set init_pwr_net VDD
[08/28 23:46:23     47s] <CMD> set init_gnd_net VSS
[08/28 23:46:23     47s] <CMD> init_design
[08/28 23:46:23     48s] #% Begin Load MMMC data ... (date=08/28 23:46:23, mem=820.9M)
[08/28 23:46:23     48s] #% End Load MMMC data ... (date=08/28 23:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=820.9M, current mem=820.9M)
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/28 23:46:23     48s] Set DBUPerIGU to M1 pitch 480.
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-58' for more detail.
[08/28 23:46:23     48s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/28 23:46:23     48s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/28 23:46:23     48s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/28 23:46:23     48s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:46:23     48s] Type 'man IMPLF-61' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-200' for more detail.
[08/28 23:46:23     48s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/28 23:46:23     48s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:46:23     48s] Type 'man IMPLF-201' for more detail.
[08/28 23:46:23     48s] 
[08/28 23:46:23     48s] viaInitial starts at Thu Aug 28 23:46:23 2025
viaInitial ends at Thu Aug 28 23:46:23 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/28 23:46:23     48s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:46:23     48s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/28 23:46:23     49s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/28 23:46:23     49s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:46:23     49s] Library reading multithread flow ended.
[08/28 23:46:23     49s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/28 23:46:23     49s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/28 23:46:23     49s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/28 23:46:23     49s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     49s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:46:23     49s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:46:23     50s] Library reading multithread flow ended.
[08/28 23:46:23     50s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:00.0, peak res=820.9M, current mem=817.9M)
[08/28 23:46:23     50s] *** End library_loading (cpu=0.03min, real=0.00min, mem=38.5M, fe_cpu=0.83min, fe_real=2.67min, fe_mem=988.7M) ***
[08/28 23:46:24     50s] #% Begin Load netlist data ... (date=08/28 23:46:23, mem=817.9M)
[08/28 23:46:24     50s] *** Begin netlist parsing (mem=988.7M) ***
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:46:24     50s] Type 'man IMPVL-159' for more detail.
[08/28 23:46:24     50s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/28 23:46:24     50s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:24     50s] Created 102 new cells from 26 timing libraries.
[08/28 23:46:24     50s] Reading netlist ...
[08/28 23:46:24     50s] Backslashed names will retain backslash and a trailing blank character.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:46:24     50s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/28 23:46:24     50s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:24     50s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/28 23:46:24     50s] 
[08/28 23:46:24     50s] *** Memory Usage v#1 (Current mem = 988.738M, initial mem = 281.906M) ***
[08/28 23:46:24     50s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=988.7M) ***
[08/28 23:46:24     50s] #% End Load netlist data ... (date=08/28 23:46:24, total cpu=0:00:00.3, real=0:00:00.0, peak res=833.4M, current mem=833.4M)
[08/28 23:46:24     50s] Set top cell to croc_chip.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:46:24     50s] Type 'man IMPTS-282' for more detail.
[08/28 23:46:24     50s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/28 23:46:24     50s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:24     50s] Hooked 232 DB cells to tlib cells.
[08/28 23:46:24     50s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=840.4M, current mem=840.4M)
[08/28 23:46:24     50s] Starting recursive module instantiation check.
[08/28 23:46:24     50s] No recursion found.
[08/28 23:46:24     50s] Building hierarchical netlist for Cell croc_chip ...
[08/28 23:46:24     50s] *** Netlist is unique.
[08/28 23:46:24     50s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/28 23:46:24     50s] ** info: there are 329 modules.
[08/28 23:46:24     50s] ** info: there are 34132 stdCell insts.
[08/28 23:46:24     50s] ** info: there are 64 Pad insts.
[08/28 23:46:24     50s] ** info: there are 2 macros.
[08/28 23:46:24     50s] 
[08/28 23:46:24     50s] *** Memory Usage v#1 (Current mem = 1002.652M, initial mem = 281.906M) ***
[08/28 23:46:24     50s] *info: set bottom ioPad orient R0
[08/28 23:46:24     50s] Initializing I/O assignment ...
[08/28 23:46:24     50s] Adjusting Core to Bottom to: 168.1800.
[08/28 23:46:24     50s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:46:24     50s] Type 'man IMPFP-3961' for more detail.
[08/28 23:46:24     50s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:46:24     50s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:46:24     50s] Set Default Net Delay as 1000 ps.
[08/28 23:46:24     50s] Set Default Net Load as 0.5 pF. 
[08/28 23:46:24     50s] Set Default Input Pin Transition as 0.1 ps.
[08/28 23:46:24     51s] Extraction setup Started 
[08/28 23:46:24     51s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/28 23:46:24     51s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2773' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:46:24     51s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:46:24     51s] Summary of Active RC-Corners : 
[08/28 23:46:24     51s]  
[08/28 23:46:24     51s]  Analysis View: func_view_wc
[08/28 23:46:24     51s]     RC-Corner Name        : default_rc_corner
[08/28 23:46:24     51s]     RC-Corner Index       : 0
[08/28 23:46:24     51s]     RC-Corner Temperature : 25 Celsius
[08/28 23:46:24     51s]     RC-Corner Cap Table   : ''
[08/28 23:46:24     51s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:46:24     51s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:46:24     51s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:46:24     51s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:46:24     51s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:46:24     51s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:46:24     51s]  
[08/28 23:46:24     51s]  Analysis View: func_view_bc
[08/28 23:46:24     51s]     RC-Corner Name        : default_rc_corner
[08/28 23:46:24     51s]     RC-Corner Index       : 0
[08/28 23:46:24     51s]     RC-Corner Temperature : 25 Celsius
[08/28 23:46:24     51s]     RC-Corner Cap Table   : ''
[08/28 23:46:24     51s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:46:24     51s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:46:24     51s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:46:24     51s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:46:24     51s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:46:24     51s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:46:24     51s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:46:24     51s] LayerId::1 widthSet size::1
[08/28 23:46:24     51s] LayerId::2 widthSet size::1
[08/28 23:46:24     51s] LayerId::3 widthSet size::1
[08/28 23:46:24     51s] LayerId::4 widthSet size::1
[08/28 23:46:24     51s] LayerId::5 widthSet size::1
[08/28 23:46:24     51s] LayerId::6 widthSet size::1
[08/28 23:46:24     51s] LayerId::7 widthSet size::1
[08/28 23:46:24     51s] Updating RC grid for preRoute extraction ...
[08/28 23:46:24     51s] Initializing multi-corner resistance tables ...
[08/28 23:46:24     51s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 23:46:24     51s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/28 23:46:24     51s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/28 23:46:24     51s] *Info: initialize multi-corner CTS.
[08/28 23:46:24     51s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=860.1M, current mem=860.1M)
[08/28 23:46:25     51s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:46:25     51s] Current (total cpu=0:00:51.3, real=0:02:42, peak res=1072.2M, current mem=1041.2M)
[08/28 23:46:25     51s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:46:25     51s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1066.8M, current mem=1066.8M)
[08/28 23:46:25     51s] Current (total cpu=0:00:51.4, real=0:02:42, peak res=1072.2M, current mem=1066.8M)
[08/28 23:46:25     51s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:46:25     51s] Current (total cpu=0:00:51.4, real=0:02:42, peak res=1072.2M, current mem=1066.8M)
[08/28 23:46:25     51s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:46:25     51s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.3M, current mem=1067.3M)
[08/28 23:46:25     51s] Current (total cpu=0:00:51.5, real=0:02:42, peak res=1072.2M, current mem=1067.3M)
[08/28 23:46:25     51s] Creating Cell Server ...(0, 1, 1, 1)
[08/28 23:46:25     51s] Summary for sequential cells identification: 
[08/28 23:46:25     51s]   Identified SBFF number: 3
[08/28 23:46:25     51s]   Identified MBFF number: 0
[08/28 23:46:25     51s]   Identified SB Latch number: 0
[08/28 23:46:25     51s]   Identified MB Latch number: 0
[08/28 23:46:25     51s]   Not identified SBFF number: 0
[08/28 23:46:25     51s]   Not identified MBFF number: 0
[08/28 23:46:25     51s]   Not identified SB Latch number: 0
[08/28 23:46:25     51s]   Not identified MB Latch number: 0
[08/28 23:46:25     51s]   Number of sequential cells which are not FFs: 7
[08/28 23:46:25     51s] Total number of combinational cells: 62
[08/28 23:46:25     51s] Total number of sequential cells: 10
[08/28 23:46:25     51s] Total number of tristate cells: 6
[08/28 23:46:25     51s] Total number of level shifter cells: 0
[08/28 23:46:25     51s] Total number of power gating cells: 0
[08/28 23:46:25     51s] Total number of isolation cells: 0
[08/28 23:46:25     51s] Total number of power switch cells: 0
[08/28 23:46:25     51s] Total number of pulse generator cells: 0
[08/28 23:46:25     51s] Total number of always on buffers: 0
[08/28 23:46:25     51s] Total number of retention cells: 0
[08/28 23:46:25     51s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/28 23:46:25     51s] Total number of usable buffers: 5
[08/28 23:46:25     51s] List of unusable buffers:
[08/28 23:46:25     51s] Total number of unusable buffers: 0
[08/28 23:46:25     51s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/28 23:46:25     51s] Total number of usable inverters: 5
[08/28 23:46:25     51s] List of unusable inverters:
[08/28 23:46:25     51s] Total number of unusable inverters: 0
[08/28 23:46:25     51s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/28 23:46:25     51s] Total number of identified usable delay cells: 3
[08/28 23:46:25     51s] List of identified unusable delay cells:
[08/28 23:46:25     51s] Total number of identified unusable delay cells: 0
[08/28 23:46:25     51s] Creating Cell Server, finished. 
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] Deleting Cell Server ...
[08/28 23:46:25     51s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.8M, current mem=1067.8M)
[08/28 23:46:25     51s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 23:46:25     51s] Summary for sequential cells identification: 
[08/28 23:46:25     51s]   Identified SBFF number: 3
[08/28 23:46:25     51s]   Identified MBFF number: 0
[08/28 23:46:25     51s]   Identified SB Latch number: 0
[08/28 23:46:25     51s]   Identified MB Latch number: 0
[08/28 23:46:25     51s]   Not identified SBFF number: 0
[08/28 23:46:25     51s]   Not identified MBFF number: 0
[08/28 23:46:25     51s]   Not identified SB Latch number: 0
[08/28 23:46:25     51s]   Not identified MB Latch number: 0
[08/28 23:46:25     51s]   Number of sequential cells which are not FFs: 7
[08/28 23:46:25     51s]  Visiting view : func_view_wc
[08/28 23:46:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 23:46:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 23:46:25     51s]  Visiting view : func_view_bc
[08/28 23:46:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 23:46:25     51s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 23:46:25     51s]  Setting StdDelay to 37.70
[08/28 23:46:25     51s] Creating Cell Server, finished. 
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:46:25     51s] Severity  ID               Count  Summary                                  
[08/28 23:46:25     51s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/28 23:46:25     51s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/28 23:46:25     51s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/28 23:46:25     51s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/28 23:46:25     51s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/28 23:46:25     51s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/28 23:46:25     51s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/28 23:46:25     51s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/28 23:46:25     51s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/28 23:46:25     51s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/28 23:46:25     51s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/28 23:46:25     51s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/28 23:46:25     51s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/28 23:46:25     51s] *** Message Summary: 497 warning(s), 0 error(s)
[08/28 23:46:25     51s] 
[08/28 23:46:25     51s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 168 168 168 168
[08/28 23:46:25     51s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:46:25     51s] Type 'man IMPFP-3961' for more detail.
[08/28 23:46:25     51s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:46:25     51s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:46:25     51s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/28 23:46:25     51s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/28 23:46:25     51s] #% Begin save design ... (date=08/28 23:46:25, mem=1068.1M)
[08/28 23:46:25     51s] % Begin Save ccopt configuration ... (date=08/28 23:46:25, mem=1068.1M)
[08/28 23:46:25     51s] % End Save ccopt configuration ... (date=08/28 23:46:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.1M, current mem=1068.1M)
[08/28 23:46:25     51s] % Begin Save netlist data ... (date=08/28 23:46:25, mem=1068.1M)
[08/28 23:46:25     51s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 23:46:25     51s] % End Save netlist data ... (date=08/28 23:46:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1083.4M, current mem=1069.4M)
[08/28 23:46:25     51s] Saving symbol-table file in separate thread ...
[08/28 23:46:25     51s] Saving congestion map file in separate thread ...
[08/28 23:46:25     51s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 23:46:25     51s] % Begin Save AAE data ... (date=08/28 23:46:25, mem=1070.4M)
[08/28 23:46:25     51s] Saving AAE Data ...
[08/28 23:46:25     51s] % End Save AAE data ... (date=08/28 23:46:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.4M, current mem=1070.4M)
[08/28 23:46:25     52s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/28 23:46:25     52s] Saving mode setting ...
[08/28 23:46:25     52s] Saving global file ...
[08/28 23:46:25     52s] Saving Drc markers ...
[08/28 23:46:25     52s] ... No Drc file written since there is no markers found.
[08/28 23:46:25     52s] % Begin Save routing data ... (date=08/28 23:46:25, mem=1071.2M)
[08/28 23:46:25     52s] Saving route file ...
[08/28 23:46:26     52s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1205.1M) ***
[08/28 23:46:26     52s] % End Save routing data ... (date=08/28 23:46:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=1071.5M, current mem=1071.5M)
[08/28 23:46:26     52s] Saving special route data file in separate thread ...
[08/28 23:46:26     52s] Saving PG Conn data in separate thread ...
[08/28 23:46:26     52s] Saving placement file in separate thread ...
[08/28 23:46:26     52s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 23:46:26     52s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:26     52s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:26     52s] Save Adaptive View Pruning View Names to Binary file
[08/28 23:46:26     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1219.1M) ***
[08/28 23:46:26     52s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:26     52s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/28 23:46:26     52s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1219.1M) ***
[08/28 23:46:26     52s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:26     52s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:26     52s] % Begin Save power constraints data ... (date=08/28 23:46:26, mem=1072.1M)
[08/28 23:46:26     52s] % End Save power constraints data ... (date=08/28 23:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.1M, current mem=1072.1M)
[08/28 23:46:31     56s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/28 23:46:31     56s] #% End save design ... (date=08/28 23:46:31, total cpu=0:00:05.1, real=0:00:06.0, peak res=1101.7M, current mem=1073.1M)
[08/28 23:46:31     56s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/28 23:46:31     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1212.2M
[08/28 23:46:31     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.2M
[08/28 23:46:31     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1216.2M
[08/28 23:46:31     56s] Core basic site is CoreSite
[08/28 23:46:31     56s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:46:31     56s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:46:31     56s] SiteArray: use 3,092,480 bytes
[08/28 23:46:31     56s] SiteArray: current memory after site array memory allocation 1217.2M
[08/28 23:46:31     56s] SiteArray: FP blocked sites are writable
[08/28 23:46:31     56s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:46:31     56s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1217.2M
[08/28 23:46:31     56s] Process 0 wires and vias for routing blockage analysis
[08/28 23:46:31     56s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1217.2M
[08/28 23:46:31     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.020, MEM:1217.2M
[08/28 23:46:31     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.031, MEM:1217.2M
[08/28 23:46:31     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1217.2MB).
[08/28 23:46:31     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:1217.2M
[08/28 23:46:31     56s] *info: running library checker ... with 4 cpus
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] *info: total 81 cells checked.
[08/28 23:46:31     56s] [check_library] saving report file "check_library.rpt" ... 
[08/28 23:46:31     56s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/28 23:46:31     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1217.2M
[08/28 23:46:31     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:31     56s] All LLGs are deleted
[08/28 23:46:31     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1217.2M
[08/28 23:46:31     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:31     56s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1217.2MB) @(0:00:56.8 - 0:00:56.9).
[08/28 23:46:31     56s] <CMD> deleteRow -all
[08/28 23:46:31     56s] <CMD> initCoreRow
[08/28 23:46:31     56s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:46:31     56s] Type 'man IMPFP-3961' for more detail.
[08/28 23:46:31     56s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:46:31     56s] Type 'man IMPFP-3961' for more detail.
[08/28 23:46:31     56s] <CMD> cutRow
[08/28 23:46:31     56s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/28 23:46:31     56s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:46:31     56s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/28 23:46:31     56s] Checking routing tracks.....
[08/28 23:46:31     56s] Checking other grids.....
[08/28 23:46:31     56s] Checking FINFET Grid is on Manufacture Grid.....
[08/28 23:46:31     56s] Checking core/die box is on Grid.....
[08/28 23:46:31     56s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:46:31     56s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:46:31     56s] Checking snap rule ......
[08/28 23:46:31     56s] Checking Row is on grid......
[08/28 23:46:31     56s] Checking AreaIO row.....
[08/28 23:46:31     56s] Checking row out of die ...
[08/28 23:46:31     56s] Checking routing blockage.....
[08/28 23:46:31     56s] Checking components.....
[08/28 23:46:31     56s] Checking IO Pads out of die...
[08/28 23:46:31     56s] Checking constraints (guide/region/fence).....
[08/28 23:46:31     56s] Checking groups.....
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] Checking Preroutes.....
[08/28 23:46:31     56s] No. of regular pre-routes not on tracks : 0 
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] Reporting Utilizations.....
[08/28 23:46:31     56s] 
[08/28 23:46:31     56s] Core utilization  = 58.094235
[08/28 23:46:31     56s] Effective Utilizations
[08/28 23:46:31     56s] Extracting standard cell pins and blockage ...... 
[08/28 23:46:31     56s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/28 23:46:31     56s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/28 23:46:31     56s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/28 23:46:31     56s] Type 'man IMPTR-2108' for more detail.
[08/28 23:46:31     56s]  As a result, your trialRoute congestion could be incorrect.
[08/28 23:46:31     56s] Pin and blockage extraction finished
[08/28 23:46:31     56s] Extracting macro/IO cell pins and blockage ...... 
[08/28 23:46:31     56s] Pin and blockage extraction finished
[08/28 23:46:31     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1217.2M
[08/28 23:46:31     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1217.2M
[08/28 23:46:31     57s] Core basic site is CoreSite
[08/28 23:46:31     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:46:31     57s] Fast DP-INIT is on for default
[08/28 23:46:31     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:46:31     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.032, REAL:0.023, MEM:1217.2M
[08/28 23:46:31     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.035, MEM:1217.2M
[08/28 23:46:31     57s] Average module density = 0.582.
[08/28 23:46:31     57s] Density for the design = 0.582.
[08/28 23:46:31     57s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 719968 sites (1306310 um^2).
[08/28 23:46:31     57s] Pin Density = 0.1813.
[08/28 23:46:31     57s]             = total # of pins 130541 / total area 719968.
[08/28 23:46:31     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1217.2M
[08/28 23:46:31     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:31     57s] 
[08/28 23:46:31     57s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:46:31     57s] Severity  ID               Count  Summary                                  
[08/28 23:46:31     57s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/28 23:46:31     57s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/28 23:46:31     57s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/28 23:46:31     57s] *** Message Summary: 4 warning(s), 0 error(s)
[08/28 23:46:31     57s] 
[08/28 23:46:31     57s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 375.06}
[08/28 23:46:31     57s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 510.84}
[08/28 23:46:31     57s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/28 23:46:32     57s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/28 23:46:32     57s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/28 23:46:32     57s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/28 23:46:32     57s] OPERPROF: Starting checkPlace at level 1, MEM:1217.2M
[08/28 23:46:32     57s] All LLGs are deleted
[08/28 23:46:32     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1217.2M
[08/28 23:46:32     57s] Core basic site is CoreSite
[08/28 23:46:32     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:46:32     57s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:46:32     57s] SiteArray: use 3,092,480 bytes
[08/28 23:46:32     57s] SiteArray: current memory after site array memory allocation 1217.2M
[08/28 23:46:32     57s] SiteArray: FP blocked sites are writable
[08/28 23:46:32     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:46:32     57s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1217.2M
[08/28 23:46:32     57s] Process 0 wires and vias for routing blockage analysis
[08/28 23:46:32     57s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.017, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1217.2M
[08/28 23:46:32     57s] Begin checking placement ... (start mem=1217.2M, init mem=1217.2M)
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Running CheckPlace using 4 threads!...
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ...checkPlace MT is done!
[08/28 23:46:32     57s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1217.2M
[08/28 23:46:32     57s] *info: Recommended don't use cell = 0           
[08/28 23:46:32     57s] *info: Placed = 2              (Fixed = 2)
[08/28 23:46:32     57s] *info: Unplaced = 34132       
[08/28 23:46:32     57s] Placement Density:53.11%(574165/1081147)
[08/28 23:46:32     57s] Placement Density (including fixed std cells):53.11%(574165/1081147)
[08/28 23:46:32     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:32     57s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1217.2M)
[08/28 23:46:32     57s] OPERPROF: Finished checkPlace at level 1, CPU:0.088, REAL:0.081, MEM:1217.2M
[08/28 23:46:32     57s] ############################################################################
[08/28 23:46:32     57s] # Innovus Netlist Design Rule Check
[08/28 23:46:32     57s] # Thu Aug 28 23:46:32 2025

[08/28 23:46:32     57s] ############################################################################
[08/28 23:46:32     57s] Design: croc_chip
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ------ Design Summary:
[08/28 23:46:32     57s] Total Standard Cell Number   (cells) : 34132
[08/28 23:46:32     57s] Total Block Cell Number      (cells) : 2
[08/28 23:46:32     57s] Total I/O Pad Cell Number    (cells) : 64
[08/28 23:46:32     57s] Total Standard Cell Area     ( um^2) : 574165.07
[08/28 23:46:32     57s] Total Block Cell Area        ( um^2) : 186361.07
[08/28 23:46:32     57s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ------ Design Statistics:
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Number of Instances            : 34198
[08/28 23:46:32     57s] Number of Non-uniquified Insts : 34197
[08/28 23:46:32     57s] Number of Nets                 : 40173
[08/28 23:46:32     57s] Average number of Pins per Net : 3.25
[08/28 23:46:32     57s] Maximum number of Pins in Net  : 5002
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ------ I/O Port summary
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Number of Primary I/O Ports    : 48
[08/28 23:46:32     57s] Number of Input Ports          : 9
[08/28 23:46:32     57s] Number of Output Ports         : 7
[08/28 23:46:32     57s] Number of Bidirectional Ports  : 32
[08/28 23:46:32     57s] Number of Power/Ground Ports   : 0
[08/28 23:46:32     57s] Number of Floating Ports                     *: 0
[08/28 23:46:32     57s] Number of Ports Connected to Multiple Pads   *: 0
[08/28 23:46:32     57s] Number of Ports Connected to Core Instances   : 0
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ------ Design Rule Checking:
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Number of Output Pins connect to Power/Ground *: 0
[08/28 23:46:32     57s] Number of Insts with Input Pins tied together ?: 100
[08/28 23:46:32     57s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/28 23:46:32     57s] Number of Input/InOut Floating Pins            : 0
[08/28 23:46:32     57s] Number of Output Floating Pins                 : 0
[08/28 23:46:32     57s] Number of Output Term Marked TieHi/Lo         *: 0
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/28 23:46:32     57s] Number of nets with tri-state drivers          : 32
[08/28 23:46:32     57s] Number of nets with parallel drivers           : 0
[08/28 23:46:32     57s] Number of nets with multiple drivers           : 0
[08/28 23:46:32     57s] Number of nets with no driver (No FanIn)       : 0
[08/28 23:46:32     57s] Number of Output Floating nets (No FanOut)     : 5291
[08/28 23:46:32     57s] Number of High Fanout nets (>50)               : 10
[08/28 23:46:32     57s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/28 23:46:32     57s] Checking for any assigns in the netlist...
[08/28 23:46:32     57s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/28 23:46:32     57s]   csr_pmp_cfg_o_0_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_1_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_2_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_3_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_4_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_5_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_6_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_7_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_8_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_9_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_10_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_11_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_12_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_13_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_14_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_15_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_16_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_17_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_18_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_19_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_20_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_21_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_22_ _3288_
[08/28 23:46:32     57s]   csr_pmp_cfg_o_23_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_0_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_1_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_2_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_3_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_4_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_5_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_6_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_7_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_8_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_9_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_10_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_11_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_12_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_13_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_14_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_15_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_16_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_17_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_18_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_19_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_20_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_21_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_22_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_23_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_24_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_25_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_26_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_27_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_28_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_29_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_30_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_31_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_32_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_33_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_34_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_35_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_36_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_37_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_38_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_39_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_40_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_41_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_42_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_43_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_44_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_45_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_46_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_47_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_48_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_49_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_50_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_51_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_52_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_53_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_54_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_55_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_56_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_57_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_58_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_59_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_60_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_61_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_62_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_63_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_64_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_65_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_66_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_67_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_68_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_69_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_70_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_71_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_72_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_73_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_74_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_75_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_76_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_77_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_78_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_79_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_80_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_81_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_82_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_83_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_84_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_85_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_86_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_87_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_88_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_89_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_90_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_91_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_92_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_93_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_94_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_95_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_96_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_97_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_98_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_99_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_100_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_101_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_102_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_103_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_104_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_105_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_106_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_107_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_108_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_109_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_110_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_111_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_112_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_113_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_114_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_115_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_116_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_117_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_118_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_119_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_120_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_121_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_122_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_123_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_124_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_125_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_126_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_127_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_128_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_129_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_130_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_131_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_132_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_133_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_134_ _3288_
[08/28 23:46:32     57s]   csr_pmp_addr_o_135_ _3288_
[08/28 23:46:32     57s]   csr_pmp_mseccfg_o_0_ _3288_
[08/28 23:46:32     57s]   csr_pmp_mseccfg_o_1_ _3288_
[08/28 23:46:32     57s]   csr_pmp_mseccfg_o_2_ _3288_
[08/28 23:46:32     57s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/28 23:46:32     57s]   data_addr_o_0_ _4950_
[08/28 23:46:32     57s]   data_addr_o_1_ _4950_
[08/28 23:46:32     57s]   instr_addr_o_0_ _4950_
[08/28 23:46:32     57s]   instr_addr_o_1_ _4950_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:46:32     57s]   data_o_1_ async_data_i_1_
[08/28 23:46:32     57s]   data_o_0_ async_data_i_0_
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s]   data_o_0_ async_data_i_0_
[08/28 23:46:32     57s]   data_o_1_ async_data_i_1_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/28 23:46:32     57s]   reg_q_2_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/28 23:46:32     57s]   data_dst_q_9_ data_o_9_
[08/28 23:46:32     57s]   data_dst_q_8_ data_o_8_
[08/28 23:46:32     57s]   data_dst_q_7_ data_o_7_
[08/28 23:46:32     57s]   data_dst_q_6_ data_o_6_
[08/28 23:46:32     57s]   data_dst_q_5_ data_o_5_
[08/28 23:46:32     57s]   data_dst_q_4_ data_o_4_
[08/28 23:46:32     57s]   data_dst_q_40_ data_o_40_
[08/28 23:46:32     57s]   data_dst_q_3_ data_o_3_
[08/28 23:46:32     57s]   data_dst_q_39_ data_o_39_
[08/28 23:46:32     57s]   data_dst_q_38_ data_o_38_
[08/28 23:46:32     57s]   data_dst_q_37_ data_o_37_
[08/28 23:46:32     57s]   data_dst_q_36_ data_o_36_
[08/28 23:46:32     57s]   data_dst_q_35_ data_o_35_
[08/28 23:46:32     57s]   data_dst_q_34_ data_o_34_
[08/28 23:46:32     57s]   data_dst_q_33_ data_o_33_
[08/28 23:46:32     57s]   data_dst_q_32_ data_o_32_
[08/28 23:46:32     57s]   data_dst_q_31_ data_o_31_
[08/28 23:46:32     57s]   data_dst_q_30_ data_o_30_
[08/28 23:46:32     57s]   data_dst_q_2_ data_o_2_
[08/28 23:46:32     57s]   data_dst_q_29_ data_o_29_
[08/28 23:46:32     57s]   data_dst_q_28_ data_o_28_
[08/28 23:46:32     57s]   data_dst_q_27_ data_o_27_
[08/28 23:46:32     57s]   data_dst_q_26_ data_o_26_
[08/28 23:46:32     57s]   data_dst_q_25_ data_o_25_
[08/28 23:46:32     57s]   data_dst_q_24_ data_o_24_
[08/28 23:46:32     57s]   data_dst_q_23_ data_o_23_
[08/28 23:46:32     57s]   data_dst_q_22_ data_o_22_
[08/28 23:46:32     57s]   data_dst_q_21_ data_o_21_
[08/28 23:46:32     57s]   data_dst_q_20_ data_o_20_
[08/28 23:46:32     57s]   data_dst_q_1_ data_o_1_
[08/28 23:46:32     57s]   data_dst_q_19_ data_o_19_
[08/28 23:46:32     57s]   data_dst_q_18_ data_o_18_
[08/28 23:46:32     57s]   data_dst_q_17_ data_o_17_
[08/28 23:46:32     57s]   data_dst_q_16_ data_o_16_
[08/28 23:46:32     57s]   data_dst_q_15_ data_o_15_
[08/28 23:46:32     57s]   data_dst_q_14_ data_o_14_
[08/28 23:46:32     57s]   data_dst_q_13_ data_o_13_
[08/28 23:46:32     57s]   data_dst_q_12_ data_o_12_
[08/28 23:46:32     57s]   data_dst_q_11_ data_o_11_
[08/28 23:46:32     57s]   data_dst_q_10_ data_o_10_
[08/28 23:46:32     57s]   data_dst_q_0_ data_o_0_
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/28 23:46:32     57s]   reg_q_2_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_9_ async_data_o_9_
[08/28 23:46:32     57s]   data_src_q_8_ async_data_o_8_
[08/28 23:46:32     57s]   data_src_q_7_ async_data_o_7_
[08/28 23:46:32     57s]   data_src_q_6_ async_data_o_6_
[08/28 23:46:32     57s]   data_src_q_5_ async_data_o_5_
[08/28 23:46:32     57s]   data_src_q_4_ async_data_o_4_
[08/28 23:46:32     57s]   data_src_q_40_ async_data_o_40_
[08/28 23:46:32     57s]   data_src_q_3_ async_data_o_3_
[08/28 23:46:32     57s]   data_src_q_39_ async_data_o_39_
[08/28 23:46:32     57s]   data_src_q_38_ async_data_o_38_
[08/28 23:46:32     57s]   data_src_q_37_ async_data_o_37_
[08/28 23:46:32     57s]   data_src_q_36_ async_data_o_36_
[08/28 23:46:32     57s]   data_src_q_35_ async_data_o_35_
[08/28 23:46:32     57s]   data_src_q_34_ async_data_o_34_
[08/28 23:46:32     57s]   data_src_q_33_ async_data_o_33_
[08/28 23:46:32     57s]   data_src_q_32_ async_data_o_32_
[08/28 23:46:32     57s]   data_src_q_31_ async_data_o_31_
[08/28 23:46:32     57s]   data_src_q_30_ async_data_o_30_
[08/28 23:46:32     57s]   data_src_q_2_ async_data_o_2_
[08/28 23:46:32     57s]   data_src_q_29_ async_data_o_29_
[08/28 23:46:32     57s]   data_src_q_28_ async_data_o_28_
[08/28 23:46:32     57s]   data_src_q_27_ async_data_o_27_
[08/28 23:46:32     57s]   data_src_q_26_ async_data_o_26_
[08/28 23:46:32     57s]   data_src_q_25_ async_data_o_25_
[08/28 23:46:32     57s]   data_src_q_24_ async_data_o_24_
[08/28 23:46:32     57s]   data_src_q_23_ async_data_o_23_
[08/28 23:46:32     57s]   data_src_q_22_ async_data_o_22_
[08/28 23:46:32     57s]   data_src_q_21_ async_data_o_21_
[08/28 23:46:32     57s]   data_src_q_20_ async_data_o_20_
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_19_ async_data_o_19_
[08/28 23:46:32     57s]   data_src_q_18_ async_data_o_18_
[08/28 23:46:32     57s]   data_src_q_17_ async_data_o_17_
[08/28 23:46:32     57s]   data_src_q_16_ async_data_o_16_
[08/28 23:46:32     57s]   data_src_q_15_ async_data_o_15_
[08/28 23:46:32     57s]   data_src_q_14_ async_data_o_14_
[08/28 23:46:32     57s]   data_src_q_13_ async_data_o_13_
[08/28 23:46:32     57s]   data_src_q_12_ async_data_o_12_
[08/28 23:46:32     57s]   data_src_q_11_ async_data_o_11_
[08/28 23:46:32     57s]   data_src_q_10_ async_data_o_10_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:46:32     57s]   data_o_1_ async_data_i_1_
[08/28 23:46:32     57s]   data_o_0_ async_data_i_0_
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:46:32     57s]   data_o_1_ async_data_i_1_
[08/28 23:46:32     57s]   data_o_0_ async_data_i_0_
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/28 23:46:32     57s]   reg_q_2_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/28 23:46:32     57s]   data_dst_q_9_ data_o_9_
[08/28 23:46:32     57s]   data_dst_q_8_ data_o_8_
[08/28 23:46:32     57s]   data_dst_q_7_ data_o_7_
[08/28 23:46:32     57s]   data_dst_q_6_ data_o_6_
[08/28 23:46:32     57s]   data_dst_q_5_ data_o_5_
[08/28 23:46:32     57s]   data_dst_q_4_ data_o_4_
[08/28 23:46:32     57s]   data_dst_q_3_ data_o_3_
[08/28 23:46:32     57s]   data_dst_q_33_ data_o_33_
[08/28 23:46:32     57s]   data_dst_q_32_ data_o_32_
[08/28 23:46:32     57s]   data_dst_q_31_ data_o_31_
[08/28 23:46:32     57s]   data_dst_q_30_ data_o_30_
[08/28 23:46:32     57s]   data_dst_q_2_ data_o_2_
[08/28 23:46:32     57s]   data_dst_q_29_ data_o_29_
[08/28 23:46:32     57s]   data_dst_q_28_ data_o_28_
[08/28 23:46:32     57s]   data_dst_q_27_ data_o_27_
[08/28 23:46:32     57s]   data_dst_q_26_ data_o_26_
[08/28 23:46:32     57s]   data_dst_q_25_ data_o_25_
[08/28 23:46:32     57s]   data_dst_q_24_ data_o_24_
[08/28 23:46:32     57s]   data_dst_q_23_ data_o_23_
[08/28 23:46:32     57s]   data_dst_q_22_ data_o_22_
[08/28 23:46:32     57s]   data_dst_q_21_ data_o_21_
[08/28 23:46:32     57s]   data_dst_q_20_ data_o_20_
[08/28 23:46:32     57s]   data_dst_q_1_ data_o_1_
[08/28 23:46:32     57s]   data_dst_q_19_ data_o_19_
[08/28 23:46:32     57s]   data_dst_q_18_ data_o_18_
[08/28 23:46:32     57s]   data_dst_q_17_ data_o_17_
[08/28 23:46:32     57s]   data_dst_q_16_ data_o_16_
[08/28 23:46:32     57s]   data_dst_q_15_ data_o_15_
[08/28 23:46:32     57s]   data_dst_q_14_ data_o_14_
[08/28 23:46:32     57s]   data_dst_q_13_ data_o_13_
[08/28 23:46:32     57s]   data_dst_q_12_ data_o_12_
[08/28 23:46:32     57s]   data_dst_q_11_ data_o_11_
[08/28 23:46:32     57s]   data_dst_q_10_ data_o_10_
[08/28 23:46:32     57s]   data_dst_q_0_ data_o_0_
[08/28 23:46:32     57s]   ack_dst_q async_ack_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/28 23:46:32     57s]   reg_q_2_ serial_o
[08/28 23:46:32     57s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/28 23:46:32     57s]   req_src_q async_req_o
[08/28 23:46:32     57s]   data_src_q_9_ async_data_o_9_
[08/28 23:46:32     57s]   data_src_q_8_ async_data_o_8_
[08/28 23:46:32     57s]   data_src_q_7_ async_data_o_7_
[08/28 23:46:32     57s]   data_src_q_6_ async_data_o_6_
[08/28 23:46:32     57s]   data_src_q_5_ async_data_o_5_
[08/28 23:46:32     57s]   data_src_q_4_ async_data_o_4_
[08/28 23:46:32     57s]   data_src_q_3_ async_data_o_3_
[08/28 23:46:32     57s]   data_src_q_33_ async_data_o_33_
[08/28 23:46:32     57s]   data_src_q_32_ async_data_o_32_
[08/28 23:46:32     57s]   data_src_q_31_ async_data_o_31_
[08/28 23:46:32     57s]   data_src_q_30_ async_data_o_30_
[08/28 23:46:32     57s]   data_src_q_2_ async_data_o_2_
[08/28 23:46:32     57s]   data_src_q_29_ async_data_o_29_
[08/28 23:46:32     57s]   data_src_q_28_ async_data_o_28_
[08/28 23:46:32     57s]   data_src_q_27_ async_data_o_27_
[08/28 23:46:32     57s]   data_src_q_26_ async_data_o_26_
[08/28 23:46:32     57s]   data_src_q_25_ async_data_o_25_
[08/28 23:46:32     57s]   data_src_q_24_ async_data_o_24_
[08/28 23:46:32     57s]   data_src_q_23_ async_data_o_23_
[08/28 23:46:32     57s]   data_src_q_22_ async_data_o_22_
[08/28 23:46:32     57s]   data_src_q_21_ async_data_o_21_
[08/28 23:46:32     57s]   data_src_q_20_ async_data_o_20_
[08/28 23:46:32     57s]   data_src_q_1_ async_data_o_1_
[08/28 23:46:32     57s]   data_src_q_19_ async_data_o_19_
[08/28 23:46:32     57s]   data_src_q_18_ async_data_o_18_
[08/28 23:46:32     57s]   data_src_q_17_ async_data_o_17_
[08/28 23:46:32     57s]   data_src_q_16_ async_data_o_16_
[08/28 23:46:32     57s]   data_src_q_15_ async_data_o_15_
[08/28 23:46:32     57s]   data_src_q_14_ async_data_o_14_
[08/28 23:46:32     57s]   data_src_q_13_ async_data_o_13_
[08/28 23:46:32     57s]   data_src_q_12_ async_data_o_12_
[08/28 23:46:32     57s]   data_src_q_11_ async_data_o_11_
[08/28 23:46:32     57s]   data_src_q_10_ async_data_o_10_
[08/28 23:46:32     57s]   data_src_q_0_ async_data_o_0_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/28 23:46:32     57s]   obi_rsp_o_6_ _0946_
[08/28 23:46:32     57s]   obi_rsp_o_5_ _0946_
[08/28 23:46:32     57s]   obi_rsp_o_2_ _0946_
[08/28 23:46:32     57s]   obi_rsp_o_1_ obi_req_i_0_
[08/28 23:46:32     57s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/28 23:46:32     57s]   reg_rsp_o_0_ _235_
[08/28 23:46:32     57s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/28 23:46:32     57s]   r_opc_o _1470_
[08/28 23:46:32     57s]   gnt_o _1469_
[08/28 23:46:32     57s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/28 23:46:32     57s]   reg_rsp_o_33_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_32_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_1_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_10_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_11_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_12_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_13_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_14_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_15_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_16_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_17_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_18_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_19_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_20_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_21_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_22_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_23_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_24_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_25_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_26_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_27_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_28_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_29_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_30_ _05969_
[08/28 23:46:32     57s]   reg_rsp_o_31_ _05969_
[08/28 23:46:32     57s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/28 23:46:32     57s]   user_sbr_obi_req_o_73_ _3688_
[08/28 23:46:32     57s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/28 23:46:32     57s]   reg_q_1_ serial_o
[08/28 23:46:32     57s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_38_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_34_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_33_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_37_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_36_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_32_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_35_ _40_
[08/28 23:46:32     57s]   interrupts_o_0_ _41_
[08/28 23:46:32     57s]   interrupts_o_1_ _41_
[08/28 23:46:32     57s]   interrupts_o_2_ _41_
[08/28 23:46:32     57s]   interrupts_o_3_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_0_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_1_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_2_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_3_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_4_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_5_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_6_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_7_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_8_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_9_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_10_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_11_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_12_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_13_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_14_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_15_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_16_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_17_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_18_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_19_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_20_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_21_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_22_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_23_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_24_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_25_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_26_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_27_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_28_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_29_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_30_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_31_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_32_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_33_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_34_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_35_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_36_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_37_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_38_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_39_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_40_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_41_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_42_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_43_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_44_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_45_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_46_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_47_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_48_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_49_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_50_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_51_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_52_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_53_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_54_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_55_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_56_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_57_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_58_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_59_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_60_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_61_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_62_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_63_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_64_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_65_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_66_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_67_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_68_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_69_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_70_ _41_
[08/28 23:46:32     57s]   user_mgr_obi_req_o_71_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_2_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_3_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_7_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_8_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_9_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_10_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_11_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_12_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_13_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_14_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_15_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_16_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_17_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_18_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_19_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_20_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_21_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_22_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_23_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_24_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_25_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_26_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_27_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_28_ _41_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_29_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_30_ _40_
[08/28 23:46:32     57s]   user_sbr_obi_rsp_o_31_ _41_
[08/28 23:46:32     57s] Checking routing tracks.....
[08/28 23:46:32     57s] Checking other grids.....
[08/28 23:46:32     57s] Checking routing blockage.....
[08/28 23:46:32     57s] Checking components.....
[08/28 23:46:32     57s] Checking constraints (guide/region/fence).....
[08/28 23:46:32     57s] Checking groups.....
[08/28 23:46:32     57s] Checking Ptn Core Box.....
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Checking Preroutes.....
[08/28 23:46:32     57s] No. of regular pre-routes not on tracks : 0 
[08/28 23:46:32     57s]  Design check done.
[08/28 23:46:32     57s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:46:32     57s] Severity  ID               Count  Summary                                  
[08/28 23:46:32     57s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/28 23:46:32     57s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/28 23:46:32     57s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/28 23:46:32     57s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/28 23:46:32     57s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/28 23:46:32     57s] *** Message Summary: 5 warning(s), 0 error(s)
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] <CMD> clearGlobalNets
[08/28 23:46:32     57s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/28 23:46:32     57s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/28 23:46:32     57s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/28 23:46:32     57s] <CMD> addEndCap
[08/28 23:46:32     57s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/28 23:46:32     57s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/28 23:46:32     57s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/28 23:46:32     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1217.2M
[08/28 23:46:32     57s] #spOpts: VtWidth 
[08/28 23:46:32     57s] All LLGs are deleted
[08/28 23:46:32     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1217.2M
[08/28 23:46:32     57s] Core basic site is CoreSite
[08/28 23:46:32     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:46:32     57s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:46:32     57s] SiteArray: use 3,092,480 bytes
[08/28 23:46:32     57s] SiteArray: current memory after site array memory allocation 1217.2M
[08/28 23:46:32     57s] SiteArray: FP blocked sites are writable
[08/28 23:46:32     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:46:32     57s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1217.2M
[08/28 23:46:32     57s] Process 0 wires and vias for routing blockage analysis
[08/28 23:46:32     57s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.016, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.023, MEM:1217.2M
[08/28 23:46:32     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1217.2MB).
[08/28 23:46:32     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.051, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1217.2M
[08/28 23:46:32     57s] Minimum row-size in sites for endcap insertion = 7.
[08/28 23:46:32     57s] Minimum number of sites for row blockage       = 1.
[08/28 23:46:32     57s] Inserted 376 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:46:32     57s] Inserted 376 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:46:32     57s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1217.2M
[08/28 23:46:32     57s] For 752 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/28 23:46:32     57s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:32     57s] All LLGs are deleted
[08/28 23:46:32     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1217.2M
[08/28 23:46:32     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[08/28 23:46:32     57s] <CMD> verifyEndCap
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] ******Begin verifyEndCap******
[08/28 23:46:32     57s] End edge value: 1
[08/28 23:46:32     57s] Outter corner value: 0
[08/28 23:46:32     57s] Inner corner  value: 0
[08/28 23:46:32     57s] Found no problem.
[08/28 23:46:32     57s] ******End verifyEndCap******
[08/28 23:46:32     57s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/28 23:46:32     57s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/28 23:46:32     57s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/28 23:46:32     57s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/28 23:46:32     57s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/28 23:46:32     57s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/28 23:46:32     57s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{640.07 365.06 1444.55 639.62}}
[08/28 23:46:32     57s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/28 23:46:32     57s] #% Begin sroute (date=08/28 23:46:32, mem=1078.5M)
[08/28 23:46:32     57s] *** Begin SPECIAL ROUTE on Thu Aug 28 23:46:32 2025 ***
[08/28 23:46:32     57s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/28 23:46:32     57s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Begin option processing ...
[08/28 23:46:32     57s] srouteConnectPowerBump set to false
[08/28 23:46:32     57s] routeSelectNet set to "VDD VSS"
[08/28 23:46:32     57s] routeSpecial set to true
[08/28 23:46:32     57s] srouteBlockPin set to "useLef"
[08/28 23:46:32     57s] srouteBottomLayerLimit set to 1
[08/28 23:46:32     57s] srouteBottomTargetLayerLimit set to 1
[08/28 23:46:32     57s] srouteConnectConverterPin set to false
[08/28 23:46:32     57s] srouteConnectPadPin set to false
[08/28 23:46:32     57s] srouteCrossoverViaBottomLayer set to 1
[08/28 23:46:32     57s] srouteCrossoverViaTopLayer set to 7
[08/28 23:46:32     57s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/28 23:46:32     57s] srouteFollowCorePinEnd set to 3
[08/28 23:46:32     57s] srouteFollowPadPin set to false
[08/28 23:46:32     57s] srouteJogControl set to "preferWithChanges differentLayer"
[08/28 23:46:32     57s] sroutePadPinAllPorts set to true
[08/28 23:46:32     57s] sroutePreserveExistingRoutes set to true
[08/28 23:46:32     57s] srouteRoutePowerBarPortOnBothDir set to true
[08/28 23:46:32     57s] srouteStopBlockPin set to "nearestTarget"
[08/28 23:46:32     57s] srouteTopLayerLimit set to 7
[08/28 23:46:32     57s] srouteTopTargetLayerLimit set to 7
[08/28 23:46:32     57s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2096.00 megs.
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Reading DB technology information...
[08/28 23:46:32     57s] Finished reading DB technology information.
[08/28 23:46:32     57s] Reading floorplan and netlist information...
[08/28 23:46:32     57s] Finished reading floorplan and netlist information.
[08/28 23:46:32     57s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/28 23:46:32     57s] Read in 89 macros, 57 used
[08/28 23:46:32     57s] Read in 865 components
[08/28 23:46:32     57s]   799 core components: 47 unplaced, 0 placed, 752 fixed
[08/28 23:46:32     57s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/28 23:46:32     57s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/28 23:46:32     57s] Read in 48 logical pins
[08/28 23:46:32     57s] Read in 4 blockages
[08/28 23:46:32     57s] Read in 48 nets
[08/28 23:46:32     57s] Read in 2 special nets
[08/28 23:46:32     57s] Read in 1610 terminals
[08/28 23:46:32     57s] 2 nets selected.
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] Begin power routing ...
[08/28 23:46:32     57s] CPU time for FollowPin 0 seconds
[08/28 23:46:32     57s] CPU time for FollowPin 0 seconds
[08/28 23:46:32     57s]   Number of Block ports routed: 0  open: 400
[08/28 23:46:32     57s]   Number of Stripe ports routed: 0
[08/28 23:46:32     57s]   Number of Core ports routed: 0  open: 752
[08/28 23:46:32     57s]   Number of Power Bump ports routed: 0
[08/28 23:46:32     57s]   Number of Followpin connections: 376
[08/28 23:46:32     57s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2106.00 megs.
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s]  Begin updating DB with routing results ...
[08/28 23:46:32     57s]  Updating DB with 0 via definition ...
[08/28 23:46:32     57s] sroute created 376 wires.
[08/28 23:46:32     57s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/28 23:46:32     57s] +--------+----------------+----------------+
[08/28 23:46:32     57s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:32     57s] +--------+----------------+----------------+
[08/28 23:46:32     57s] | Metal1 |       376      |       NA       |
[08/28 23:46:32     57s] +--------+----------------+----------------+
[08/28 23:46:32     57s] #% End sroute (date=08/28 23:46:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1086.4M, current mem=1086.4M)
[08/28 23:46:32     57s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/28 23:46:32     57s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/28 23:46:32     57s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{348.0 348.0 1492.32 1492.02}}
[08/28 23:46:32     57s] 
[08/28 23:46:32     57s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1225.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_426' was increased to (1490.939941 869.640015) (1492.319946 873.659973) because cell geometry (1490.939941 873.179993) (1492.319946 873.659973) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_425' was increased to (348.000000 869.640015) (349.380005 873.659973) because cell geometry (348.000000 873.179993) (349.380005 873.659973) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1490.939941 865.859985) (1492.319946 869.880005) because cell geometry (1490.939941 869.400024) (1492.319946 869.880005) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (348.000000 865.859985) (349.380005 869.880005) because cell geometry (348.000000 869.400024) (349.380005 869.880005) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_82' was increased to (638.460022 431.160004) (639.840027 435.179993) because cell geometry (638.460022 434.700012) (639.840027 435.179993) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_81' was increased to (348.000000 431.160004) (349.380005 435.179993) because cell geometry (348.000000 434.700012) (349.380005 435.179993) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_77' was increased to (348.000000 427.380005) (349.380005 431.399994) because cell geometry (348.000000 430.920013) (349.380005 431.399994) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_73' was increased to (348.000000 423.600006) (349.380005 427.619995) because cell geometry (348.000000 427.140015) (349.380005 427.619995) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_69' was increased to (348.000000 419.820007) (349.380005 423.839996) because cell geometry (348.000000 423.359985) (349.380005 423.839996) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_65' was increased to (348.000000 416.040009) (349.380005 420.059998) because cell geometry (348.000000 419.579987) (349.380005 420.059998) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_61' was increased to (348.000000 412.260010) (349.380005 416.279999) because cell geometry (348.000000 415.799988) (349.380005 416.279999) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_57' was increased to (348.000000 408.480011) (349.380005 412.500000) because cell geometry (348.000000 412.019989) (349.380005 412.500000) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_53' was increased to (348.000000 404.700012) (349.380005 408.720001) because cell geometry (348.000000 408.239990) (349.380005 408.720001) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_49' was increased to (348.000000 400.920013) (349.380005 404.940002) because cell geometry (348.000000 404.459991) (349.380005 404.940002) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_45' was increased to (348.000000 397.140015) (349.380005 401.160004) because cell geometry (348.000000 400.679993) (349.380005 401.160004) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (348.000000 382.019989) (349.380005 386.040009) because cell geometry (348.000000 385.559998) (349.380005 386.040009) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (348.000000 378.239990) (349.380005 382.260010) because cell geometry (348.000000 381.779999) (349.380005 382.260010) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (348.000000 374.459991) (349.380005 378.480011) because cell geometry (348.000000 378.000000) (349.380005 378.480011) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (348.000000 370.679993) (349.380005 374.700012) because cell geometry (348.000000 374.220001) (349.380005 374.700012) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (348.000000 366.899994) (349.380005 370.920013) because cell geometry (348.000000 370.440002) (349.380005 370.920013) was outside the original block boundary.
[08/28 23:46:32     57s] Type 'man IMPPP-133' for more detail.
[08/28 23:46:32     57s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/28 23:46:32     57s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:32     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:32     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:32     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:32     57s] Starting stripe generation ...
[08/28 23:46:32     57s] Non-Default Mode Option Settings :
[08/28 23:46:32     57s]   -stapling_nets_style side_to_side
[08/28 23:46:32     57s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:32     57s] Stripe generation is complete.
[08/28 23:46:32     57s] vias are now being generated.
[08/28 23:46:32     57s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:33     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:33     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:33     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:33     58s] addStripe created 363 wires.
[08/28 23:46:33     58s] ViaGen created 38474 vias, deleted 0 via to avoid violation.
[08/28 23:46:33     58s] +--------+----------------+----------------+
[08/28 23:46:33     58s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:33     58s] +--------+----------------+----------------+
[08/28 23:46:33     58s] |  Via1  |      19237     |        0       |
[08/28 23:46:33     58s] |  Via2  |      19237     |        0       |
[08/28 23:46:33     58s] | Metal3 |       363      |       NA       |
[08/28 23:46:33     58s] +--------+----------------+----------------+
[08/28 23:46:33     58s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/28 23:46:33     58s] -stacked_via_bottom_layer bottomLayer
[08/28 23:46:33     58s] -stacked_via_top_layer topLayer
[08/28 23:46:33     58s] -stapling_nets_style end_to_end
[08/28 23:46:33     58s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/28 23:46:33     58s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{348.0 348.0 1492.32 1492.02}}
[08/28 23:46:33     58s] 
[08/28 23:46:33     58s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1225.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:33     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:33     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:33     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:33     58s] Starting stripe generation ...
[08/28 23:46:33     58s] Non-Default Mode Option Settings :
[08/28 23:46:33     58s]   -stapling_nets_style side_to_side
[08/28 23:46:33     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:33     58s] Stripe generation is complete.
[08/28 23:46:33     58s] vias are now being generated.
[08/28 23:46:33     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     58s] addStripe created 161 wires.
[08/28 23:46:34     58s] ViaGen created 5052 vias, deleted 0 via to avoid violation.
[08/28 23:46:34     58s] +--------+----------------+----------------+
[08/28 23:46:34     58s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:34     58s] +--------+----------------+----------------+
[08/28 23:46:34     58s] |  Via3  |      5052      |        0       |
[08/28 23:46:34     58s] | Metal4 |       161      |       NA       |
[08/28 23:46:34     58s] +--------+----------------+----------------+
[08/28 23:46:34     58s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/28 23:46:34     58s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 3 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 3 -area {{348.0 348.0 1492.32 1492.02}}
[08/28 23:46:34     58s] 
[08/28 23:46:34     58s] **ERROR: (IMPPP-305):	The absolute limits start 3.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1225.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     58s] Starting stripe generation ...
[08/28 23:46:34     58s] Non-Default Mode Option Settings :
[08/28 23:46:34     58s]   -stapling_nets_style side_to_side
[08/28 23:46:34     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     58s] Stripe generation is complete.
[08/28 23:46:34     58s] vias are now being generated.
[08/28 23:46:34     58s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:34     59s] addStripe created 261 wires.
[08/28 23:46:34     59s] ViaGen created 4966 vias, deleted 0 via to avoid violation.
[08/28 23:46:34     59s] +--------+----------------+----------------+
[08/28 23:46:34     59s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:34     59s] +--------+----------------+----------------+
[08/28 23:46:34     59s] |  Via4  |      4966      |        0       |
[08/28 23:46:34     59s] | Metal5 |       261      |       NA       |
[08/28 23:46:34     59s] +--------+----------------+----------------+
[08/28 23:46:34     59s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/28 23:46:34     59s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{348.0 348.0 1492.32 1492.02}}
[08/28 23:46:34     59s] 
[08/28 23:46:34     59s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1225.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:34     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Loading via instances (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Starting stripe generation ...
[08/28 23:46:35     59s] Non-Default Mode Option Settings :
[08/28 23:46:35     59s]   -stapling_nets_style side_to_side
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     59s] Stripe generation is complete.
[08/28 23:46:35     59s] vias are now being generated.
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     59s] addStripe created 76 wires.
[08/28 23:46:35     59s] ViaGen created 4889 vias, deleted 0 via to avoid violation.
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] | TopVia1|      4889      |        0       |
[08/28 23:46:35     59s] |TopMetal1|       76       |       NA       |
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/28 23:46:35     59s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{348.0 348.0 1492.32 1492.02}}
[08/28 23:46:35     59s] 
[08/28 23:46:35     59s] Initialize fgc environment(mem: 1225.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Starting stripe generation ...
[08/28 23:46:35     59s] Non-Default Mode Option Settings :
[08/28 23:46:35     59s]   -stapling_nets_style side_to_side
[08/28 23:46:35     59s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/28 23:46:35     59s] Type 'man IMPPP-4055' for more detail.
[08/28 23:46:35     59s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1225.5M)
[08/28 23:46:35     59s] Stripe generation is complete.
[08/28 23:46:35     59s] vias are now being generated.
[08/28 23:46:35     59s] addStripe created 77 wires.
[08/28 23:46:35     59s] ViaGen created 2926 vias, deleted 0 via to avoid violation.
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] | TopVia2|      2926      |        0       |
[08/28 23:46:35     59s] |TopMetal2|       77       |       NA       |
[08/28 23:46:35     59s] +--------+----------------+----------------+
[08/28 23:46:35     59s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/28 23:46:35     59s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {640.07 365.06 1444.55 639.62} -uda -orthogonal_only
[08/28 23:46:35     59s] #% Begin editPowerVia (date=08/28 23:46:35, mem=1095.2M)
[08/28 23:46:35     59s] 
[08/28 23:46:35     59s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:35     60s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/28 23:46:35     60s] +--------+----------------+----------------+
[08/28 23:46:35     60s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:35     60s] +--------+----------------+----------------+
[08/28 23:46:35     60s] |  Via3  |       70       |        0       |
[08/28 23:46:35     60s] |  Via4  |       614      |        0       |
[08/28 23:46:35     60s] | TopVia1|       614      |        0       |
[08/28 23:46:35     60s] +--------+----------------+----------------+
[08/28 23:46:35     60s] #% End editPowerVia (date=08/28 23:46:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=1102.2M, current mem=1095.9M)
[08/28 23:46:35     60s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {640.07 365.06 1444.55 639.62} -uda -orthogonal_only
[08/28 23:46:36     60s] #% Begin editPowerVia (date=08/28 23:46:35, mem=1095.9M)
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] Multi-CPU acceleration using 4 CPU(s).
[08/28 23:46:36     60s] ViaGen created 1442 vias, deleted 0 via to avoid violation.
[08/28 23:46:36     60s] +--------+----------------+----------------+
[08/28 23:46:36     60s] |  Layer |     Created    |     Deleted    |
[08/28 23:46:36     60s] +--------+----------------+----------------+
[08/28 23:46:36     60s] |  Via3  |       118      |        0       |
[08/28 23:46:36     60s] |  Via4  |       662      |        0       |
[08/28 23:46:36     60s] | TopVia1|       662      |        0       |
[08/28 23:46:36     60s] +--------+----------------+----------------+
[08/28 23:46:36     60s] #% End editPowerVia (date=08/28 23:46:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1095.9M, current mem=1095.9M)
[08/28 23:46:36     60s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/28 23:46:36     60s] <CMD> verifyPowerVia
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] ******** Start: VERIFY POWER VIA ********
[08/28 23:46:36     60s] Start Time: Thu Aug 28 23:46:36 2025
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] Check all 2 Power/Ground nets
[08/28 23:46:36     60s] *** Checking Net VDD
[08/28 23:46:36     60s] *** Checking Net VSS
[08/28 23:46:36     60s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] Begin Summary 
[08/28 23:46:36     60s]   Found no problems or warnings.
[08/28 23:46:36     60s] End Summary
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] End Time: Thu Aug 28 23:46:36 2025
[08/28 23:46:36     60s] ******** End: VERIFY POWER VIA ********
[08/28 23:46:36     60s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/28 23:46:36     60s]   (CPU Time: 0:00:00.3  MEM: 4.000M)
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] <CMD> verify_connectivity -net {VDD VSS}
[08/28 23:46:36     60s] VERIFY_CONNECTIVITY use new engine.
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] ******** Start: VERIFY CONNECTIVITY ********
[08/28 23:46:36     60s] Start Time: Thu Aug 28 23:46:36 2025
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] Design Name: croc_chip
[08/28 23:46:36     60s] Database Units: 1000
[08/28 23:46:36     60s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/28 23:46:36     60s] Error Limit = 1000; Warning Limit = 50
[08/28 23:46:36     60s] Check specified nets
[08/28 23:46:36     60s] Use 4 pthreads
[08/28 23:46:36     60s] Net VSS: dangling Wire.
[08/28 23:46:36     60s] Net VDD: dangling Wire.
[08/28 23:46:36     60s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/28 23:46:36     60s] Type 'man IMPVFC-3' for more detail.
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] Begin Summary 
[08/28 23:46:36     60s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/28 23:46:36     60s]     1000 total info(s) created.
[08/28 23:46:36     60s] End Summary
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] End Time: Thu Aug 28 23:46:36 2025
[08/28 23:46:36     60s] Time Elapsed: 0:00:00.0
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] ******** End: VERIFY CONNECTIVITY ********
[08/28 23:46:36     60s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/28 23:46:36     60s]   (CPU Time: 0:00:00.2  MEM: 24.000M)
[08/28 23:46:36     60s] 
[08/28 23:46:36     60s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/28 23:46:36     60s] #% Begin save design ... (date=08/28 23:46:36, mem=1096.3M)
[08/28 23:46:36     60s] % Begin Save ccopt configuration ... (date=08/28 23:46:36, mem=1096.3M)
[08/28 23:46:36     60s] % End Save ccopt configuration ... (date=08/28 23:46:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1096.3M, current mem=1096.3M)
[08/28 23:46:36     60s] % Begin Save netlist data ... (date=08/28 23:46:36, mem=1096.3M)
[08/28 23:46:36     60s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 23:46:36     61s] % End Save netlist data ... (date=08/28 23:46:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1096.7M, current mem=1096.7M)
[08/28 23:46:36     61s] Saving symbol-table file in separate thread ...
[08/28 23:46:36     61s] Saving congestion map file in separate thread ...
[08/28 23:46:36     61s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 23:46:36     61s] % Begin Save AAE data ... (date=08/28 23:46:36, mem=1096.7M)
[08/28 23:46:36     61s] Saving AAE Data ...
[08/28 23:46:36     61s] % End Save AAE data ... (date=08/28 23:46:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1096.7M, current mem=1096.7M)
[08/28 23:46:36     61s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/28 23:46:36     61s] Saving mode setting ...
[08/28 23:46:36     61s] Saving global file ...
[08/28 23:46:37     61s] Saving Drc markers ...
[08/28 23:46:37     61s] ... 1004 markers are saved ...
[08/28 23:46:37     61s] ... 0 geometry drc markers are saved ...
[08/28 23:46:37     61s] ... 0 antenna drc markers are saved ...
[08/28 23:46:37     61s] % Begin Save routing data ... (date=08/28 23:46:37, mem=1097.2M)
[08/28 23:46:37     61s] Saving route file ...
[08/28 23:46:37     61s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1247.1M) ***
[08/28 23:46:37     61s] % End Save routing data ... (date=08/28 23:46:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.3M, current mem=1097.3M)
[08/28 23:46:37     61s] Saving special route data file in separate thread ...
[08/28 23:46:37     61s] Saving PG file in separate thread ...
[08/28 23:46:37     61s] Saving placement file in separate thread ...
[08/28 23:46:37     61s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 23:46:37     61s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Aug 28 23:46:37 2025)
[08/28 23:46:37     61s] Save Adaptive View Pruning View Names to Binary file
[08/28 23:46:37     61s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1301.1M) ***
[08/28 23:46:37     61s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:37     61s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1285.1M) ***
[08/28 23:46:37     61s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:37     61s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:37     61s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/28 23:46:37     61s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1269.1M) ***
[08/28 23:46:37     61s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:37     61s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:37     61s] % Begin Save power constraints data ... (date=08/28 23:46:37, mem=1098.0M)
[08/28 23:46:37     61s] % End Save power constraints data ... (date=08/28 23:46:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.0M, current mem=1098.0M)
[08/28 23:46:42     65s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/28 23:46:42     65s] #% End save design ... (date=08/28 23:46:42, total cpu=0:00:05.0, real=0:00:06.0, peak res=1127.1M, current mem=1098.8M)
[08/28 23:46:42     65s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 23:46:42     65s] 
[08/28 23:46:42     65s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/28 23:46:42     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1242.1M
[08/28 23:46:42     65s] #spOpts: VtWidth mergeVia=F 
[08/28 23:46:42     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1242.1M
[08/28 23:46:42     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1242.1M
[08/28 23:46:42     65s] Core basic site is CoreSite
[08/28 23:46:42     65s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:46:42     66s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:46:42     66s] SiteArray: use 3,092,480 bytes
[08/28 23:46:42     66s] SiteArray: current memory after site array memory allocation 1242.1M
[08/28 23:46:42     66s] SiteArray: FP blocked sites are writable
[08/28 23:46:42     66s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:46:42     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1242.1M
[08/28 23:46:43     66s] Process 60361 wires and vias for routing blockage analysis
[08/28 23:46:43     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.124, REAL:0.032, MEM:1242.1M
[08/28 23:46:43     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.069, MEM:1242.1M
[08/28 23:46:43     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.215, REAL:0.084, MEM:1242.1M
[08/28 23:46:43     66s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1242.1MB).
[08/28 23:46:43     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.284, REAL:0.154, MEM:1242.1M
[08/28 23:46:43     66s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/28 23:46:43     66s] Type 'man IMPSP-5134' for more detail.
[08/28 23:46:43     66s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/28 23:46:43     66s] Type 'man IMPSP-5134' for more detail.
[08/28 23:46:43     66s] For 7352 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/28 23:46:43     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1243.1M
[08/28 23:46:43     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1243.1M
[08/28 23:46:43     66s] All LLGs are deleted
[08/28 23:46:43     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1243.1M
[08/28 23:46:43     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1243.1M
[08/28 23:46:43     66s] Inserted 7352 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/28 23:46:43     66s] <CMD> saveDesign SAVED/00_init_design.invs
[08/28 23:46:43     66s] #% Begin save design ... (date=08/28 23:46:43, mem=1100.6M)
[08/28 23:46:43     66s] % Begin Save ccopt configuration ... (date=08/28 23:46:43, mem=1100.6M)
[08/28 23:46:43     66s] % End Save ccopt configuration ... (date=08/28 23:46:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.9M, current mem=1100.9M)
[08/28 23:46:43     66s] % Begin Save netlist data ... (date=08/28 23:46:43, mem=1100.9M)
[08/28 23:46:43     66s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 23:46:43     66s] % End Save netlist data ... (date=08/28 23:46:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1101.2M, current mem=1101.2M)
[08/28 23:46:43     66s] Saving symbol-table file in separate thread ...
[08/28 23:46:43     66s] Saving congestion map file in separate thread ...
[08/28 23:46:43     66s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 23:46:43     66s] % Begin Save AAE data ... (date=08/28 23:46:43, mem=1101.2M)
[08/28 23:46:43     66s] Saving AAE Data ...
[08/28 23:46:43     66s] % End Save AAE data ... (date=08/28 23:46:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.2M, current mem=1101.2M)
[08/28 23:46:43     66s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/28 23:46:43     66s] Saving mode setting ...
[08/28 23:46:43     66s] Saving global file ...
[08/28 23:46:43     66s] Saving Drc markers ...
[08/28 23:46:43     66s] ... 1004 markers are saved ...
[08/28 23:46:43     66s] ... 0 geometry drc markers are saved ...
[08/28 23:46:43     66s] ... 0 antenna drc markers are saved ...
[08/28 23:46:43     66s] % Begin Save routing data ... (date=08/28 23:46:43, mem=1101.3M)
[08/28 23:46:43     66s] Saving route file ...
[08/28 23:46:43     66s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1243.7M) ***
[08/28 23:46:43     66s] % End Save routing data ... (date=08/28 23:46:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1101.3M, current mem=1101.3M)
[08/28 23:46:43     66s] Saving special route data file in separate thread ...
[08/28 23:46:43     66s] Saving PG file in separate thread ...
[08/28 23:46:43     66s] Saving placement file in separate thread ...
[08/28 23:46:43     66s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Aug 28 23:46:43 2025)
[08/28 23:46:43     66s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 23:46:43     66s] Save Adaptive View Pruning View Names to Binary file
[08/28 23:46:43     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1299.7M) ***
[08/28 23:46:43     67s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:44     67s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=1283.7M) ***
[08/28 23:46:44     67s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[08/28 23:46:44     67s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:44     67s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/28 23:46:44     67s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1267.7M) ***
[08/28 23:46:44     67s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:44     67s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:46:44     67s] % Begin Save power constraints data ... (date=08/28 23:46:44, mem=1102.7M)
[08/28 23:46:44     67s] % End Save power constraints data ... (date=08/28 23:46:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.7M, current mem=1102.7M)
[08/28 23:46:49     71s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/28 23:46:49     71s] #% End save design ... (date=08/28 23:46:49, total cpu=0:00:04.9, real=0:00:06.0, peak res=1131.7M, current mem=1103.2M)
[08/28 23:46:49     71s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 23:46:49     71s] 
[08/28 23:46:49     71s] <CMD> set_table_style -no_frame_fix_width
[08/28 23:46:49     71s] <CMD> set_global timing_report_enable_auto_column_width true
[08/28 23:46:49     71s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/28 23:46:49     71s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/28 23:46:49     71s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/28 23:46:49     71s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/28 23:46:49     71s] Multithreaded Timing Analysis is initialized with 4 threads
[08/28 23:46:49     71s] 
[08/28 23:46:49     71s] Set Using Default Delay Limit as 101.
[08/28 23:46:49     71s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/28 23:46:49     71s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/28 23:46:49     71s] Set Default Net Delay as 0 ps.
[08/28 23:46:49     71s] Set Default Net Load as 0 pF. 
[08/28 23:46:49     71s] Effort level <high> specified for reg2reg path_group
[08/28 23:46:50     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1399.7M
[08/28 23:46:50     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1399.7M
[08/28 23:46:50     73s] Fast DP-INIT is on for default
[08/28 23:46:50     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.031, MEM:1431.7M
[08/28 23:46:50     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.052, MEM:1431.7M
[08/28 23:46:50     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1431.7M
[08/28 23:46:50     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1431.7M
[08/28 23:46:50     73s] Starting delay calculation for Setup views
[08/28 23:46:50     73s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[08/28 23:46:50     73s] AAE DB initialization (MEM=1441.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/28 23:46:50     73s] #################################################################################
[08/28 23:46:50     73s] # Design Stage: PreRoute
[08/28 23:46:50     73s] # Design Name: croc_chip
[08/28 23:46:50     73s] # Design Mode: 90nm
[08/28 23:46:50     73s] # Analysis Mode: MMMC Non-OCV 
[08/28 23:46:50     73s] # Parasitics Mode: No SPEF/RCDB
[08/28 23:46:50     73s] # Signoff Settings: SI Off 
[08/28 23:46:50     73s] #################################################################################
[08/28 23:46:50     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1462.5M, InitMEM = 1441.3M)
[08/28 23:46:50     74s] Calculate delays in BcWc mode...
[08/28 23:46:50     74s] Start delay calculation (fullDC) (4 T). (MEM=1462.5)
[08/28 23:46:51     74s] Start AAE Lib Loading. (MEM=1479.16)
[08/28 23:46:51     74s] End AAE Lib Loading. (MEM=1498.24 CPU=0:00:00.1 Real=0:00:00.0)
[08/28 23:46:51     74s] End AAE Lib Interpolated Model. (MEM=1498.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 23:46:51     74s] First Iteration Infinite Tw... 
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 23:46:51     75s] Type 'man IMPESI-3194' for more detail.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/28 23:46:51     75s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:51     75s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 23:46:51     75s] Type 'man IMPESI-3199' for more detail.
[08/28 23:46:51     75s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/28 23:46:51     75s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:46:52     79s] Total number of fetched objects 39670
[08/28 23:46:52     79s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/28 23:46:52     79s] End delay calculation. (MEM=1765.34 CPU=0:00:04.3 REAL=0:00:01.0)
[08/28 23:46:52     79s] End delay calculation (fullDC). (MEM=1765.34 CPU=0:00:05.5 REAL=0:00:02.0)
[08/28 23:46:52     79s] *** CDM Built up (cpu=0:00:05.8  real=0:00:02.0  mem= 1765.3M) ***
[08/28 23:46:53     80s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:03.0 totSessionCpu=0:01:21 mem=1733.3M)
[08/28 23:46:54     83s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 53.977%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/28 23:46:54     84s] Resetting back High Fanout Nets as non-ideal
[08/28 23:46:54     84s] Set Default Net Delay as 1000 ps.
[08/28 23:46:54     84s] Set Default Net Load as 0.5 pF. 
[08/28 23:46:54     84s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/28 23:46:54     84s] Total CPU time: 12.8 sec
[08/28 23:46:54     84s] Total Real time: 5.0 sec
[08/28 23:46:54     84s] Total Memory Usage: 1511.121094 Mbytes
[08/28 23:46:54     84s] 
[08/28 23:46:54     84s] =============================================================================================
[08/28 23:46:54     84s]  Final TAT Report for timeDesign
[08/28 23:46:54     84s] =============================================================================================
[08/28 23:46:54     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 23:46:54     84s] ---------------------------------------------------------------------------------------------
[08/28 23:46:54     84s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 23:46:54     84s] [ TimingUpdate           ]      1   0:00:00.3  (   6.1 % )     0:00:02.8 /  0:00:07.3    2.6
[08/28 23:46:54     84s] [ FullDelayCalc          ]      1   0:00:02.5  (  49.3 % )     0:00:02.5 /  0:00:06.2    2.5
[08/28 23:46:54     84s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:03.9 /  0:00:10.5    2.7
[08/28 23:46:54     84s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.3
[08/28 23:46:54     84s] [ GenerateReports        ]      1   0:00:00.8  (  16.3 % )     0:00:00.8 /  0:00:02.7    3.3
[08/28 23:46:54     84s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.3    2.3
[08/28 23:46:54     84s] [ MISC                   ]          0:00:01.2  (  23.1 % )     0:00:01.2 /  0:00:02.3    1.9
[08/28 23:46:54     84s] ---------------------------------------------------------------------------------------------
[08/28 23:46:54     84s]  timeDesign TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:12.8    2.5
[08/28 23:46:54     84s] ---------------------------------------------------------------------------------------------
[08/28 23:46:54     84s] 
[08/28 23:47:17     86s] <CMD> win
[08/28 23:47:20     86s] <CMD> setLayerPreference node_layer -isVisible 0
[08/28 23:47:26     87s] <CMD> freeDesign
[08/28 23:47:26     87s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/28 23:47:26     87s] Deleting Cell Server ...
[08/28 23:47:26     87s] -stacked_via_bottom_layer bottomLayer
[08/28 23:47:26     87s] -stacked_via_top_layer topLayer
[08/28 23:47:26     87s] -stapling_nets_style end_to_end
[08/28 23:47:26     87s] -leftEdge ""
[08/28 23:47:26     87s] -prefix ""
[08/28 23:47:26     87s] -rightEdge ""
[08/28 23:47:26     87s] Free PSO.
[08/28 23:47:26     87s] Cleaning up the current multi-corner RC extraction setup.
[08/28 23:47:26     87s] -enable_high_fanout false
[08/28 23:47:27     88s] Set DBUPerIGU to 1000.
[08/28 23:47:27     88s] Set net toggle Scale Factor to 1.00
[08/28 23:47:27     88s] Set Shrink Factor to 1.00000
[08/28 23:47:27     88s] Set net toggle Scale Factor to 1.00
[08/28 23:47:27     88s] Set Shrink Factor to 1.00000
[08/28 23:47:27     88s] Set net toggle Scale Factor to 1.00
[08/28 23:47:27     88s] Set Shrink Factor to 1.00000
[08/28 23:47:27     88s] 
[08/28 23:47:27     88s] *** Memory Usage v#1 (Current mem = 1156.859M, initial mem = 281.906M) ***
[08/28 23:47:27     88s] 
[08/28 23:47:27     88s] 
[08/28 23:47:27     88s] Info (SM2C): Status of key globals:
[08/28 23:47:27     88s] 	 MMMC-by-default flow     : 1
[08/28 23:47:27     88s] 	 Default MMMC objs envvar : 0
[08/28 23:47:27     88s] 	 Data portability         : 0
[08/28 23:47:27     88s] 	 MMMC PV Emulation        : 0
[08/28 23:47:27     88s] 	 MMMC debug               : 0
[08/28 23:47:27     88s] 	 Init_Design flow         : 1
[08/28 23:47:27     88s] 
[08/28 23:47:27     88s] 
[08/28 23:47:27     88s] 	 CTE SM2C global          : false
[08/28 23:47:27     88s] 	 Reporting view filter    : false
[08/28 23:47:29     88s] <CMD> setMultiCpuUsage -localCpu 4
[08/28 23:47:29     88s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/28 23:47:29     88s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/28 23:47:29     88s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/28 23:47:29     88s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/28 23:47:29     88s] <CMD> setPreference SnapAllCorners 1
[08/28 23:47:29     88s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/28 23:47:29     88s] <CMD> set init_design_uniquify 1
[08/28 23:47:29     88s] <CMD> set init_design_settop 1
[08/28 23:47:29     88s] <CMD> set init_top_cell croc_chip
[08/28 23:47:29     88s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/28 23:47:29     88s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:47:29     88s] <CMD> set init_pwr_net VDD
[08/28 23:47:29     88s] <CMD> set init_gnd_net VSS
[08/28 23:47:29     88s] <CMD> init_design
[08/28 23:47:29     88s] #% Begin Load MMMC data ... (date=08/28 23:47:29, mem=901.8M)
[08/28 23:47:29     88s] #% End Load MMMC data ... (date=08/28 23:47:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=901.8M, current mem=901.8M)
[08/28 23:47:29     88s] 
[08/28 23:47:29     88s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/28 23:47:29     88s] 
[08/28 23:47:29     88s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/28 23:47:29     88s] Set DBUPerIGU to M1 pitch 480.
[08/28 23:47:29     88s] 
[08/28 23:47:29     88s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/28 23:47:29     88s] 
[08/28 23:47:29     88s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-58' for more detail.
[08/28 23:47:29     89s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/28 23:47:29     89s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/28 23:47:29     89s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/28 23:47:29     89s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/28 23:47:29     89s] Type 'man IMPLF-61' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-200' for more detail.
[08/28 23:47:29     89s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/28 23:47:29     89s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/28 23:47:29     89s] Type 'man IMPLF-201' for more detail.
[08/28 23:47:29     89s] 
[08/28 23:47:29     89s] viaInitial starts at Thu Aug 28 23:47:29 2025
viaInitial ends at Thu Aug 28 23:47:29 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/28 23:47:29     89s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/28 23:47:29     89s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/28 23:47:30     89s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/28 23:47:30     89s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/28 23:47:30     89s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/28 23:47:30     89s] Library reading multithread flow ended.
[08/28 23:47:30     89s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/28 23:47:30     90s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/28 23:47:30     90s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/28 23:47:30     90s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/28 23:47:30     90s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/28 23:47:30     90s] Library reading multithread flow ended.
[08/28 23:47:30     90s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=901.8M, current mem=895.6M)
[08/28 23:47:30     90s] *** End library_loading (cpu=0.03min, real=0.02min, mem=92.0M, fe_cpu=1.51min, fe_real=3.78min, fe_mem=1251.0M) ***
[08/28 23:47:30     90s] #% Begin Load netlist data ... (date=08/28 23:47:30, mem=895.6M)
[08/28 23:47:30     90s] *** Begin netlist parsing (mem=1251.0M) ***
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/28 23:47:30     90s] Type 'man IMPVL-159' for more detail.
[08/28 23:47:30     90s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/28 23:47:30     90s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:47:30     90s] Created 102 new cells from 26 timing libraries.
[08/28 23:47:30     90s] Reading netlist ...
[08/28 23:47:30     90s] Backslashed names will retain backslash and a trailing blank character.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/28 23:47:30     90s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/28 23:47:30     90s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:47:30     91s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/28 23:47:30     91s] 
[08/28 23:47:30     91s] *** Memory Usage v#1 (Current mem = 1250.965M, initial mem = 281.906M) ***
[08/28 23:47:30     91s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1251.0M) ***
[08/28 23:47:30     91s] #% End Load netlist data ... (date=08/28 23:47:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=905.6M, current mem=905.6M)
[08/28 23:47:30     91s] Set top cell to croc_chip.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/28 23:47:30     91s] Type 'man IMPTS-282' for more detail.
[08/28 23:47:30     91s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/28 23:47:30     91s] To increase the message display limit, refer to the product command reference manual.
[08/28 23:47:30     91s] Hooked 232 DB cells to tlib cells.
[08/28 23:47:30     91s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=912.8M, current mem=912.8M)
[08/28 23:47:30     91s] Starting recursive module instantiation check.
[08/28 23:47:30     91s] No recursion found.
[08/28 23:47:30     91s] Building hierarchical netlist for Cell croc_chip ...
[08/28 23:47:31     91s] *** Netlist is unique.
[08/28 23:47:31     91s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/28 23:47:31     91s] ** info: there are 329 modules.
[08/28 23:47:31     91s] ** info: there are 34132 stdCell insts.
[08/28 23:47:31     91s] ** info: there are 64 Pad insts.
[08/28 23:47:31     91s] ** info: there are 2 macros.
[08/28 23:47:31     91s] 
[08/28 23:47:31     91s] *** Memory Usage v#1 (Current mem = 1258.879M, initial mem = 281.906M) ***
[08/28 23:47:31     91s] *info: set bottom ioPad orient R0
[08/28 23:47:31     91s] Initializing I/O assignment ...
[08/28 23:47:31     91s] Adjusting Core to Bottom to: 168.1800.
[08/28 23:47:31     91s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:47:31     91s] Type 'man IMPFP-3961' for more detail.
[08/28 23:47:31     91s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:47:31     91s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:47:31     91s] Set Default Net Delay as 1000 ps.
[08/28 23:47:31     91s] Set Default Net Load as 0.5 pF. 
[08/28 23:47:31     91s] Set Default Input Pin Transition as 0.1 ps.
[08/28 23:47:31     92s] Extraction setup Started 
[08/28 23:47:31     92s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/28 23:47:31     92s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2773' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/28 23:47:31     92s] Type 'man IMPEXT-2776' for more detail.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/28 23:47:31     92s] Summary of Active RC-Corners : 
[08/28 23:47:31     92s]  
[08/28 23:47:31     92s]  Analysis View: func_view_wc
[08/28 23:47:31     92s]     RC-Corner Name        : default_rc_corner
[08/28 23:47:31     92s]     RC-Corner Index       : 0
[08/28 23:47:31     92s]     RC-Corner Temperature : 25 Celsius
[08/28 23:47:31     92s]     RC-Corner Cap Table   : ''
[08/28 23:47:31     92s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:47:31     92s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:47:31     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:47:31     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:47:31     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:47:31     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:47:31     92s]  
[08/28 23:47:31     92s]  Analysis View: func_view_bc
[08/28 23:47:31     92s]     RC-Corner Name        : default_rc_corner
[08/28 23:47:31     92s]     RC-Corner Index       : 0
[08/28 23:47:31     92s]     RC-Corner Temperature : 25 Celsius
[08/28 23:47:31     92s]     RC-Corner Cap Table   : ''
[08/28 23:47:31     92s]     RC-Corner PreRoute Res Factor         : 1
[08/28 23:47:31     92s]     RC-Corner PreRoute Cap Factor         : 1
[08/28 23:47:31     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 23:47:31     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/28 23:47:31     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/28 23:47:31     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 23:47:31     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 23:47:31     92s] LayerId::1 widthSet size::1
[08/28 23:47:31     92s] LayerId::2 widthSet size::1
[08/28 23:47:31     92s] LayerId::3 widthSet size::1
[08/28 23:47:31     92s] LayerId::4 widthSet size::1
[08/28 23:47:31     92s] LayerId::5 widthSet size::1
[08/28 23:47:31     92s] LayerId::6 widthSet size::1
[08/28 23:47:31     92s] LayerId::7 widthSet size::1
[08/28 23:47:31     92s] Updating RC grid for preRoute extraction ...
[08/28 23:47:31     92s] Initializing multi-corner resistance tables ...
[08/28 23:47:31     92s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 23:47:31     92s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/28 23:47:31     92s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/28 23:47:31     92s] *Info: initialize multi-corner CTS.
[08/28 23:47:31     92s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=939.6M, current mem=939.6M)
[08/28 23:47:32     92s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:47:32     92s] Current (total cpu=0:01:33, real=0:03:49, peak res=1420.2M, current mem=1168.5M)
[08/28 23:47:32     92s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:47:32     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.0M, current mem=1194.0M)
[08/28 23:47:32     92s] Current (total cpu=0:01:33, real=0:03:49, peak res=1420.2M, current mem=1194.0M)
[08/28 23:47:32     92s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/28 23:47:32     92s] Current (total cpu=0:01:33, real=0:03:49, peak res=1420.2M, current mem=1194.0M)
[08/28 23:47:32     92s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/28 23:47:32     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.3M, current mem=1194.3M)
[08/28 23:47:32     92s] Current (total cpu=0:01:33, real=0:03:49, peak res=1420.2M, current mem=1194.3M)
[08/28 23:47:32     92s] Creating Cell Server ...(0, 1, 1, 1)
[08/28 23:47:32     92s] Summary for sequential cells identification: 
[08/28 23:47:32     92s]   Identified SBFF number: 3
[08/28 23:47:32     92s]   Identified MBFF number: 0
[08/28 23:47:32     92s]   Identified SB Latch number: 0
[08/28 23:47:32     92s]   Identified MB Latch number: 0
[08/28 23:47:32     92s]   Not identified SBFF number: 0
[08/28 23:47:32     92s]   Not identified MBFF number: 0
[08/28 23:47:32     92s]   Not identified SB Latch number: 0
[08/28 23:47:32     92s]   Not identified MB Latch number: 0
[08/28 23:47:32     92s]   Number of sequential cells which are not FFs: 7
[08/28 23:47:32     92s] Total number of combinational cells: 62
[08/28 23:47:32     92s] Total number of sequential cells: 10
[08/28 23:47:32     92s] Total number of tristate cells: 6
[08/28 23:47:32     92s] Total number of level shifter cells: 0
[08/28 23:47:32     92s] Total number of power gating cells: 0
[08/28 23:47:32     92s] Total number of isolation cells: 0
[08/28 23:47:32     92s] Total number of power switch cells: 0
[08/28 23:47:32     92s] Total number of pulse generator cells: 0
[08/28 23:47:32     92s] Total number of always on buffers: 0
[08/28 23:47:32     92s] Total number of retention cells: 0
[08/28 23:47:32     92s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/28 23:47:32     92s] Total number of usable buffers: 5
[08/28 23:47:32     92s] List of unusable buffers:
[08/28 23:47:32     92s] Total number of unusable buffers: 0
[08/28 23:47:32     92s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/28 23:47:32     92s] Total number of usable inverters: 5
[08/28 23:47:32     92s] List of unusable inverters:
[08/28 23:47:32     92s] Total number of unusable inverters: 0
[08/28 23:47:32     92s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/28 23:47:32     92s] Total number of identified usable delay cells: 3
[08/28 23:47:32     92s] List of identified unusable delay cells:
[08/28 23:47:32     92s] Total number of identified unusable delay cells: 0
[08/28 23:47:32     92s] Creating Cell Server, finished. 
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] Deleting Cell Server ...
[08/28 23:47:32     92s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.8M, current mem=1194.8M)
[08/28 23:47:32     92s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 23:47:32     92s] Summary for sequential cells identification: 
[08/28 23:47:32     92s]   Identified SBFF number: 3
[08/28 23:47:32     92s]   Identified MBFF number: 0
[08/28 23:47:32     92s]   Identified SB Latch number: 0
[08/28 23:47:32     92s]   Identified MB Latch number: 0
[08/28 23:47:32     92s]   Not identified SBFF number: 0
[08/28 23:47:32     92s]   Not identified MBFF number: 0
[08/28 23:47:32     92s]   Not identified SB Latch number: 0
[08/28 23:47:32     92s]   Not identified MB Latch number: 0
[08/28 23:47:32     92s]   Number of sequential cells which are not FFs: 7
[08/28 23:47:32     92s]  Visiting view : func_view_wc
[08/28 23:47:32     92s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 23:47:32     92s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 23:47:32     92s]  Visiting view : func_view_bc
[08/28 23:47:32     92s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 23:47:32     92s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 23:47:32     92s]  Setting StdDelay to 37.70
[08/28 23:47:32     92s] Creating Cell Server, finished. 
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:47:32     92s] Severity  ID               Count  Summary                                  
[08/28 23:47:32     92s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/28 23:47:32     92s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/28 23:47:32     92s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/28 23:47:32     92s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/28 23:47:32     92s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/28 23:47:32     92s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/28 23:47:32     92s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/28 23:47:32     92s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/28 23:47:32     92s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/28 23:47:32     92s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/28 23:47:32     92s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/28 23:47:32     92s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/28 23:47:32     92s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/28 23:47:32     92s] *** Message Summary: 497 warning(s), 0 error(s)
[08/28 23:47:32     92s] 
[08/28 23:47:32     92s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 168 168 168 168
[08/28 23:47:32     92s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:47:32     92s] Type 'man IMPFP-3961' for more detail.
[08/28 23:47:32     92s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/28 23:47:32     92s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:47:32     92s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/28 23:47:32     93s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/28 23:47:32     93s] #% Begin save design ... (date=08/28 23:47:32, mem=1195.0M)
[08/28 23:47:32     93s] % Begin Save ccopt configuration ... (date=08/28 23:47:32, mem=1195.0M)
[08/28 23:47:32     93s] % End Save ccopt configuration ... (date=08/28 23:47:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.3M, current mem=1195.3M)
[08/28 23:47:32     93s] % Begin Save netlist data ... (date=08/28 23:47:32, mem=1195.3M)
[08/28 23:47:32     93s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 23:47:32     93s] % End Save netlist data ... (date=08/28 23:47:32, total cpu=0:00:00.2, real=0:00:00.0, peak res=1196.8M, current mem=1196.8M)
[08/28 23:47:32     93s] Saving symbol-table file in separate thread ...
[08/28 23:47:32     93s] Saving congestion map file in separate thread ...
[08/28 23:47:32     93s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 23:47:32     93s] % Begin Save AAE data ... (date=08/28 23:47:32, mem=1197.0M)
[08/28 23:47:32     93s] Saving AAE Data ...
[08/28 23:47:32     93s] AAE DB initialization (MEM=1488.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/28 23:47:32     93s] % End Save AAE data ... (date=08/28 23:47:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1202.7M, current mem=1202.7M)
[08/28 23:47:32     93s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/28 23:47:32     93s] Saving mode setting ...
[08/28 23:47:32     93s] Saving global file ...
[08/28 23:47:32     93s] Saving Drc markers ...
[08/28 23:47:32     93s] ... No Drc file written since there is no markers found.
[08/28 23:47:32     93s] % Begin Save routing data ... (date=08/28 23:47:32, mem=1203.3M)
[08/28 23:47:32     93s] Saving route file ...
[08/28 23:47:33     93s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1489.2M) ***
[08/28 23:47:33     93s] % End Save routing data ... (date=08/28 23:47:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=1203.6M, current mem=1203.6M)
[08/28 23:47:33     93s] Saving special route data file in separate thread ...
[08/28 23:47:33     93s] Saving PG Conn data in separate thread ...
[08/28 23:47:33     93s] Saving placement file in separate thread ...
[08/28 23:47:33     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 23:47:33     93s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:47:33     93s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:47:33     93s] Save Adaptive View Pruning View Names to Binary file
[08/28 23:47:33     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1503.2M) ***
[08/28 23:47:33     93s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:47:33     93s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/28 23:47:33     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1503.2M) ***
[08/28 23:47:33     93s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:47:33     93s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 23:47:33     93s] % Begin Save power constraints data ... (date=08/28 23:47:33, mem=1203.9M)
[08/28 23:47:33     93s] % End Save power constraints data ... (date=08/28 23:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.9M, current mem=1203.9M)
[08/28 23:47:38     97s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/28 23:47:38     97s] #% End save design ... (date=08/28 23:47:38, total cpu=0:00:04.9, real=0:00:06.0, peak res=1204.6M, current mem=1204.6M)
[08/28 23:47:38     97s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 23:47:38     97s] 
[08/28 23:47:38     97s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/28 23:47:38     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1485.3M
[08/28 23:47:38     98s] All LLGs are deleted
[08/28 23:47:38     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1485.3M
[08/28 23:47:38     98s] Core basic site is CoreSite
[08/28 23:47:38     98s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:47:38     98s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:47:38     98s] SiteArray: use 3,092,480 bytes
[08/28 23:47:38     98s] SiteArray: current memory after site array memory allocation 1485.3M
[08/28 23:47:38     98s] SiteArray: FP blocked sites are writable
[08/28 23:47:38     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:47:38     98s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1485.3M
[08/28 23:47:38     98s] Process 0 wires and vias for routing blockage analysis
[08/28 23:47:38     98s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.020, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.031, MEM:1485.3M
[08/28 23:47:38     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1485.3MB).
[08/28 23:47:38     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.088, MEM:1485.3M
[08/28 23:47:38     98s] *info: running library checker ... with 4 cpus
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] *info: total 81 cells checked.
[08/28 23:47:38     98s] [check_library] saving report file "check_library.rpt" ... 
[08/28 23:47:38     98s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/28 23:47:38     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] All LLGs are deleted
[08/28 23:47:38     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1485.3MB) @(0:01:38 - 0:01:38).
[08/28 23:47:38     98s] <CMD> deleteRow -all
[08/28 23:47:38     98s] <CMD> initCoreRow
[08/28 23:47:38     98s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:47:38     98s] Type 'man IMPFP-3961' for more detail.
[08/28 23:47:38     98s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/28 23:47:38     98s] Type 'man IMPFP-3961' for more detail.
[08/28 23:47:38     98s] <CMD> cutRow
[08/28 23:47:38     98s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/28 23:47:38     98s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/28 23:47:38     98s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/28 23:47:38     98s] Checking routing tracks.....
[08/28 23:47:38     98s] Checking other grids.....
[08/28 23:47:38     98s] Checking FINFET Grid is on Manufacture Grid.....
[08/28 23:47:38     98s] Checking core/die box is on Grid.....
[08/28 23:47:38     98s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:47:38     98s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 23:47:38     98s] Checking snap rule ......
[08/28 23:47:38     98s] Checking Row is on grid......
[08/28 23:47:38     98s] Checking AreaIO row.....
[08/28 23:47:38     98s] Checking row out of die ...
[08/28 23:47:38     98s] Checking routing blockage.....
[08/28 23:47:38     98s] Checking components.....
[08/28 23:47:38     98s] Checking IO Pads out of die...
[08/28 23:47:38     98s] Checking constraints (guide/region/fence).....
[08/28 23:47:38     98s] Checking groups.....
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Checking Preroutes.....
[08/28 23:47:38     98s] No. of regular pre-routes not on tracks : 0 
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Reporting Utilizations.....
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Core utilization  = 58.094235
[08/28 23:47:38     98s] Effective Utilizations
[08/28 23:47:38     98s] Extracting standard cell pins and blockage ...... 
[08/28 23:47:38     98s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/28 23:47:38     98s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/28 23:47:38     98s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/28 23:47:38     98s] Type 'man IMPTR-2108' for more detail.
[08/28 23:47:38     98s]  As a result, your trialRoute congestion could be incorrect.
[08/28 23:47:38     98s] Pin and blockage extraction finished
[08/28 23:47:38     98s] Extracting macro/IO cell pins and blockage ...... 
[08/28 23:47:38     98s] Pin and blockage extraction finished
[08/28 23:47:38     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1485.3M
[08/28 23:47:38     98s] Core basic site is CoreSite
[08/28 23:47:38     98s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:47:38     98s] Fast DP-INIT is on for default
[08/28 23:47:38     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:47:38     98s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.016, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.024, MEM:1485.3M
[08/28 23:47:38     98s] Average module density = 0.582.
[08/28 23:47:38     98s] Density for the design = 0.582.
[08/28 23:47:38     98s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 719968 sites (1306310 um^2).
[08/28 23:47:38     98s] Pin Density = 0.1813.
[08/28 23:47:38     98s]             = total # of pins 130541 / total area 719968.
[08/28 23:47:38     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:47:38     98s] Severity  ID               Count  Summary                                  
[08/28 23:47:38     98s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/28 23:47:38     98s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/28 23:47:38     98s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/28 23:47:38     98s] *** Message Summary: 4 warning(s), 0 error(s)
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 375.06}
[08/28 23:47:38     98s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 610.84}
[08/28 23:47:38     98s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/28 23:47:38     98s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/28 23:47:38     98s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/28 23:47:38     98s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/28 23:47:38     98s] OPERPROF: Starting checkPlace at level 1, MEM:1485.3M
[08/28 23:47:38     98s] All LLGs are deleted
[08/28 23:47:38     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1485.3M
[08/28 23:47:38     98s] Core basic site is CoreSite
[08/28 23:47:38     98s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:47:38     98s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:47:38     98s] SiteArray: use 3,092,480 bytes
[08/28 23:47:38     98s] SiteArray: current memory after site array memory allocation 1485.3M
[08/28 23:47:38     98s] SiteArray: FP blocked sites are writable
[08/28 23:47:38     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:47:38     98s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1485.3M
[08/28 23:47:38     98s] Process 0 wires and vias for routing blockage analysis
[08/28 23:47:38     98s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.018, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.022, MEM:1485.3M
[08/28 23:47:38     98s] Begin checking placement ... (start mem=1485.3M, init mem=1485.3M)
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Running CheckPlace using 4 threads!...
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] ...checkPlace MT is done!
[08/28 23:47:38     98s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1485.3M
[08/28 23:47:38     98s] *info: Recommended don't use cell = 0           
[08/28 23:47:38     98s] *info: Placed = 2              (Fixed = 2)
[08/28 23:47:38     98s] *info: Unplaced = 34132       
[08/28 23:47:38     98s] Placement Density:53.41%(574165/1075061)
[08/28 23:47:38     98s] Placement Density (including fixed std cells):53.41%(574165/1075061)
[08/28 23:47:38     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1485.3M
[08/28 23:47:38     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:38     98s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1485.3M)
[08/28 23:47:38     98s] OPERPROF: Finished checkPlace at level 1, CPU:0.083, REAL:0.075, MEM:1485.3M
[08/28 23:47:38     98s] ############################################################################
[08/28 23:47:38     98s] # Innovus Netlist Design Rule Check
[08/28 23:47:38     98s] # Thu Aug 28 23:47:38 2025

[08/28 23:47:38     98s] ############################################################################
[08/28 23:47:38     98s] Design: croc_chip
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] ------ Design Summary:
[08/28 23:47:38     98s] Total Standard Cell Number   (cells) : 34132
[08/28 23:47:38     98s] Total Block Cell Number      (cells) : 2
[08/28 23:47:38     98s] Total I/O Pad Cell Number    (cells) : 64
[08/28 23:47:38     98s] Total Standard Cell Area     ( um^2) : 574165.07
[08/28 23:47:38     98s] Total Block Cell Area        ( um^2) : 186361.07
[08/28 23:47:38     98s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] ------ Design Statistics:
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Number of Instances            : 34198
[08/28 23:47:38     98s] Number of Non-uniquified Insts : 34197
[08/28 23:47:38     98s] Number of Nets                 : 40173
[08/28 23:47:38     98s] Average number of Pins per Net : 3.25
[08/28 23:47:38     98s] Maximum number of Pins in Net  : 5002
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] ------ I/O Port summary
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Number of Primary I/O Ports    : 48
[08/28 23:47:38     98s] Number of Input Ports          : 9
[08/28 23:47:38     98s] Number of Output Ports         : 7
[08/28 23:47:38     98s] Number of Bidirectional Ports  : 32
[08/28 23:47:38     98s] Number of Power/Ground Ports   : 0
[08/28 23:47:38     98s] Number of Floating Ports                     *: 0
[08/28 23:47:38     98s] Number of Ports Connected to Multiple Pads   *: 0
[08/28 23:47:38     98s] Number of Ports Connected to Core Instances   : 0
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] ------ Design Rule Checking:
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Number of Output Pins connect to Power/Ground *: 0
[08/28 23:47:38     98s] Number of Insts with Input Pins tied together ?: 100
[08/28 23:47:38     98s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/28 23:47:38     98s] Number of Input/InOut Floating Pins            : 0
[08/28 23:47:38     98s] Number of Output Floating Pins                 : 0
[08/28 23:47:38     98s] Number of Output Term Marked TieHi/Lo         *: 0
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/28 23:47:38     98s] Number of nets with tri-state drivers          : 32
[08/28 23:47:38     98s] Number of nets with parallel drivers           : 0
[08/28 23:47:38     98s] Number of nets with multiple drivers           : 0
[08/28 23:47:38     98s] Number of nets with no driver (No FanIn)       : 0
[08/28 23:47:38     98s] Number of Output Floating nets (No FanOut)     : 5291
[08/28 23:47:38     98s] Number of High Fanout nets (>50)               : 10
[08/28 23:47:38     98s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/28 23:47:38     98s] Checking for any assigns in the netlist...
[08/28 23:47:38     98s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/28 23:47:38     98s]   csr_pmp_cfg_o_0_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_1_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_2_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_3_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_4_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_5_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_6_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_7_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_8_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_9_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_10_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_11_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_12_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_13_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_14_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_15_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_16_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_17_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_18_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_19_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_20_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_21_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_22_ _3288_
[08/28 23:47:38     98s]   csr_pmp_cfg_o_23_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_0_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_1_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_2_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_3_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_4_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_5_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_6_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_7_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_8_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_9_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_10_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_11_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_12_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_13_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_14_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_15_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_16_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_17_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_18_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_19_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_20_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_21_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_22_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_23_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_24_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_25_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_26_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_27_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_28_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_29_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_30_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_31_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_32_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_33_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_34_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_35_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_36_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_37_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_38_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_39_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_40_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_41_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_42_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_43_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_44_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_45_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_46_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_47_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_48_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_49_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_50_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_51_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_52_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_53_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_54_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_55_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_56_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_57_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_58_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_59_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_60_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_61_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_62_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_63_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_64_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_65_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_66_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_67_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_68_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_69_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_70_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_71_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_72_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_73_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_74_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_75_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_76_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_77_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_78_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_79_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_80_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_81_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_82_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_83_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_84_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_85_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_86_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_87_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_88_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_89_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_90_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_91_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_92_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_93_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_94_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_95_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_96_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_97_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_98_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_99_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_100_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_101_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_102_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_103_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_104_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_105_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_106_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_107_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_108_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_109_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_110_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_111_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_112_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_113_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_114_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_115_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_116_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_117_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_118_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_119_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_120_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_121_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_122_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_123_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_124_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_125_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_126_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_127_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_128_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_129_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_130_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_131_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_132_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_133_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_134_ _3288_
[08/28 23:47:38     98s]   csr_pmp_addr_o_135_ _3288_
[08/28 23:47:38     98s]   csr_pmp_mseccfg_o_0_ _3288_
[08/28 23:47:38     98s]   csr_pmp_mseccfg_o_1_ _3288_
[08/28 23:47:38     98s]   csr_pmp_mseccfg_o_2_ _3288_
[08/28 23:47:38     98s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/28 23:47:38     98s]   data_addr_o_0_ _4950_
[08/28 23:47:38     98s]   data_addr_o_1_ _4950_
[08/28 23:47:38     98s]   instr_addr_o_0_ _4950_
[08/28 23:47:38     98s]   instr_addr_o_1_ _4950_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:47:38     98s]   data_o_1_ async_data_i_1_
[08/28 23:47:38     98s]   data_o_0_ async_data_i_0_
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s]   data_o_0_ async_data_i_0_
[08/28 23:47:38     98s]   data_o_1_ async_data_i_1_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/28 23:47:38     98s]   reg_q_2_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/28 23:47:38     98s]   data_dst_q_9_ data_o_9_
[08/28 23:47:38     98s]   data_dst_q_8_ data_o_8_
[08/28 23:47:38     98s]   data_dst_q_7_ data_o_7_
[08/28 23:47:38     98s]   data_dst_q_6_ data_o_6_
[08/28 23:47:38     98s]   data_dst_q_5_ data_o_5_
[08/28 23:47:38     98s]   data_dst_q_4_ data_o_4_
[08/28 23:47:38     98s]   data_dst_q_40_ data_o_40_
[08/28 23:47:38     98s]   data_dst_q_3_ data_o_3_
[08/28 23:47:38     98s]   data_dst_q_39_ data_o_39_
[08/28 23:47:38     98s]   data_dst_q_38_ data_o_38_
[08/28 23:47:38     98s]   data_dst_q_37_ data_o_37_
[08/28 23:47:38     98s]   data_dst_q_36_ data_o_36_
[08/28 23:47:38     98s]   data_dst_q_35_ data_o_35_
[08/28 23:47:38     98s]   data_dst_q_34_ data_o_34_
[08/28 23:47:38     98s]   data_dst_q_33_ data_o_33_
[08/28 23:47:38     98s]   data_dst_q_32_ data_o_32_
[08/28 23:47:38     98s]   data_dst_q_31_ data_o_31_
[08/28 23:47:38     98s]   data_dst_q_30_ data_o_30_
[08/28 23:47:38     98s]   data_dst_q_2_ data_o_2_
[08/28 23:47:38     98s]   data_dst_q_29_ data_o_29_
[08/28 23:47:38     98s]   data_dst_q_28_ data_o_28_
[08/28 23:47:38     98s]   data_dst_q_27_ data_o_27_
[08/28 23:47:38     98s]   data_dst_q_26_ data_o_26_
[08/28 23:47:38     98s]   data_dst_q_25_ data_o_25_
[08/28 23:47:38     98s]   data_dst_q_24_ data_o_24_
[08/28 23:47:38     98s]   data_dst_q_23_ data_o_23_
[08/28 23:47:38     98s]   data_dst_q_22_ data_o_22_
[08/28 23:47:38     98s]   data_dst_q_21_ data_o_21_
[08/28 23:47:38     98s]   data_dst_q_20_ data_o_20_
[08/28 23:47:38     98s]   data_dst_q_1_ data_o_1_
[08/28 23:47:38     98s]   data_dst_q_19_ data_o_19_
[08/28 23:47:38     98s]   data_dst_q_18_ data_o_18_
[08/28 23:47:38     98s]   data_dst_q_17_ data_o_17_
[08/28 23:47:38     98s]   data_dst_q_16_ data_o_16_
[08/28 23:47:38     98s]   data_dst_q_15_ data_o_15_
[08/28 23:47:38     98s]   data_dst_q_14_ data_o_14_
[08/28 23:47:38     98s]   data_dst_q_13_ data_o_13_
[08/28 23:47:38     98s]   data_dst_q_12_ data_o_12_
[08/28 23:47:38     98s]   data_dst_q_11_ data_o_11_
[08/28 23:47:38     98s]   data_dst_q_10_ data_o_10_
[08/28 23:47:38     98s]   data_dst_q_0_ data_o_0_
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/28 23:47:38     98s]   reg_q_2_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_9_ async_data_o_9_
[08/28 23:47:38     98s]   data_src_q_8_ async_data_o_8_
[08/28 23:47:38     98s]   data_src_q_7_ async_data_o_7_
[08/28 23:47:38     98s]   data_src_q_6_ async_data_o_6_
[08/28 23:47:38     98s]   data_src_q_5_ async_data_o_5_
[08/28 23:47:38     98s]   data_src_q_4_ async_data_o_4_
[08/28 23:47:38     98s]   data_src_q_40_ async_data_o_40_
[08/28 23:47:38     98s]   data_src_q_3_ async_data_o_3_
[08/28 23:47:38     98s]   data_src_q_39_ async_data_o_39_
[08/28 23:47:38     98s]   data_src_q_38_ async_data_o_38_
[08/28 23:47:38     98s]   data_src_q_37_ async_data_o_37_
[08/28 23:47:38     98s]   data_src_q_36_ async_data_o_36_
[08/28 23:47:38     98s]   data_src_q_35_ async_data_o_35_
[08/28 23:47:38     98s]   data_src_q_34_ async_data_o_34_
[08/28 23:47:38     98s]   data_src_q_33_ async_data_o_33_
[08/28 23:47:38     98s]   data_src_q_32_ async_data_o_32_
[08/28 23:47:38     98s]   data_src_q_31_ async_data_o_31_
[08/28 23:47:38     98s]   data_src_q_30_ async_data_o_30_
[08/28 23:47:38     98s]   data_src_q_2_ async_data_o_2_
[08/28 23:47:38     98s]   data_src_q_29_ async_data_o_29_
[08/28 23:47:38     98s]   data_src_q_28_ async_data_o_28_
[08/28 23:47:38     98s]   data_src_q_27_ async_data_o_27_
[08/28 23:47:38     98s]   data_src_q_26_ async_data_o_26_
[08/28 23:47:38     98s]   data_src_q_25_ async_data_o_25_
[08/28 23:47:38     98s]   data_src_q_24_ async_data_o_24_
[08/28 23:47:38     98s]   data_src_q_23_ async_data_o_23_
[08/28 23:47:38     98s]   data_src_q_22_ async_data_o_22_
[08/28 23:47:38     98s]   data_src_q_21_ async_data_o_21_
[08/28 23:47:38     98s]   data_src_q_20_ async_data_o_20_
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_19_ async_data_o_19_
[08/28 23:47:38     98s]   data_src_q_18_ async_data_o_18_
[08/28 23:47:38     98s]   data_src_q_17_ async_data_o_17_
[08/28 23:47:38     98s]   data_src_q_16_ async_data_o_16_
[08/28 23:47:38     98s]   data_src_q_15_ async_data_o_15_
[08/28 23:47:38     98s]   data_src_q_14_ async_data_o_14_
[08/28 23:47:38     98s]   data_src_q_13_ async_data_o_13_
[08/28 23:47:38     98s]   data_src_q_12_ async_data_o_12_
[08/28 23:47:38     98s]   data_src_q_11_ async_data_o_11_
[08/28 23:47:38     98s]   data_src_q_10_ async_data_o_10_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/28 23:47:38     98s]   data_o_1_ async_data_i_1_
[08/28 23:47:38     98s]   data_o_0_ async_data_i_0_
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/28 23:47:38     98s]   data_o_1_ async_data_i_1_
[08/28 23:47:38     98s]   data_o_0_ async_data_i_0_
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/28 23:47:38     98s]   reg_q_2_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/28 23:47:38     98s]   data_dst_q_9_ data_o_9_
[08/28 23:47:38     98s]   data_dst_q_8_ data_o_8_
[08/28 23:47:38     98s]   data_dst_q_7_ data_o_7_
[08/28 23:47:38     98s]   data_dst_q_6_ data_o_6_
[08/28 23:47:38     98s]   data_dst_q_5_ data_o_5_
[08/28 23:47:38     98s]   data_dst_q_4_ data_o_4_
[08/28 23:47:38     98s]   data_dst_q_3_ data_o_3_
[08/28 23:47:38     98s]   data_dst_q_33_ data_o_33_
[08/28 23:47:38     98s]   data_dst_q_32_ data_o_32_
[08/28 23:47:38     98s]   data_dst_q_31_ data_o_31_
[08/28 23:47:38     98s]   data_dst_q_30_ data_o_30_
[08/28 23:47:38     98s]   data_dst_q_2_ data_o_2_
[08/28 23:47:38     98s]   data_dst_q_29_ data_o_29_
[08/28 23:47:38     98s]   data_dst_q_28_ data_o_28_
[08/28 23:47:38     98s]   data_dst_q_27_ data_o_27_
[08/28 23:47:38     98s]   data_dst_q_26_ data_o_26_
[08/28 23:47:38     98s]   data_dst_q_25_ data_o_25_
[08/28 23:47:38     98s]   data_dst_q_24_ data_o_24_
[08/28 23:47:38     98s]   data_dst_q_23_ data_o_23_
[08/28 23:47:38     98s]   data_dst_q_22_ data_o_22_
[08/28 23:47:38     98s]   data_dst_q_21_ data_o_21_
[08/28 23:47:38     98s]   data_dst_q_20_ data_o_20_
[08/28 23:47:38     98s]   data_dst_q_1_ data_o_1_
[08/28 23:47:38     98s]   data_dst_q_19_ data_o_19_
[08/28 23:47:38     98s]   data_dst_q_18_ data_o_18_
[08/28 23:47:38     98s]   data_dst_q_17_ data_o_17_
[08/28 23:47:38     98s]   data_dst_q_16_ data_o_16_
[08/28 23:47:38     98s]   data_dst_q_15_ data_o_15_
[08/28 23:47:38     98s]   data_dst_q_14_ data_o_14_
[08/28 23:47:38     98s]   data_dst_q_13_ data_o_13_
[08/28 23:47:38     98s]   data_dst_q_12_ data_o_12_
[08/28 23:47:38     98s]   data_dst_q_11_ data_o_11_
[08/28 23:47:38     98s]   data_dst_q_10_ data_o_10_
[08/28 23:47:38     98s]   data_dst_q_0_ data_o_0_
[08/28 23:47:38     98s]   ack_dst_q async_ack_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/28 23:47:38     98s]   reg_q_2_ serial_o
[08/28 23:47:38     98s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/28 23:47:38     98s]   req_src_q async_req_o
[08/28 23:47:38     98s]   data_src_q_9_ async_data_o_9_
[08/28 23:47:38     98s]   data_src_q_8_ async_data_o_8_
[08/28 23:47:38     98s]   data_src_q_7_ async_data_o_7_
[08/28 23:47:38     98s]   data_src_q_6_ async_data_o_6_
[08/28 23:47:38     98s]   data_src_q_5_ async_data_o_5_
[08/28 23:47:38     98s]   data_src_q_4_ async_data_o_4_
[08/28 23:47:38     98s]   data_src_q_3_ async_data_o_3_
[08/28 23:47:38     98s]   data_src_q_33_ async_data_o_33_
[08/28 23:47:38     98s]   data_src_q_32_ async_data_o_32_
[08/28 23:47:38     98s]   data_src_q_31_ async_data_o_31_
[08/28 23:47:38     98s]   data_src_q_30_ async_data_o_30_
[08/28 23:47:38     98s]   data_src_q_2_ async_data_o_2_
[08/28 23:47:38     98s]   data_src_q_29_ async_data_o_29_
[08/28 23:47:38     98s]   data_src_q_28_ async_data_o_28_
[08/28 23:47:38     98s]   data_src_q_27_ async_data_o_27_
[08/28 23:47:38     98s]   data_src_q_26_ async_data_o_26_
[08/28 23:47:38     98s]   data_src_q_25_ async_data_o_25_
[08/28 23:47:38     98s]   data_src_q_24_ async_data_o_24_
[08/28 23:47:38     98s]   data_src_q_23_ async_data_o_23_
[08/28 23:47:38     98s]   data_src_q_22_ async_data_o_22_
[08/28 23:47:38     98s]   data_src_q_21_ async_data_o_21_
[08/28 23:47:38     98s]   data_src_q_20_ async_data_o_20_
[08/28 23:47:38     98s]   data_src_q_1_ async_data_o_1_
[08/28 23:47:38     98s]   data_src_q_19_ async_data_o_19_
[08/28 23:47:38     98s]   data_src_q_18_ async_data_o_18_
[08/28 23:47:38     98s]   data_src_q_17_ async_data_o_17_
[08/28 23:47:38     98s]   data_src_q_16_ async_data_o_16_
[08/28 23:47:38     98s]   data_src_q_15_ async_data_o_15_
[08/28 23:47:38     98s]   data_src_q_14_ async_data_o_14_
[08/28 23:47:38     98s]   data_src_q_13_ async_data_o_13_
[08/28 23:47:38     98s]   data_src_q_12_ async_data_o_12_
[08/28 23:47:38     98s]   data_src_q_11_ async_data_o_11_
[08/28 23:47:38     98s]   data_src_q_10_ async_data_o_10_
[08/28 23:47:38     98s]   data_src_q_0_ async_data_o_0_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/28 23:47:38     98s]   obi_rsp_o_6_ _0946_
[08/28 23:47:38     98s]   obi_rsp_o_5_ _0946_
[08/28 23:47:38     98s]   obi_rsp_o_2_ _0946_
[08/28 23:47:38     98s]   obi_rsp_o_1_ obi_req_i_0_
[08/28 23:47:38     98s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/28 23:47:38     98s]   reg_rsp_o_0_ _235_
[08/28 23:47:38     98s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/28 23:47:38     98s]   r_opc_o _1470_
[08/28 23:47:38     98s]   gnt_o _1469_
[08/28 23:47:38     98s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/28 23:47:38     98s]   reg_rsp_o_33_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_32_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_1_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_10_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_11_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_12_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_13_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_14_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_15_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_16_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_17_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_18_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_19_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_20_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_21_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_22_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_23_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_24_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_25_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_26_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_27_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_28_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_29_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_30_ _05969_
[08/28 23:47:38     98s]   reg_rsp_o_31_ _05969_
[08/28 23:47:38     98s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/28 23:47:38     98s]   user_sbr_obi_req_o_73_ _3688_
[08/28 23:47:38     98s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/28 23:47:38     98s]   reg_q_1_ serial_o
[08/28 23:47:38     98s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_38_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_34_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_33_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_37_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_36_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_32_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_35_ _40_
[08/28 23:47:38     98s]   interrupts_o_0_ _41_
[08/28 23:47:38     98s]   interrupts_o_1_ _41_
[08/28 23:47:38     98s]   interrupts_o_2_ _41_
[08/28 23:47:38     98s]   interrupts_o_3_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_0_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_1_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_2_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_3_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_4_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_5_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_6_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_7_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_8_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_9_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_10_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_11_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_12_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_13_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_14_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_15_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_16_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_17_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_18_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_19_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_20_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_21_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_22_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_23_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_24_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_25_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_26_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_27_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_28_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_29_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_30_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_31_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_32_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_33_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_34_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_35_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_36_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_37_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_38_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_39_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_40_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_41_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_42_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_43_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_44_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_45_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_46_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_47_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_48_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_49_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_50_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_51_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_52_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_53_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_54_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_55_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_56_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_57_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_58_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_59_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_60_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_61_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_62_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_63_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_64_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_65_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_66_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_67_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_68_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_69_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_70_ _41_
[08/28 23:47:38     98s]   user_mgr_obi_req_o_71_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_2_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_3_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_7_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_8_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_9_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_10_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_11_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_12_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_13_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_14_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_15_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_16_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_17_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_18_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_19_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_20_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_21_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_22_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_23_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_24_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_25_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_26_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_27_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_28_ _41_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_29_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_30_ _40_
[08/28 23:47:38     98s]   user_sbr_obi_rsp_o_31_ _41_
[08/28 23:47:38     98s] Checking routing tracks.....
[08/28 23:47:38     98s] Checking other grids.....
[08/28 23:47:38     98s] Checking routing blockage.....
[08/28 23:47:38     98s] Checking components.....
[08/28 23:47:38     98s] Checking constraints (guide/region/fence).....
[08/28 23:47:38     98s] Checking groups.....
[08/28 23:47:38     98s] Checking Ptn Core Box.....
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] Checking Preroutes.....
[08/28 23:47:38     98s] No. of regular pre-routes not on tracks : 0 
[08/28 23:47:38     98s]  Design check done.
[08/28 23:47:38     98s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:47:38     98s] Severity  ID               Count  Summary                                  
[08/28 23:47:38     98s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/28 23:47:38     98s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/28 23:47:38     98s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/28 23:47:38     98s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/28 23:47:38     98s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/28 23:47:38     98s] *** Message Summary: 5 warning(s), 0 error(s)
[08/28 23:47:38     98s] 
[08/28 23:47:38     98s] <CMD> clearGlobalNets
[08/28 23:47:38     98s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/28 23:47:38     98s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/28 23:47:38     98s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/28 23:47:38     98s] <CMD> addEndCap
[08/28 23:47:38     98s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/28 23:47:38     98s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/28 23:47:38     98s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/28 23:47:38     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1485.3M
[08/28 23:47:38     98s] #spOpts: VtWidth 
[08/28 23:47:39     98s] All LLGs are deleted
[08/28 23:47:39     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1485.3M
[08/28 23:47:39     98s] Core basic site is CoreSite
[08/28 23:47:39     98s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 23:47:39     98s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 23:47:39     98s] SiteArray: use 3,092,480 bytes
[08/28 23:47:39     98s] SiteArray: current memory after site array memory allocation 1485.3M
[08/28 23:47:39     98s] SiteArray: FP blocked sites are writable
[08/28 23:47:39     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 23:47:39     98s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1485.3M
[08/28 23:47:39     98s] Process 0 wires and vias for routing blockage analysis
[08/28 23:47:39     98s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.019, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.030, MEM:1485.3M
[08/28 23:47:39     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1485.3MB).
[08/28 23:47:39     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.070, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.009, REAL:0.009, MEM:1485.3M
[08/28 23:47:39     98s] Minimum row-size in sites for endcap insertion = 7.
[08/28 23:47:39     98s] Minimum number of sites for row blockage       = 1.
[08/28 23:47:39     98s] Inserted 378 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:47:39     98s] Inserted 378 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/28 23:47:39     98s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1485.3M
[08/28 23:47:39     98s] For 756 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/28 23:47:39     98s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:39     98s] All LLGs are deleted
[08/28 23:47:39     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.3M
[08/28 23:47:39     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.3M
[08/28 23:47:39     98s] <CMD> verifyEndCap
[08/28 23:47:39     98s] 
[08/28 23:47:39     98s] ******Begin verifyEndCap******
[08/28 23:47:39     98s] End edge value: 1
[08/28 23:47:39     98s] Outter corner value: 0
[08/28 23:47:39     98s] Inner corner  value: 0
[08/28 23:47:39     98s] Found no problem.
[08/28 23:47:39     98s] ******End verifyEndCap******
[08/28 23:47:39     98s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/28 23:47:39     98s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/28 23:47:39     98s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/28 23:47:39     98s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/28 23:47:39     98s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/28 23:47:39     98s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/28 23:47:39     98s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{640.07 365.06 1444.55 503.84} {640.07 600.84 1444.55 739.62}}
[08/28 23:47:39     98s] 
[08/28 23:47:39     98s] Usage: createRouteBlk [-help] [-cutLayer <layerId|{layerId list}|all>] [-drcRegionLayer <layerId|{layerId list}|all>] [-fills] [-inst <name>] [-layer <layerId|{layerId list}|all>]
[08/28 23:47:39     98s]                       [-trimMetalLayer <layerZ|{layerZ list}|all>] [-name <blk> | -prefixOn ] {-box {x1 y1 x2 y2} | -cover  | -polygon {{x1 y1} {x2 y2}...} | -boxList {{x1 y1} {x2 y2}...}} [-exceptpgnet  | -pgnetonly  | -partial <integer>] [-spacing <float> | -designRuleWidth <float>]
[08/28 23:47:39     98s] 
[08/28 23:47:39     98s] **ERROR: (IMPTCM-37):	Option "-box" requires four floating numbers.
**ERROR: (IMPSE-110):	File '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' line 11: errors out.
### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/28 23:47:39     98s] 
[08/28 23:48:14    102s] <CMD> win
[08/28 23:48:16    102s] <CMD> zoomBox 98.19400 30.61000 1742.76200 1657.00600
[08/28 23:48:16    102s] <CMD> zoomBox 404.11900 215.51000 1592.32000 1390.58200
[08/28 23:48:16    102s] <CMD> zoomBox 523.59600 287.72100 1533.56700 1286.53200
[08/28 23:48:17    102s] <CMD> zoomBox 784.84600 445.62000 1405.09400 1059.01400
[08/28 23:48:17    102s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/28 23:48:20    103s] <CMD> zoomBox 490.97300 358.05800 1500.94300 1356.86800
[08/28 23:48:20    103s] <CMD> zoomBox 358.03900 318.01300 1546.23900 1493.08400
[08/28 23:48:21    103s] <CMD> zoomBox 36.98500 209.59400 1681.55200 1835.98900
[08/28 23:48:21    103s] <CMD> zoomBox -407.38100 59.53300 1868.83700 2310.59900
[08/28 23:48:22    103s] <CMD> zoomBox 22.94500 244.69700 1420.82800 1627.13400
[08/28 23:48:22    103s] <CMD> zoomBox 390.60900 356.40000 1010.85900 969.79600
[08/28 23:48:23    103s] <CMD> zoomBox 334.97400 340.67700 1064.68000 1062.32000
[08/28 23:48:23    103s] <CMD> zoomBox 101.92600 274.81500 1290.13000 1449.89000
[08/28 23:48:24    103s] <CMD> zoomBox -130.88200 207.57800 1513.69200 1833.98000
[08/28 23:48:24    103s] <CMD> zoomBox -453.10600 114.51700 1823.12100 2365.59200
[08/28 23:49:37    111s] <CMD> win
[08/28 23:49:41    111s] <CMD> setLayerPreference node_layer -isVisible 1
[08/28 23:49:44    111s] <CMD> setLayerPreference node_overlay -isVisible 1
[08/28 23:49:44    111s] 
[08/28 23:49:44    111s] 
[08/28 23:49:44    111s] 
[08/28 23:49:44    111s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[08/28 23:49:44    111s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[08/28 23:49:44    111s] <CMD> fit
[08/28 23:49:46    112s] <CMD> setLayerPreference node_overlay -isVisible 0
[08/28 23:49:47    112s] <CMD> setLayerPreference node_overlay -isVisible 1
[08/28 23:49:47    112s] <CMD> fit
[08/28 23:49:50    112s] <CMD> setLayerPreference node_overlay -isVisible 0
[08/28 23:49:54    113s] <CMD> zoomBox 170.87600 62.79700 1649.57100 1525.15300
[08/28 23:49:54    113s] <CMD> zoomBox 259.10700 141.63300 1515.99800 1384.63600
[08/28 23:49:54    113s] <CMD> zoomBox 397.85000 265.60200 1305.95500 1163.67300
[08/28 23:49:55    113s] <CMD> deselectAll
[08/28 23:50:09    114s] <CMD> setLayerPreference clock -isVisible 0
[08/28 23:50:10    114s] <CMD> setLayerPreference pgGround -isVisible 0
[08/28 23:50:10    114s] <CMD> setLayerPreference clock -isVisible 1
[08/28 23:50:11    115s] <CMD> setLayerPreference pgGround -isVisible 1
[08/28 23:50:14    115s] 
[08/28 23:50:14    115s] *** Memory Usage v#1 (Current mem = 1491.715M, initial mem = 281.906M) ***
[08/28 23:50:14    115s] 
[08/28 23:50:14    115s] *** Summary of all messages that are not suppressed in this session:
[08/28 23:50:14    115s] Severity  ID               Count  Summary                                  
[08/28 23:50:14    115s] WARNING   IMPLF-58            66  MACRO '%s' has been found in the databas...
[08/28 23:50:14    115s] WARNING   IMPLF-61             3  %d duplicated MACRO definitions have bee...
[08/28 23:50:14    115s] WARNING   IMPLF-200           84  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/28 23:50:14    115s] WARNING   IMPLF-201           48  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/28 23:50:14    115s] ERROR     IMPSE-110            2  File '%s' line %s: %s.                   
[08/28 23:50:14    115s] WARNING   IMPFP-7238           6  CORE's corner: %s is NOT on %s,  Please ...
[08/28 23:50:14    115s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[08/28 23:50:14    115s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[08/28 23:50:14    115s] WARNING   IMPTS-282           84  Cell '%s' is not a level shifter cell bu...
[08/28 23:50:14    115s] WARNING   IMPEXT-2766         21  The sheet resistance for layer %s is not...
[08/28 23:50:14    115s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/28 23:50:14    115s] WARNING   IMPEXT-2776         18  The via resistance between layers %s and...
[08/28 23:50:14    115s] WARNING   IMPVL-129          531  The identifier '%s' in module '%s' is %d...
[08/28 23:50:14    115s] WARNING   IMPVL-159          558  Pin '%s' of cell '%s' is defined in LEF ...
[08/28 23:50:14    115s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/28 23:50:14    115s] WARNING   IMPESI-3194        112  Unable to interpolate for instance '%s' ...
[08/28 23:50:14    115s] WARNING   IMPESI-3199        112  Unable to find proper library binding be...
[08/28 23:50:14    115s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[08/28 23:50:14    115s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[08/28 23:50:14    115s] ERROR     IMPPP-305            4  The absolute limits %s %f %s %f must be ...
[08/28 23:50:14    115s] WARNING   IMPPP-133          752  The block boundary of instance '%s' was ...
[08/28 23:50:14    115s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[08/28 23:50:14    115s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[08/28 23:50:14    115s] WARNING   IMPSP-5534           9  '%s' and '%s' are using the same endcap ...
[08/28 23:50:14    115s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/28 23:50:14    115s] WARNING   IMPTR-2104           3  Layer %s: Pitch=%d is less than min widt...
[08/28 23:50:14    115s] WARNING   IMPTR-2108           3  For layer M%d, the gaps of %d out of %d ...
[08/28 23:50:14    115s] WARNING   IMPREPO-227          3  There are %d High Fanout nets (>50).     
[08/28 23:50:14    115s] WARNING   IMPREPO-205          3  There are %d Cells with missing PG PIN.  
[08/28 23:50:14    115s] WARNING   IMPREPO-207          3  There are %d Cells dimensions not multip...
[08/28 23:50:14    115s] WARNING   IMPREPO-210          3  There are %d Cells PG Pins with missing ...
[08/28 23:50:14    115s] WARNING   IMPREPO-216          3  There are %d Instances with input pins t...
[08/28 23:50:14    115s] ERROR     IMPTCM-37            2  Option "%s" requires four floating numbe...
[08/28 23:50:14    115s] WARNING   TCLCMD-1535         12  set_input_delay command specified withou...
[08/28 23:50:14    115s] WARNING   TECHLIB-302         60  No function defined for cell '%s'. The c...
[08/28 23:50:14    115s] *** Message Summary: 2522 warning(s), 8 error(s)
[08/28 23:50:14    115s] 
[08/28 23:50:14    115s] --- Ending "Innovus" (totcpu=0:01:55, real=0:06:31, mem=1491.7M) ---
