/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  reg [12:0] _02_;
  wire [11:0] _03_;
  reg [11:0] _04_;
  wire [14:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [21:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [8:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_96z;
  wire celloutsig_0_98z;
  wire [7:0] celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [43:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_19z[3] | celloutsig_0_24z[3]);
  assign celloutsig_0_40z = ~(celloutsig_0_17z | celloutsig_0_18z);
  assign celloutsig_0_55z = ~(celloutsig_0_34z | celloutsig_0_31z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_3z);
  assign celloutsig_1_19z = ~(in_data[107] | celloutsig_1_9z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z | celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_21z | celloutsig_0_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_13z | celloutsig_0_0z);
  assign celloutsig_0_44z = ~celloutsig_0_16z;
  assign celloutsig_0_96z = ~celloutsig_0_40z;
  assign celloutsig_1_0z = ~in_data[96];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_1_8z = ~celloutsig_1_1z[4];
  assign celloutsig_0_11z = ~in_data[0];
  assign celloutsig_0_21z = ~celloutsig_0_6z;
  assign celloutsig_0_27z = ~celloutsig_0_5z;
  assign celloutsig_0_0z = in_data[38] | in_data[67];
  assign celloutsig_0_43z = celloutsig_0_33z | celloutsig_0_42z;
  assign celloutsig_0_47z = celloutsig_0_7z | celloutsig_0_12z;
  assign celloutsig_1_10z = celloutsig_1_6z[8] | celloutsig_1_9z;
  assign celloutsig_0_16z = in_data[17] | celloutsig_0_13z;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= { celloutsig_0_24z, celloutsig_0_44z, celloutsig_0_36z, celloutsig_0_55z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_40z, celloutsig_0_9z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 13'h0000;
    else _02_ <= { in_data[145:136], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= { _03_[11:9], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  reg [14:0] _30_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 15'h0000;
    else _30_ <= in_data[18:4];
  assign { _05_[14:6], _00_, _05_[4:3], _03_[11:9] } = _30_;
  assign celloutsig_0_50z = { celloutsig_0_14z[4:2], celloutsig_0_14z[2], celloutsig_0_38z } < { celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z } < { celloutsig_1_1z[16], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_17z = celloutsig_1_1z[37:19] < { in_data[164:154], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_31z = { celloutsig_0_20z[7], celloutsig_0_3z, celloutsig_0_20z } < { _04_[5], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_30z };
  assign celloutsig_0_46z = celloutsig_0_19z[4] & ~(celloutsig_0_45z);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(_05_[3]);
  assign celloutsig_0_62z = celloutsig_0_15z & ~(celloutsig_0_26z[4]);
  assign celloutsig_0_64z = celloutsig_0_26z[2] & ~(celloutsig_0_52z);
  assign celloutsig_1_9z = celloutsig_1_1z[20] & ~(celloutsig_1_6z[3]);
  assign celloutsig_0_13z = celloutsig_0_11z & ~(celloutsig_0_9z);
  assign celloutsig_0_2z = in_data[40] & ~(celloutsig_0_0z);
  assign celloutsig_0_36z = celloutsig_0_26z[8:1] != { in_data[17:15], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_27z };
  assign celloutsig_0_3z = _05_[12:9] != in_data[93:90];
  assign celloutsig_0_42z = { celloutsig_0_14z[18:7], celloutsig_0_14z[23], celloutsig_0_29z } != { in_data[39], celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_25z };
  assign celloutsig_0_52z = _04_[10:4] != { celloutsig_0_24z[5:2], celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_32z };
  assign celloutsig_0_53z = _04_[7:4] != { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_5z = { _05_[14:6], _00_, _05_[4:3], _03_[11:9], celloutsig_0_3z, celloutsig_0_2z } != { in_data[71], celloutsig_0_0z, _05_[14:6], _00_, _05_[4:3], _03_[11:9] };
  assign celloutsig_0_63z = { celloutsig_0_24z[3:2], celloutsig_0_25z } != { celloutsig_0_32z, celloutsig_0_56z, celloutsig_0_36z };
  assign celloutsig_0_6z = { _05_[7:6], _00_, _05_[4:3], _03_[11] } != { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_75z = { celloutsig_0_54z[17:5], celloutsig_0_63z, celloutsig_0_22z, celloutsig_0_53z, celloutsig_0_55z, celloutsig_0_68z, celloutsig_0_50z } != { _01_, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_62z };
  assign celloutsig_1_2z = celloutsig_1_1z[36:34] != in_data[161:159];
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_0z } != celloutsig_1_6z[7:5];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z } != { celloutsig_1_1z[29:28], celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z } != celloutsig_1_5z[12:9];
  assign celloutsig_1_15z = in_data[140:138] != { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[190:187], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_16z } != { celloutsig_1_6z[11], celloutsig_1_6z };
  assign celloutsig_0_15z = { _04_[4:3], _05_[14:6], _00_, _05_[4:3], _03_[11:9], celloutsig_0_3z } != { celloutsig_0_6z, celloutsig_0_4z, _04_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_26z[6:2], celloutsig_0_18z } != celloutsig_0_20z[6:1];
  assign celloutsig_0_57z = - { celloutsig_0_54z[7:2], celloutsig_0_37z };
  assign celloutsig_0_70z = - { _00_, _05_[4:3], _03_[11:10] };
  assign celloutsig_0_20z = - { _05_[6], _00_, _05_[4:3], _03_[11:10], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_24z = - { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_30z = - { _05_[6], _00_, _05_[4:3], _03_[11] };
  assign celloutsig_0_49z = ~ { celloutsig_0_26z[9:1], celloutsig_0_2z };
  assign celloutsig_0_84z = ~ { celloutsig_0_57z, celloutsig_0_43z, celloutsig_0_6z };
  assign celloutsig_1_1z = ~ in_data[145:102];
  assign celloutsig_1_6z = ~ { celloutsig_1_1z[33:23], celloutsig_1_4z };
  assign celloutsig_0_45z = ^ { celloutsig_0_20z[7:4], celloutsig_0_5z };
  assign celloutsig_0_23z = ^ { celloutsig_0_20z[2:1], celloutsig_0_21z };
  assign celloutsig_0_54z = { _04_[11], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_49z, celloutsig_0_46z, celloutsig_0_50z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_0z } - { celloutsig_0_14z[22:7], celloutsig_0_14z[23], celloutsig_0_14z[23], celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_60z = { celloutsig_0_16z, celloutsig_0_52z, celloutsig_0_5z, celloutsig_0_32z } - { _04_[3], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_33z };
  assign celloutsig_0_99z = { celloutsig_0_19z[3:0], celloutsig_0_35z, celloutsig_0_44z, celloutsig_0_43z, celloutsig_0_83z } - { celloutsig_0_84z[8:3], celloutsig_0_4z, celloutsig_0_65z };
  assign celloutsig_1_5z = in_data[140:127] - { in_data[144:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_14z[23], celloutsig_0_14z[23], celloutsig_0_14z[4], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_15z } - _05_[12:7];
  assign celloutsig_0_26z = { celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_20z } - { in_data[35:30], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_33z = ~((celloutsig_0_31z & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_0_38z = ~((celloutsig_0_0z & celloutsig_0_12z) | in_data[47]);
  assign celloutsig_0_65z = ~((celloutsig_0_22z & celloutsig_0_24z[3]) | celloutsig_0_25z);
  assign celloutsig_0_68z = ~((celloutsig_0_50z & celloutsig_0_60z[1]) | _04_[0]);
  assign celloutsig_0_9z = ~((in_data[51] & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z & celloutsig_0_0z) | celloutsig_0_7z);
  assign celloutsig_0_18z = ~((in_data[3] & in_data[94]) | celloutsig_0_6z);
  assign celloutsig_0_28z = ~((celloutsig_0_23z & celloutsig_0_0z) | _05_[9]);
  assign celloutsig_0_35z = ~((celloutsig_0_12z & _04_[7]) | (celloutsig_0_7z & celloutsig_0_17z));
  assign celloutsig_0_37z = ~((celloutsig_0_34z & in_data[56]) | (celloutsig_0_32z & celloutsig_0_7z));
  assign celloutsig_0_56z = ~((celloutsig_0_36z & celloutsig_0_21z) | (celloutsig_0_52z & celloutsig_0_29z));
  assign celloutsig_0_83z = ~((celloutsig_0_55z & celloutsig_0_75z) | (celloutsig_0_70z[3] & celloutsig_0_16z));
  assign celloutsig_0_8z = ~((_05_[6] & celloutsig_0_4z) | (celloutsig_0_6z & in_data[65]));
  assign celloutsig_0_98z = ~((celloutsig_0_96z & celloutsig_0_6z) | (celloutsig_0_64z & celloutsig_0_18z));
  assign celloutsig_1_16z = ~((celloutsig_1_12z & celloutsig_1_12z) | (celloutsig_1_7z & _02_[2]));
  assign celloutsig_0_32z = ~((celloutsig_0_30z[3] & celloutsig_0_17z) | (celloutsig_0_15z & celloutsig_0_3z));
  assign { celloutsig_0_14z[23], celloutsig_0_14z[4], celloutsig_0_14z[22], celloutsig_0_14z[2], celloutsig_0_14z[21:7], celloutsig_0_14z[3] } = ~ { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, _05_[14:6], _00_, _05_[4:3], _03_[11:9], celloutsig_0_0z };
  assign _03_[8:0] = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _05_[5], _05_[2:0] } = { _00_, _03_[11:9] };
  assign { celloutsig_0_14z[6:5], celloutsig_0_14z[1:0] } = { celloutsig_0_14z[23], celloutsig_0_14z[23], celloutsig_0_14z[2], celloutsig_0_14z[4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
