// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gemm_relu_stream_jki_gemm_relu_stream_jki,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=273296,HLS_SYN_TPT=269122,HLS_SYN_MEM=221,HLS_SYN_DSP=0,HLS_SYN_FF=8915,HLS_SYN_LUT=10861,HLS_VERSION=2021_1}" *)

module gemm_relu_stream_jki (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [31:0] buf0_i_q0;
wire   [31:0] buf0_t_q0;
wire   [31:0] buf1_i_q0;
wire   [31:0] buf1_t_q0;
wire   [31:0] buf2_i_q0;
wire   [31:0] buf2_t_q0;
wire   [63:0] v37;
wire   [63:0] v38;
wire   [63:0] v39;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_continue;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [511:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_ap_return;
wire    v39_c_channel_full_n;
wire    load_buf0_1_U0_ap_start;
wire    load_buf0_1_U0_ap_done;
wire    load_buf0_1_U0_ap_continue;
wire    load_buf0_1_U0_ap_idle;
wire    load_buf0_1_U0_ap_ready;
wire    load_buf0_1_U0_m_axi_gmem0_AWVALID;
wire   [63:0] load_buf0_1_U0_m_axi_gmem0_AWADDR;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_AWID;
wire   [31:0] load_buf0_1_U0_m_axi_gmem0_AWLEN;
wire   [2:0] load_buf0_1_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] load_buf0_1_U0_m_axi_gmem0_AWBURST;
wire   [1:0] load_buf0_1_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] load_buf0_1_U0_m_axi_gmem0_AWPROT;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_AWQOS;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_AWREGION;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_AWUSER;
wire    load_buf0_1_U0_m_axi_gmem0_WVALID;
wire   [511:0] load_buf0_1_U0_m_axi_gmem0_WDATA;
wire   [63:0] load_buf0_1_U0_m_axi_gmem0_WSTRB;
wire    load_buf0_1_U0_m_axi_gmem0_WLAST;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_WID;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_WUSER;
wire    load_buf0_1_U0_m_axi_gmem0_ARVALID;
wire   [63:0] load_buf0_1_U0_m_axi_gmem0_ARADDR;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_ARID;
wire   [31:0] load_buf0_1_U0_m_axi_gmem0_ARLEN;
wire   [2:0] load_buf0_1_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] load_buf0_1_U0_m_axi_gmem0_ARBURST;
wire   [1:0] load_buf0_1_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] load_buf0_1_U0_m_axi_gmem0_ARPROT;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_ARQOS;
wire   [3:0] load_buf0_1_U0_m_axi_gmem0_ARREGION;
wire   [0:0] load_buf0_1_U0_m_axi_gmem0_ARUSER;
wire    load_buf0_1_U0_m_axi_gmem0_RREADY;
wire    load_buf0_1_U0_m_axi_gmem0_BREADY;
wire   [11:0] load_buf0_1_U0_v23_address0;
wire    load_buf0_1_U0_v23_ce0;
wire    load_buf0_1_U0_v23_we0;
wire   [31:0] load_buf0_1_U0_v23_d0;
wire    load_buf1_1_U0_ap_start;
wire    load_buf1_1_U0_ap_done;
wire    load_buf1_1_U0_ap_continue;
wire    load_buf1_1_U0_ap_idle;
wire    load_buf1_1_U0_ap_ready;
wire    load_buf1_1_U0_m_axi_gmem1_AWVALID;
wire   [63:0] load_buf1_1_U0_m_axi_gmem1_AWADDR;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_AWID;
wire   [31:0] load_buf1_1_U0_m_axi_gmem1_AWLEN;
wire   [2:0] load_buf1_1_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] load_buf1_1_U0_m_axi_gmem1_AWBURST;
wire   [1:0] load_buf1_1_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] load_buf1_1_U0_m_axi_gmem1_AWPROT;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_AWQOS;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_AWREGION;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_AWUSER;
wire    load_buf1_1_U0_m_axi_gmem1_WVALID;
wire   [511:0] load_buf1_1_U0_m_axi_gmem1_WDATA;
wire   [63:0] load_buf1_1_U0_m_axi_gmem1_WSTRB;
wire    load_buf1_1_U0_m_axi_gmem1_WLAST;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_WID;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_WUSER;
wire    load_buf1_1_U0_m_axi_gmem1_ARVALID;
wire   [63:0] load_buf1_1_U0_m_axi_gmem1_ARADDR;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_ARID;
wire   [31:0] load_buf1_1_U0_m_axi_gmem1_ARLEN;
wire   [2:0] load_buf1_1_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] load_buf1_1_U0_m_axi_gmem1_ARBURST;
wire   [1:0] load_buf1_1_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] load_buf1_1_U0_m_axi_gmem1_ARPROT;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_ARQOS;
wire   [3:0] load_buf1_1_U0_m_axi_gmem1_ARREGION;
wire   [0:0] load_buf1_1_U0_m_axi_gmem1_ARUSER;
wire    load_buf1_1_U0_m_axi_gmem1_RREADY;
wire    load_buf1_1_U0_m_axi_gmem1_BREADY;
wire   [11:0] load_buf1_1_U0_v28_address0;
wire    load_buf1_1_U0_v28_ce0;
wire    load_buf1_1_U0_v28_we0;
wire   [31:0] load_buf1_1_U0_v28_d0;
wire    gemm_stage_0_1_U0_ap_start;
wire    gemm_stage_0_1_U0_ap_done;
wire    gemm_stage_0_1_U0_ap_continue;
wire    gemm_stage_0_1_U0_ap_idle;
wire    gemm_stage_0_1_U0_ap_ready;
wire    gemm_stage_0_1_U0_start_out;
wire    gemm_stage_0_1_U0_start_write;
wire   [11:0] gemm_stage_0_1_U0_v0_address0;
wire    gemm_stage_0_1_U0_v0_ce0;
wire   [11:0] gemm_stage_0_1_U0_v1_address0;
wire    gemm_stage_0_1_U0_v1_ce0;
wire   [31:0] gemm_stage_0_1_U0_v431_din;
wire    gemm_stage_0_1_U0_v431_write;
wire    relu_stage_0_1_U0_ap_start;
wire    relu_stage_0_1_U0_ap_done;
wire    relu_stage_0_1_U0_ap_continue;
wire    relu_stage_0_1_U0_ap_idle;
wire    relu_stage_0_1_U0_ap_ready;
wire    relu_stage_0_1_U0_v431_read;
wire   [11:0] relu_stage_0_1_U0_v15_address0;
wire    relu_stage_0_1_U0_v15_ce0;
wire    relu_stage_0_1_U0_v15_we0;
wire   [31:0] relu_stage_0_1_U0_v15_d0;
wire    store_res2_1_U0_ap_start;
wire    store_res2_1_U0_ap_done;
wire    store_res2_1_U0_ap_continue;
wire    store_res2_1_U0_ap_idle;
wire    store_res2_1_U0_ap_ready;
wire   [11:0] store_res2_1_U0_v32_address0;
wire    store_res2_1_U0_v32_ce0;
wire    store_res2_1_U0_m_axi_gmem2_AWVALID;
wire   [63:0] store_res2_1_U0_m_axi_gmem2_AWADDR;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_AWID;
wire   [31:0] store_res2_1_U0_m_axi_gmem2_AWLEN;
wire   [2:0] store_res2_1_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] store_res2_1_U0_m_axi_gmem2_AWBURST;
wire   [1:0] store_res2_1_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] store_res2_1_U0_m_axi_gmem2_AWPROT;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_AWQOS;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_AWREGION;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_AWUSER;
wire    store_res2_1_U0_m_axi_gmem2_WVALID;
wire   [511:0] store_res2_1_U0_m_axi_gmem2_WDATA;
wire   [63:0] store_res2_1_U0_m_axi_gmem2_WSTRB;
wire    store_res2_1_U0_m_axi_gmem2_WLAST;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_WID;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_WUSER;
wire    store_res2_1_U0_m_axi_gmem2_ARVALID;
wire   [63:0] store_res2_1_U0_m_axi_gmem2_ARADDR;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_ARID;
wire   [31:0] store_res2_1_U0_m_axi_gmem2_ARLEN;
wire   [2:0] store_res2_1_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] store_res2_1_U0_m_axi_gmem2_ARBURST;
wire   [1:0] store_res2_1_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] store_res2_1_U0_m_axi_gmem2_ARPROT;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_ARQOS;
wire   [3:0] store_res2_1_U0_m_axi_gmem2_ARREGION;
wire   [0:0] store_res2_1_U0_m_axi_gmem2_ARUSER;
wire    store_res2_1_U0_m_axi_gmem2_RREADY;
wire    store_res2_1_U0_m_axi_gmem2_BREADY;
wire    buf0_i_full_n;
wire    buf0_t_empty_n;
wire    buf1_i_full_n;
wire    buf1_t_empty_n;
wire    buf2_i_full_n;
wire    buf2_t_empty_n;
wire   [63:0] v39_c_channel_dout;
wire    v39_c_channel_empty_n;
wire    v43_full_n;
wire   [31:0] v43_dout;
wire    v43_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_load_buf0_1_U0_ap_ready;
wire    ap_sync_load_buf0_1_U0_ap_ready;
reg    ap_sync_reg_load_buf1_1_U0_ap_ready;
wire    ap_sync_load_buf1_1_U0_ap_ready;
wire   [0:0] start_for_relu_stage_0_1_U0_din;
wire    start_for_relu_stage_0_1_U0_full_n;
wire   [0:0] start_for_relu_stage_0_1_U0_dout;
wire    start_for_relu_stage_0_1_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_buf0_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_buf1_1_U0_ap_ready = 1'b0;
end

gemm_relu_stream_jki_buf0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buf0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_buf0_1_U0_v23_address0),
    .i_ce0(load_buf0_1_U0_v23_ce0),
    .i_we0(load_buf0_1_U0_v23_we0),
    .i_d0(load_buf0_1_U0_v23_d0),
    .i_q0(buf0_i_q0),
    .t_address0(gemm_stage_0_1_U0_v0_address0),
    .t_ce0(gemm_stage_0_1_U0_v0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(buf0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf0_i_full_n),
    .i_write(load_buf0_1_U0_ap_done),
    .t_empty_n(buf0_t_empty_n),
    .t_read(gemm_stage_0_1_U0_ap_ready)
);

gemm_relu_stream_jki_buf0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buf1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(load_buf1_1_U0_v28_address0),
    .i_ce0(load_buf1_1_U0_v28_ce0),
    .i_we0(load_buf1_1_U0_v28_we0),
    .i_d0(load_buf1_1_U0_v28_d0),
    .i_q0(buf1_i_q0),
    .t_address0(gemm_stage_0_1_U0_v1_address0),
    .t_ce0(gemm_stage_0_1_U0_v1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(buf1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf1_i_full_n),
    .i_write(load_buf1_1_U0_ap_done),
    .t_empty_n(buf1_t_empty_n),
    .t_read(gemm_stage_0_1_U0_ap_ready)
);

gemm_relu_stream_jki_buf0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buf2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(relu_stage_0_1_U0_v15_address0),
    .i_ce0(relu_stage_0_1_U0_v15_ce0),
    .i_we0(relu_stage_0_1_U0_v15_we0),
    .i_d0(relu_stage_0_1_U0_v15_d0),
    .i_q0(buf2_i_q0),
    .t_address0(store_res2_1_U0_v32_address0),
    .t_ce0(store_res2_1_U0_v32_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(buf2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf2_i_full_n),
    .i_write(relu_stage_0_1_U0_ap_done),
    .t_empty_n(buf2_t_empty_n),
    .t_read(store_res2_1_U0_ap_ready)
);

gemm_relu_stream_jki_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .v37(v37),
    .v38(v38),
    .v39(v39),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

gemm_relu_stream_jki_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load_buf0_1_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(load_buf0_1_U0_m_axi_gmem0_ARADDR),
    .I_ARID(load_buf0_1_U0_m_axi_gmem0_ARID),
    .I_ARLEN(load_buf0_1_U0_m_axi_gmem0_ARLEN),
    .I_ARSIZE(load_buf0_1_U0_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(load_buf0_1_U0_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(load_buf0_1_U0_m_axi_gmem0_ARCACHE),
    .I_ARQOS(load_buf0_1_U0_m_axi_gmem0_ARQOS),
    .I_ARPROT(load_buf0_1_U0_m_axi_gmem0_ARPROT),
    .I_ARUSER(load_buf0_1_U0_m_axi_gmem0_ARUSER),
    .I_ARBURST(load_buf0_1_U0_m_axi_gmem0_ARBURST),
    .I_ARREGION(load_buf0_1_U0_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(load_buf0_1_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

gemm_relu_stream_jki_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(load_buf1_1_U0_m_axi_gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(load_buf1_1_U0_m_axi_gmem1_ARADDR),
    .I_ARID(load_buf1_1_U0_m_axi_gmem1_ARID),
    .I_ARLEN(load_buf1_1_U0_m_axi_gmem1_ARLEN),
    .I_ARSIZE(load_buf1_1_U0_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(load_buf1_1_U0_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(load_buf1_1_U0_m_axi_gmem1_ARCACHE),
    .I_ARQOS(load_buf1_1_U0_m_axi_gmem1_ARQOS),
    .I_ARPROT(load_buf1_1_U0_m_axi_gmem1_ARPROT),
    .I_ARUSER(load_buf1_1_U0_m_axi_gmem1_ARUSER),
    .I_ARBURST(load_buf1_1_U0_m_axi_gmem1_ARBURST),
    .I_ARREGION(load_buf1_1_U0_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(load_buf1_1_U0_m_axi_gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

gemm_relu_stream_jki_gmem2_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(store_res2_1_U0_m_axi_gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(store_res2_1_U0_m_axi_gmem2_AWADDR),
    .I_AWID(store_res2_1_U0_m_axi_gmem2_AWID),
    .I_AWLEN(store_res2_1_U0_m_axi_gmem2_AWLEN),
    .I_AWSIZE(store_res2_1_U0_m_axi_gmem2_AWSIZE),
    .I_AWLOCK(store_res2_1_U0_m_axi_gmem2_AWLOCK),
    .I_AWCACHE(store_res2_1_U0_m_axi_gmem2_AWCACHE),
    .I_AWQOS(store_res2_1_U0_m_axi_gmem2_AWQOS),
    .I_AWPROT(store_res2_1_U0_m_axi_gmem2_AWPROT),
    .I_AWUSER(store_res2_1_U0_m_axi_gmem2_AWUSER),
    .I_AWBURST(store_res2_1_U0_m_axi_gmem2_AWBURST),
    .I_AWREGION(store_res2_1_U0_m_axi_gmem2_AWREGION),
    .I_WVALID(store_res2_1_U0_m_axi_gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(store_res2_1_U0_m_axi_gmem2_WDATA),
    .I_WID(store_res2_1_U0_m_axi_gmem2_WID),
    .I_WUSER(store_res2_1_U0_m_axi_gmem2_WUSER),
    .I_WLAST(store_res2_1_U0_m_axi_gmem2_WLAST),
    .I_WSTRB(store_res2_1_U0_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(store_res2_1_U0_m_axi_gmem2_BREADY),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

gemm_relu_stream_jki_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .v39(v39),
    .ap_return(entry_proc_U0_ap_return)
);

gemm_relu_stream_jki_load_buf0_1 load_buf0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load_buf0_1_U0_ap_start),
    .ap_done(load_buf0_1_U0_ap_done),
    .ap_continue(load_buf0_1_U0_ap_continue),
    .ap_idle(load_buf0_1_U0_ap_idle),
    .ap_ready(load_buf0_1_U0_ap_ready),
    .m_axi_gmem0_AWVALID(load_buf0_1_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(load_buf0_1_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(load_buf0_1_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(load_buf0_1_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(load_buf0_1_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(load_buf0_1_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(load_buf0_1_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(load_buf0_1_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(load_buf0_1_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(load_buf0_1_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(load_buf0_1_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(load_buf0_1_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(load_buf0_1_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(load_buf0_1_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(load_buf0_1_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(load_buf0_1_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(load_buf0_1_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(load_buf0_1_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(load_buf0_1_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(load_buf0_1_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(load_buf0_1_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(load_buf0_1_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(load_buf0_1_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(load_buf0_1_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(load_buf0_1_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(load_buf0_1_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(load_buf0_1_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(load_buf0_1_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(load_buf0_1_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(load_buf0_1_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(load_buf0_1_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(load_buf0_1_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .v22(v37),
    .v23_address0(load_buf0_1_U0_v23_address0),
    .v23_ce0(load_buf0_1_U0_v23_ce0),
    .v23_we0(load_buf0_1_U0_v23_we0),
    .v23_d0(load_buf0_1_U0_v23_d0)
);

gemm_relu_stream_jki_load_buf1_1 load_buf1_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(load_buf1_1_U0_ap_start),
    .ap_done(load_buf1_1_U0_ap_done),
    .ap_continue(load_buf1_1_U0_ap_continue),
    .ap_idle(load_buf1_1_U0_ap_idle),
    .ap_ready(load_buf1_1_U0_ap_ready),
    .m_axi_gmem1_AWVALID(load_buf1_1_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(load_buf1_1_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(load_buf1_1_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(load_buf1_1_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(load_buf1_1_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(load_buf1_1_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(load_buf1_1_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(load_buf1_1_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(load_buf1_1_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(load_buf1_1_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(load_buf1_1_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(load_buf1_1_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(load_buf1_1_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(load_buf1_1_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(load_buf1_1_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(load_buf1_1_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(load_buf1_1_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(load_buf1_1_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(load_buf1_1_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(load_buf1_1_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(load_buf1_1_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(load_buf1_1_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(load_buf1_1_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(load_buf1_1_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(load_buf1_1_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(load_buf1_1_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(load_buf1_1_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(load_buf1_1_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(load_buf1_1_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(load_buf1_1_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(load_buf1_1_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(load_buf1_1_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .v27(v38),
    .v28_address0(load_buf1_1_U0_v28_address0),
    .v28_ce0(load_buf1_1_U0_v28_ce0),
    .v28_we0(load_buf1_1_U0_v28_we0),
    .v28_d0(load_buf1_1_U0_v28_d0)
);

gemm_relu_stream_jki_gemm_stage_0_1 gemm_stage_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(gemm_stage_0_1_U0_ap_start),
    .start_full_n(start_for_relu_stage_0_1_U0_full_n),
    .ap_done(gemm_stage_0_1_U0_ap_done),
    .ap_continue(gemm_stage_0_1_U0_ap_continue),
    .ap_idle(gemm_stage_0_1_U0_ap_idle),
    .ap_ready(gemm_stage_0_1_U0_ap_ready),
    .start_out(gemm_stage_0_1_U0_start_out),
    .start_write(gemm_stage_0_1_U0_start_write),
    .v0_address0(gemm_stage_0_1_U0_v0_address0),
    .v0_ce0(gemm_stage_0_1_U0_v0_ce0),
    .v0_q0(buf0_t_q0),
    .v1_address0(gemm_stage_0_1_U0_v1_address0),
    .v1_ce0(gemm_stage_0_1_U0_v1_ce0),
    .v1_q0(buf1_t_q0),
    .v431_din(gemm_stage_0_1_U0_v431_din),
    .v431_full_n(v43_full_n),
    .v431_write(gemm_stage_0_1_U0_v431_write)
);

gemm_relu_stream_jki_relu_stage_0_1 relu_stage_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_stage_0_1_U0_ap_start),
    .ap_done(relu_stage_0_1_U0_ap_done),
    .ap_continue(relu_stage_0_1_U0_ap_continue),
    .ap_idle(relu_stage_0_1_U0_ap_idle),
    .ap_ready(relu_stage_0_1_U0_ap_ready),
    .v431_dout(v43_dout),
    .v431_empty_n(v43_empty_n),
    .v431_read(relu_stage_0_1_U0_v431_read),
    .v15_address0(relu_stage_0_1_U0_v15_address0),
    .v15_ce0(relu_stage_0_1_U0_v15_ce0),
    .v15_we0(relu_stage_0_1_U0_v15_we0),
    .v15_d0(relu_stage_0_1_U0_v15_d0)
);

gemm_relu_stream_jki_store_res2_1 store_res2_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(store_res2_1_U0_ap_start),
    .ap_done(store_res2_1_U0_ap_done),
    .ap_continue(store_res2_1_U0_ap_continue),
    .ap_idle(store_res2_1_U0_ap_idle),
    .ap_ready(store_res2_1_U0_ap_ready),
    .v32_address0(store_res2_1_U0_v32_address0),
    .v32_ce0(store_res2_1_U0_v32_ce0),
    .v32_q0(buf2_t_q0),
    .m_axi_gmem2_AWVALID(store_res2_1_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(store_res2_1_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(store_res2_1_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(store_res2_1_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(store_res2_1_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(store_res2_1_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(store_res2_1_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(store_res2_1_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(store_res2_1_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(store_res2_1_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(store_res2_1_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(store_res2_1_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(store_res2_1_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(store_res2_1_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(store_res2_1_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(store_res2_1_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(store_res2_1_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(store_res2_1_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(store_res2_1_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(store_res2_1_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(store_res2_1_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(store_res2_1_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(store_res2_1_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(store_res2_1_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(store_res2_1_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(store_res2_1_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(store_res2_1_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(store_res2_1_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(store_res2_1_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(store_res2_1_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(store_res2_1_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(512'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(store_res2_1_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(gmem2_BRESP),
    .m_axi_gmem2_BID(gmem2_BID),
    .m_axi_gmem2_BUSER(gmem2_BUSER),
    .v33(v39_c_channel_dout)
);

gemm_relu_stream_jki_fifo_w64_d4_S v39_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return),
    .if_full_n(v39_c_channel_full_n),
    .if_write(entry_proc_U0_ap_done),
    .if_dout(v39_c_channel_dout),
    .if_empty_n(v39_c_channel_empty_n),
    .if_read(store_res2_1_U0_ap_ready)
);

gemm_relu_stream_jki_fifo_w32_d4_S v43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(gemm_stage_0_1_U0_v431_din),
    .if_full_n(v43_full_n),
    .if_write(gemm_stage_0_1_U0_v431_write),
    .if_dout(v43_dout),
    .if_empty_n(v43_empty_n),
    .if_read(relu_stage_0_1_U0_v431_read)
);

gemm_relu_stream_jki_start_for_relu_stage_0_1_U0 start_for_relu_stage_0_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_stage_0_1_U0_din),
    .if_full_n(start_for_relu_stage_0_1_U0_full_n),
    .if_write(gemm_stage_0_1_U0_start_write),
    .if_dout(start_for_relu_stage_0_1_U0_dout),
    .if_empty_n(start_for_relu_stage_0_1_U0_empty_n),
    .if_read(relu_stage_0_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load_buf0_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_buf0_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_buf0_1_U0_ap_ready <= ap_sync_load_buf0_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_load_buf1_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_buf1_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_buf1_1_U0_ap_ready <= ap_sync_load_buf1_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign ap_done = store_res2_1_U0_ap_done;

assign ap_idle = (store_res2_1_U0_ap_idle & relu_stage_0_1_U0_ap_idle & load_buf1_1_U0_ap_idle & load_buf0_1_U0_ap_idle & gemm_stage_0_1_U0_ap_idle & (v39_c_channel_empty_n ^ 1'b1) & (buf2_t_empty_n ^ 1'b1) & (buf1_t_empty_n ^ 1'b1) & (buf0_t_empty_n ^ 1'b1) & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_load_buf0_1_U0_ap_ready = (load_buf0_1_U0_ap_ready | ap_sync_reg_load_buf0_1_U0_ap_ready);

assign ap_sync_load_buf1_1_U0_ap_ready = (load_buf1_1_U0_ap_ready | ap_sync_reg_load_buf1_1_U0_ap_ready);

assign ap_sync_ready = (ap_sync_load_buf1_1_U0_ap_ready & ap_sync_load_buf0_1_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = v39_c_channel_full_n;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign gemm_stage_0_1_U0_ap_continue = 1'b1;

assign gemm_stage_0_1_U0_ap_start = (buf1_t_empty_n & buf0_t_empty_n);

assign load_buf0_1_U0_ap_continue = buf0_i_full_n;

assign load_buf0_1_U0_ap_start = ((ap_sync_reg_load_buf0_1_U0_ap_ready ^ 1'b1) & ap_start);

assign load_buf1_1_U0_ap_continue = buf1_i_full_n;

assign load_buf1_1_U0_ap_start = ((ap_sync_reg_load_buf1_1_U0_ap_ready ^ 1'b1) & ap_start);

assign relu_stage_0_1_U0_ap_continue = buf2_i_full_n;

assign relu_stage_0_1_U0_ap_start = start_for_relu_stage_0_1_U0_empty_n;

assign start_for_relu_stage_0_1_U0_din = 1'b1;

assign store_res2_1_U0_ap_continue = ap_continue;

assign store_res2_1_U0_ap_start = (v39_c_channel_empty_n & buf2_t_empty_n);

endmodule //gemm_relu_stream_jki
