// Seed: 4252424836
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input wor id_4
    , id_14,
    input supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    output wand id_9,
    input wand id_10,
    input tri id_11,
    output tri1 id_12
);
  wire id_15 = -id_4;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    output wand id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10
);
  wire id_12;
  module_0(
      id_10, id_10, id_4, id_5, id_6, id_2, id_5, id_9, id_1, id_0, id_9, id_10, id_5
  );
endmodule
