-- VHDL for IBM SMS ALD page 15.41.02.1
-- Title: CHANNEL CHARACTER DETECTION
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/9/2020 6:28:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_41_02_1_CHANNEL_CHARACTER_DETECTION is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_CH_WM_BIT:	 in STD_LOGIC;
		PS_A_CH_1_BIT:	 in STD_LOGIC;
		PS_A_CH_8_BIT:	 in STD_LOGIC;
		PS_A_CH_2_BIT:	 in STD_LOGIC;
		PS_A_CH_4_BIT:	 in STD_LOGIC;
		PS_A_CH_B_BIT:	 in STD_LOGIC;
		PS_A_CH_A_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_C_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_GROUP_MARK_DOT_WM:	 out STD_LOGIC;
		PS_A_CH_GROUP_MARK_DOT_WM:	 out STD_LOGIC);
end ALD_15_41_02_1_CHANNEL_CHARACTER_DETECTION;

architecture behavioral of ALD_15_41_02_1_CHANNEL_CHARACTER_DETECTION is 

	signal OUT_5B_2: STD_LOGIC;
	signal OUT_4C_6: STD_LOGIC;
	signal OUT_1C_R: STD_LOGIC;
	signal OUT_3D_5: STD_LOGIC;
	signal OUT_3E_8: STD_LOGIC;
	signal OUT_4F_9: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_5G_4: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_5B_2 <= NOT(PS_A_CH_A_BIT AND PS_A_CH_NOT_C_BIT AND PS_A_CH_WM_BIT );
	OUT_4C_6 <= NOT(PS_A_CH_B_BIT AND PS_A_CH_1_BIT AND PS_A_CH_4_BIT );
	OUT_1C_R <= OUT_DOT_3C;
	OUT_3D_5 <= NOT(PS_A_CH_8_BIT AND PS_A_CH_2_BIT );
	OUT_3E_8 <= NOT(PS_A_CH_8_BIT AND PS_A_CH_2_BIT );
	OUT_4F_9 <= NOT(PS_A_CH_B_BIT AND PS_A_CH_1_BIT AND PS_A_CH_4_BIT );
	OUT_1F_A <= NOT(OUT_DOT_3F );
	OUT_5G_4 <= NOT(PS_A_CH_A_BIT AND PS_A_CH_NOT_C_BIT AND PS_A_CH_WM_BIT );
	OUT_DOT_3C <= OUT_5B_2 OR OUT_4C_6 OR OUT_3D_5;
	OUT_DOT_3F <= OUT_4F_9 OR OUT_3E_8 OR OUT_5G_4;

	PS_A_CH_NOT_GROUP_MARK_DOT_WM <= OUT_1C_R;
	PS_A_CH_GROUP_MARK_DOT_WM <= OUT_1F_A;


end;
