#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 14 19:29:25 2021
# Process ID: 16728
# Current directory: C:/DESD/microblaze_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2216 C:\DESD\microblaze_project\microblaze_project.xpr
# Log file: C:/DESD/microblaze_project/vivado.log
# Journal file: C:/DESD/microblaze_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/microblaze_project/microblaze_project.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/DESD/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze_bd/microblaze_bd.bd}
delete_bd_objs [get_bd_nets myip_0_leds_0] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_leds:1.0 my_leds_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_leds_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_leds_0/S00_AXI]
connect_bd_net [get_bd_ports leds_0_0] [get_bd_pins my_leds_0/leds_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
