$date
	Sun Dec 10 20:28:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb_synth $end
$var wire 1 ! o_y $end
$var reg 8 " i_argA [7:0] $end
$var reg 8 # i_argB [7:0] $end
$scope module uut $end
$var wire 1 $ _00_ $end
$var wire 1 % _01_ $end
$var wire 1 & _02_ $end
$var wire 1 ' _03_ $end
$var wire 1 ( _04_ $end
$var wire 1 ) _05_ $end
$var wire 1 * _06_ $end
$var wire 1 + _07_ $end
$var wire 1 , _08_ $end
$var wire 1 - _09_ $end
$var wire 1 . _10_ $end
$var wire 1 / _11_ $end
$var wire 1 0 _12_ $end
$var wire 1 1 _13_ $end
$var wire 1 2 _14_ $end
$var wire 1 3 _15_ $end
$var wire 1 4 _16_ $end
$var wire 1 5 _17_ $end
$var wire 1 6 _18_ $end
$var wire 1 7 _19_ $end
$var wire 1 8 _20_ $end
$var wire 1 9 _21_ $end
$var wire 1 : _22_ $end
$var wire 1 ; _23_ $end
$var wire 1 < _24_ $end
$var wire 8 = i_argA [7:0] $end
$var wire 8 > i_argB [7:0] $end
$var wire 1 ! o_y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 >
b1011 =
0<
0;
1:
09
18
07
06
15
04
03
12
01
10
0/
1.
0-
1,
0+
1*
1)
0(
0'
1&
0%
1$
b1110 #
b1011 "
1!
$end
#100
0!
1<
05
17
14
16
0:
19
b1001 #
b1001 >
#200
1!
0<
1;
09
b1010 #
b1010 >
b1010 "
b1010 =
#300
