|Processor
rst => rst.IN4
clk => clk.IN6
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Mux31.IN1
SW[1] => Mux30.IN1
SW[2] => Mux29.IN1
SW[3] => Mux28.IN1
SW[4] => Mux27.IN1
SW[5] => Mux26.IN1
SW[6] => Mux25.IN1
SW[7] => Mux24.IN1
SW[8] => Mux23.IN1
SW[9] => Mux22.IN1
SW[10] => Mux21.IN1
SW[11] => Mux20.IN1
SW[12] => Mux19.IN1
SW[13] => Mux18.IN1
SW[14] => Mux17.IN1
SW[15] => Mux0.IN1
SW[15] => Mux1.IN1
SW[15] => Mux2.IN1
SW[15] => Mux3.IN1
SW[15] => Mux4.IN1
SW[15] => Mux5.IN1
SW[15] => Mux6.IN1
SW[15] => Mux7.IN1
SW[15] => Mux8.IN1
SW[15] => Mux9.IN1
SW[15] => Mux10.IN1
SW[15] => Mux11.IN1
SW[15] => Mux12.IN1
SW[15] => Mux13.IN1
SW[15] => Mux14.IN1
SW[15] => Mux15.IN1
SW[15] => Mux16.IN1
button => button.IN1


|Processor|ProcessorControl:Control
clk => out_update~reg0.CLK
clk => Reg32toControl[0].CLK
clk => Reg32toControl[1].CLK
clk => Reg32toControl[2].CLK
clk => Reg32toControl[3].CLK
clk => Reg32toControl[4].CLK
clk => Reg32toControl[5].CLK
clk => Reg32toControl[6].CLK
clk => Reg32toControl[7].CLK
clk => Reg32toControl[8].CLK
clk => Reg32toControl[9].CLK
clk => Reg32toControl[10].CLK
clk => Reg32toControl[11].CLK
clk => Reg32toControl[12].CLK
clk => Reg32toControl[13].CLK
clk => Reg32toControl[14].CLK
clk => Reg32toControl[15].CLK
clk => Reg32toControl[16].CLK
clk => Reg32toControl[17].CLK
clk => Reg32toControl[18].CLK
clk => Reg32toControl[19].CLK
clk => Reg32toControl[20].CLK
clk => Reg32toControl[21].CLK
clk => Reg32toControl[22].CLK
clk => Reg32toControl[23].CLK
clk => Reg32toControl[24].CLK
clk => Reg32toControl[25].CLK
clk => Reg32toControl[26].CLK
clk => Reg32toControl[27].CLK
clk => Reg32toControl[28].CLK
clk => Reg32toControl[29].CLK
clk => Reg32toControl[30].CLK
clk => Reg32toControl[31].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => PC_offsetOrJump~reg0.CLK
clk => controlToPC_out[0]~reg0.CLK
clk => controlToPC_out[1]~reg0.CLK
clk => controlToPC_out[2]~reg0.CLK
clk => controlToPC_out[3]~reg0.CLK
clk => controlToPC_out[4]~reg0.CLK
clk => controlToPC_out[5]~reg0.CLK
clk => controlToPC_out[6]~reg0.CLK
clk => controlToPC_out[7]~reg0.CLK
clk => PC_wren~reg0.CLK
clk => Mem_wren~reg0.CLK
clk => Mem_rdaddress_in~reg0.CLK
clk => ALU_inMux~reg0.CLK
clk => ALU_op[0]~reg0.CLK
clk => ALU_op[1]~reg0.CLK
clk => ALU_op[2]~reg0.CLK
clk => controlToALU_out[0]~reg0.CLK
clk => controlToALU_out[1]~reg0.CLK
clk => controlToALU_out[2]~reg0.CLK
clk => controlToALU_out[3]~reg0.CLK
clk => controlToALU_out[4]~reg0.CLK
clk => controlToALU_out[5]~reg0.CLK
clk => controlToALU_out[6]~reg0.CLK
clk => controlToALU_out[7]~reg0.CLK
clk => controlToALU_out[8]~reg0.CLK
clk => controlToALU_out[9]~reg0.CLK
clk => controlToALU_out[10]~reg0.CLK
clk => controlToALU_out[11]~reg0.CLK
clk => controlToALU_out[12]~reg0.CLK
clk => controlToALU_out[13]~reg0.CLK
clk => controlToALU_out[14]~reg0.CLK
clk => controlToALU_out[15]~reg0.CLK
clk => ALU_wren~reg0.CLK
clk => Reg32_address_b[0]~reg0.CLK
clk => Reg32_address_b[1]~reg0.CLK
clk => Reg32_address_b[2]~reg0.CLK
clk => Reg32_address_b[3]~reg0.CLK
clk => Reg32_address_b[4]~reg0.CLK
clk => Reg32_address_a[0]~reg0.CLK
clk => Reg32_address_a[1]~reg0.CLK
clk => Reg32_address_a[2]~reg0.CLK
clk => Reg32_address_a[3]~reg0.CLK
clk => Reg32_address_a[4]~reg0.CLK
clk => Reg32_wren_a~reg0.CLK
clk => Reg32_rden_b~reg0.CLK
clk => Reg32_rden_a~reg0.CLK
clk => InstructionReg_wren~reg0.CLK
clk => Reg32_inMux[0]~reg0.CLK
clk => Reg32_inMux[1]~reg0.CLK
clk => STATE~1.DATAIN
rst => Reg32toControl[0].ACLR
rst => Reg32toControl[1].ACLR
rst => Reg32toControl[2].ACLR
rst => Reg32toControl[3].ACLR
rst => Reg32toControl[4].ACLR
rst => Reg32toControl[5].ACLR
rst => Reg32toControl[6].ACLR
rst => Reg32toControl[7].ACLR
rst => Reg32toControl[8].ACLR
rst => Reg32toControl[9].ACLR
rst => Reg32toControl[10].ACLR
rst => Reg32toControl[11].ACLR
rst => Reg32toControl[12].ACLR
rst => Reg32toControl[13].ACLR
rst => Reg32toControl[14].ACLR
rst => Reg32toControl[15].ACLR
rst => Reg32toControl[16].ACLR
rst => Reg32toControl[17].ACLR
rst => Reg32toControl[18].ACLR
rst => Reg32toControl[19].ACLR
rst => Reg32toControl[20].ACLR
rst => Reg32toControl[21].ACLR
rst => Reg32toControl[22].ACLR
rst => Reg32toControl[23].ACLR
rst => Reg32toControl[24].ACLR
rst => Reg32toControl[25].ACLR
rst => Reg32toControl[26].ACLR
rst => Reg32toControl[27].ACLR
rst => Reg32toControl[28].ACLR
rst => Reg32toControl[29].ACLR
rst => Reg32toControl[30].ACLR
rst => Reg32toControl[31].ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => target[0].ACLR
rst => target[1].ACLR
rst => target[2].ACLR
rst => target[3].ACLR
rst => target[4].ACLR
rst => target[5].ACLR
rst => target[6].ACLR
rst => target[7].ACLR
rst => PC_offsetOrJump~reg0.ACLR
rst => controlToPC_out[0]~reg0.ACLR
rst => controlToPC_out[1]~reg0.ACLR
rst => controlToPC_out[2]~reg0.ACLR
rst => controlToPC_out[3]~reg0.ACLR
rst => controlToPC_out[4]~reg0.ACLR
rst => controlToPC_out[5]~reg0.ACLR
rst => controlToPC_out[6]~reg0.ACLR
rst => controlToPC_out[7]~reg0.ACLR
rst => PC_wren~reg0.ACLR
rst => Mem_wren~reg0.ACLR
rst => Mem_rdaddress_in~reg0.PRESET
rst => ALU_inMux~reg0.ACLR
rst => ALU_op[0]~reg0.ACLR
rst => ALU_op[1]~reg0.ACLR
rst => ALU_op[2]~reg0.ACLR
rst => controlToALU_out[0]~reg0.ACLR
rst => controlToALU_out[1]~reg0.ACLR
rst => controlToALU_out[2]~reg0.ACLR
rst => controlToALU_out[3]~reg0.ACLR
rst => controlToALU_out[4]~reg0.ACLR
rst => controlToALU_out[5]~reg0.ACLR
rst => controlToALU_out[6]~reg0.ACLR
rst => controlToALU_out[7]~reg0.ACLR
rst => controlToALU_out[8]~reg0.ACLR
rst => controlToALU_out[9]~reg0.ACLR
rst => controlToALU_out[10]~reg0.ACLR
rst => controlToALU_out[11]~reg0.ACLR
rst => controlToALU_out[12]~reg0.ACLR
rst => controlToALU_out[13]~reg0.ACLR
rst => controlToALU_out[14]~reg0.ACLR
rst => controlToALU_out[15]~reg0.ACLR
rst => ALU_wren~reg0.PRESET
rst => Reg32_address_b[0]~reg0.ACLR
rst => Reg32_address_b[1]~reg0.ACLR
rst => Reg32_address_b[2]~reg0.ACLR
rst => Reg32_address_b[3]~reg0.ACLR
rst => Reg32_address_b[4]~reg0.ACLR
rst => Reg32_address_a[0]~reg0.ACLR
rst => Reg32_address_a[1]~reg0.ACLR
rst => Reg32_address_a[2]~reg0.ACLR
rst => Reg32_address_a[3]~reg0.ACLR
rst => Reg32_address_a[4]~reg0.ACLR
rst => Reg32_wren_a~reg0.ACLR
rst => Reg32_rden_b~reg0.ACLR
rst => Reg32_rden_a~reg0.ACLR
rst => InstructionReg_wren~reg0.ACLR
rst => Reg32_inMux[0]~reg0.ACLR
rst => Reg32_inMux[1]~reg0.ACLR
rst => STATE~3.DATAIN
rst => out_update~reg0.ENA
instruction[0] => Add1.IN16
instruction[0] => Selector67.IN4
instruction[0] => Selector91.IN3
instruction[0] => Equal1.IN5
instruction[0] => Equal2.IN1
instruction[0] => Equal3.IN5
instruction[0] => Equal4.IN2
instruction[0] => Equal7.IN5
instruction[0] => Equal8.IN2
instruction[0] => Equal16.IN5
instruction[0] => Equal20.IN5
instruction[0] => Equal21.IN5
instruction[1] => Add1.IN15
instruction[1] => Selector66.IN4
instruction[1] => Selector90.IN3
instruction[1] => Equal1.IN4
instruction[1] => Equal2.IN5
instruction[1] => Equal3.IN1
instruction[1] => Equal4.IN1
instruction[1] => Equal7.IN4
instruction[1] => Equal8.IN5
instruction[1] => Equal16.IN4
instruction[1] => Equal20.IN2
instruction[1] => Equal21.IN4
instruction[2] => Add1.IN14
instruction[2] => Selector65.IN4
instruction[2] => Selector89.IN3
instruction[2] => Equal1.IN3
instruction[2] => Equal2.IN4
instruction[2] => Equal3.IN4
instruction[2] => Equal4.IN5
instruction[2] => Equal7.IN1
instruction[2] => Equal8.IN1
instruction[2] => Equal16.IN3
instruction[2] => Equal20.IN4
instruction[2] => Equal21.IN1
instruction[3] => Add1.IN13
instruction[3] => Selector64.IN4
instruction[3] => Selector88.IN3
instruction[3] => Equal1.IN2
instruction[3] => Equal2.IN3
instruction[3] => Equal3.IN3
instruction[3] => Equal4.IN4
instruction[3] => Equal7.IN3
instruction[3] => Equal8.IN4
instruction[3] => Equal16.IN0
instruction[3] => Equal20.IN1
instruction[3] => Equal21.IN0
instruction[4] => Add1.IN12
instruction[4] => Selector63.IN4
instruction[4] => Selector87.IN3
instruction[4] => Equal1.IN1
instruction[4] => Equal2.IN2
instruction[4] => Equal3.IN2
instruction[4] => Equal4.IN3
instruction[4] => Equal7.IN2
instruction[4] => Equal8.IN3
instruction[4] => Equal16.IN2
instruction[4] => Equal20.IN3
instruction[4] => Equal21.IN3
instruction[5] => Add1.IN11
instruction[5] => Selector62.IN4
instruction[5] => Selector86.IN3
instruction[5] => Equal1.IN0
instruction[5] => Equal2.IN0
instruction[5] => Equal3.IN0
instruction[5] => Equal4.IN0
instruction[5] => Equal7.IN0
instruction[5] => Equal8.IN0
instruction[5] => Equal16.IN1
instruction[5] => Equal20.IN0
instruction[5] => Equal21.IN2
instruction[6] => Add1.IN10
instruction[6] => Selector61.IN4
instruction[6] => Selector85.IN3
instruction[7] => Add1.IN9
instruction[7] => Selector60.IN4
instruction[7] => Selector84.IN3
instruction[8] => Selector59.IN4
instruction[9] => Selector58.IN4
instruction[10] => Selector57.IN4
instruction[11] => Selector43.IN9
instruction[11] => Selector56.IN4
instruction[12] => Selector42.IN10
instruction[12] => Selector55.IN4
instruction[13] => Selector41.IN10
instruction[13] => Selector54.IN4
instruction[14] => Selector40.IN9
instruction[14] => Selector53.IN4
instruction[15] => Selector39.IN9
instruction[15] => Selector52.IN4
instruction[16] => Selector43.IN8
instruction[16] => Selector48.IN6
instruction[16] => Equal19.IN4
instruction[17] => Selector42.IN9
instruction[17] => Selector47.IN6
instruction[17] => Equal19.IN3
instruction[18] => Selector41.IN9
instruction[18] => Selector46.IN6
instruction[18] => Equal19.IN2
instruction[19] => Selector40.IN8
instruction[19] => Selector45.IN6
instruction[19] => Equal19.IN1
instruction[20] => Selector39.IN8
instruction[20] => Selector44.IN6
instruction[20] => Equal19.IN0
instruction[21] => Selector43.IN7
instruction[21] => Selector48.IN5
instruction[22] => Selector42.IN8
instruction[22] => Selector47.IN5
instruction[23] => Selector41.IN8
instruction[23] => Selector46.IN5
instruction[24] => Selector40.IN7
instruction[24] => Selector45.IN5
instruction[25] => Selector39.IN7
instruction[25] => Selector44.IN5
instruction[26] => Equal0.IN5
instruction[26] => Equal5.IN5
instruction[26] => Equal6.IN1
instruction[26] => Equal9.IN5
instruction[26] => Equal10.IN2
instruction[26] => Equal11.IN2
instruction[26] => Equal12.IN3
instruction[26] => Equal13.IN5
instruction[26] => Equal14.IN1
instruction[26] => Equal15.IN5
instruction[26] => Equal17.IN1
instruction[26] => Equal18.IN0
instruction[27] => Equal0.IN4
instruction[27] => Equal5.IN4
instruction[27] => Equal6.IN5
instruction[27] => Equal9.IN4
instruction[27] => Equal10.IN5
instruction[27] => Equal11.IN1
instruction[27] => Equal12.IN2
instruction[27] => Equal13.IN4
instruction[27] => Equal14.IN5
instruction[27] => Equal15.IN0
instruction[27] => Equal17.IN0
instruction[27] => Equal18.IN5
instruction[28] => Equal0.IN3
instruction[28] => Equal5.IN3
instruction[28] => Equal6.IN4
instruction[28] => Equal9.IN1
instruction[28] => Equal10.IN1
instruction[28] => Equal11.IN5
instruction[28] => Equal12.IN5
instruction[28] => Equal13.IN0
instruction[28] => Equal14.IN0
instruction[28] => Equal15.IN4
instruction[28] => Equal17.IN5
instruction[28] => Equal18.IN4
instruction[29] => Equal0.IN2
instruction[29] => Equal5.IN0
instruction[29] => Equal6.IN0
instruction[29] => Equal9.IN0
instruction[29] => Equal10.IN0
instruction[29] => Equal11.IN4
instruction[29] => Equal12.IN1
instruction[29] => Equal13.IN3
instruction[29] => Equal14.IN4
instruction[29] => Equal15.IN3
instruction[29] => Equal17.IN4
instruction[29] => Equal18.IN3
instruction[30] => Equal0.IN1
instruction[30] => Equal5.IN2
instruction[30] => Equal6.IN3
instruction[30] => Equal9.IN3
instruction[30] => Equal10.IN4
instruction[30] => Equal11.IN3
instruction[30] => Equal12.IN4
instruction[30] => Equal13.IN2
instruction[30] => Equal14.IN3
instruction[30] => Equal15.IN2
instruction[30] => Equal17.IN3
instruction[30] => Equal18.IN2
instruction[31] => Equal0.IN0
instruction[31] => Equal5.IN1
instruction[31] => Equal6.IN2
instruction[31] => Equal9.IN2
instruction[31] => Equal10.IN3
instruction[31] => Equal11.IN0
instruction[31] => Equal12.IN0
instruction[31] => Equal13.IN1
instruction[31] => Equal14.IN2
instruction[31] => Equal15.IN1
instruction[31] => Equal17.IN2
instruction[31] => Equal18.IN1
Reg32_rden_a <= Reg32_rden_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_rden_b <= Reg32_rden_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_wren_a <= Reg32_wren_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_a[0] <= Reg32_address_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_a[1] <= Reg32_address_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_a[2] <= Reg32_address_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_a[3] <= Reg32_address_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_a[4] <= Reg32_address_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_b[0] <= Reg32_address_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_b[1] <= Reg32_address_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_b[2] <= Reg32_address_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_b[3] <= Reg32_address_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_address_b[4] <= Reg32_address_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_inMux[0] <= Reg32_inMux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_inMux[1] <= Reg32_inMux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_wren <= ALU_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[0] <= controlToALU_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[1] <= controlToALU_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[2] <= controlToALU_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[3] <= controlToALU_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[4] <= controlToALU_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[5] <= controlToALU_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[6] <= controlToALU_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[7] <= controlToALU_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[8] <= controlToALU_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[9] <= controlToALU_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[10] <= controlToALU_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[11] <= controlToALU_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[12] <= controlToALU_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[13] <= controlToALU_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[14] <= controlToALU_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToALU_out[15] <= controlToALU_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[0] => Selector35.IN4
status[0] => Selector67.IN5
status[0] => Selector33.IN3
status[1] => Selector35.IN3
status[1] => Selector33.IN6
status[1] => Selector33.IN2
status[1] => Selector35.IN1
ALU_op[0] <= ALU_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_inMux <= ALU_inMux~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_rdaddress_in <= Mem_rdaddress_in~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mem_wren <= Mem_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg32_out_a[0] => Selector150.IN3
Reg32_out_a[1] => Selector149.IN3
Reg32_out_a[2] => Selector148.IN3
Reg32_out_a[3] => Selector147.IN3
Reg32_out_a[4] => Selector146.IN3
Reg32_out_a[5] => Selector145.IN3
Reg32_out_a[6] => Selector144.IN3
Reg32_out_a[7] => Selector143.IN3
Reg32_out_a[8] => Selector142.IN3
Reg32_out_a[9] => Selector141.IN3
Reg32_out_a[10] => Selector140.IN3
Reg32_out_a[11] => Selector139.IN3
Reg32_out_a[12] => Selector138.IN3
Reg32_out_a[13] => Selector137.IN3
Reg32_out_a[14] => Selector136.IN3
Reg32_out_a[15] => Selector135.IN3
Reg32_out_a[16] => Selector134.IN3
Reg32_out_a[17] => Selector133.IN3
Reg32_out_a[18] => Selector132.IN3
Reg32_out_a[19] => Selector131.IN3
Reg32_out_a[20] => Selector130.IN3
Reg32_out_a[21] => Selector129.IN3
Reg32_out_a[22] => Selector128.IN3
Reg32_out_a[23] => Selector127.IN3
Reg32_out_a[24] => Selector126.IN3
Reg32_out_a[25] => Selector125.IN3
Reg32_out_a[26] => Selector124.IN3
Reg32_out_a[27] => Selector123.IN3
Reg32_out_a[28] => Selector122.IN3
Reg32_out_a[29] => Selector121.IN3
Reg32_out_a[30] => Selector120.IN3
Reg32_out_a[31] => Selector119.IN3
out_update <= out_update~reg0.DB_MAX_OUTPUT_PORT_TYPE
button => Selector28.IN3
button => Selector29.IN1
PC_wren <= PC_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[0] <= controlToPC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[1] <= controlToPC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[2] <= controlToPC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[3] <= controlToPC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[4] <= controlToPC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[5] <= controlToPC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[6] <= controlToPC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlToPC_out[7] <= controlToPC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_offsetOrJump <= PC_offsetOrJump~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstructionReg_wren <= InstructionReg_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ProcessorReg32:Reg32
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Processor|ProcessorReg32:Reg32|altsyncram:altsyncram_component
wren_a => altsyncram_iek2:auto_generated.wren_a
rden_a => altsyncram_iek2:auto_generated.rden_a
wren_b => altsyncram_iek2:auto_generated.wren_b
rden_b => altsyncram_iek2:auto_generated.rden_b
data_a[0] => altsyncram_iek2:auto_generated.data_a[0]
data_a[1] => altsyncram_iek2:auto_generated.data_a[1]
data_a[2] => altsyncram_iek2:auto_generated.data_a[2]
data_a[3] => altsyncram_iek2:auto_generated.data_a[3]
data_a[4] => altsyncram_iek2:auto_generated.data_a[4]
data_a[5] => altsyncram_iek2:auto_generated.data_a[5]
data_a[6] => altsyncram_iek2:auto_generated.data_a[6]
data_a[7] => altsyncram_iek2:auto_generated.data_a[7]
data_a[8] => altsyncram_iek2:auto_generated.data_a[8]
data_a[9] => altsyncram_iek2:auto_generated.data_a[9]
data_a[10] => altsyncram_iek2:auto_generated.data_a[10]
data_a[11] => altsyncram_iek2:auto_generated.data_a[11]
data_a[12] => altsyncram_iek2:auto_generated.data_a[12]
data_a[13] => altsyncram_iek2:auto_generated.data_a[13]
data_a[14] => altsyncram_iek2:auto_generated.data_a[14]
data_a[15] => altsyncram_iek2:auto_generated.data_a[15]
data_a[16] => altsyncram_iek2:auto_generated.data_a[16]
data_a[17] => altsyncram_iek2:auto_generated.data_a[17]
data_a[18] => altsyncram_iek2:auto_generated.data_a[18]
data_a[19] => altsyncram_iek2:auto_generated.data_a[19]
data_a[20] => altsyncram_iek2:auto_generated.data_a[20]
data_a[21] => altsyncram_iek2:auto_generated.data_a[21]
data_a[22] => altsyncram_iek2:auto_generated.data_a[22]
data_a[23] => altsyncram_iek2:auto_generated.data_a[23]
data_a[24] => altsyncram_iek2:auto_generated.data_a[24]
data_a[25] => altsyncram_iek2:auto_generated.data_a[25]
data_a[26] => altsyncram_iek2:auto_generated.data_a[26]
data_a[27] => altsyncram_iek2:auto_generated.data_a[27]
data_a[28] => altsyncram_iek2:auto_generated.data_a[28]
data_a[29] => altsyncram_iek2:auto_generated.data_a[29]
data_a[30] => altsyncram_iek2:auto_generated.data_a[30]
data_a[31] => altsyncram_iek2:auto_generated.data_a[31]
data_b[0] => altsyncram_iek2:auto_generated.data_b[0]
data_b[1] => altsyncram_iek2:auto_generated.data_b[1]
data_b[2] => altsyncram_iek2:auto_generated.data_b[2]
data_b[3] => altsyncram_iek2:auto_generated.data_b[3]
data_b[4] => altsyncram_iek2:auto_generated.data_b[4]
data_b[5] => altsyncram_iek2:auto_generated.data_b[5]
data_b[6] => altsyncram_iek2:auto_generated.data_b[6]
data_b[7] => altsyncram_iek2:auto_generated.data_b[7]
data_b[8] => altsyncram_iek2:auto_generated.data_b[8]
data_b[9] => altsyncram_iek2:auto_generated.data_b[9]
data_b[10] => altsyncram_iek2:auto_generated.data_b[10]
data_b[11] => altsyncram_iek2:auto_generated.data_b[11]
data_b[12] => altsyncram_iek2:auto_generated.data_b[12]
data_b[13] => altsyncram_iek2:auto_generated.data_b[13]
data_b[14] => altsyncram_iek2:auto_generated.data_b[14]
data_b[15] => altsyncram_iek2:auto_generated.data_b[15]
data_b[16] => altsyncram_iek2:auto_generated.data_b[16]
data_b[17] => altsyncram_iek2:auto_generated.data_b[17]
data_b[18] => altsyncram_iek2:auto_generated.data_b[18]
data_b[19] => altsyncram_iek2:auto_generated.data_b[19]
data_b[20] => altsyncram_iek2:auto_generated.data_b[20]
data_b[21] => altsyncram_iek2:auto_generated.data_b[21]
data_b[22] => altsyncram_iek2:auto_generated.data_b[22]
data_b[23] => altsyncram_iek2:auto_generated.data_b[23]
data_b[24] => altsyncram_iek2:auto_generated.data_b[24]
data_b[25] => altsyncram_iek2:auto_generated.data_b[25]
data_b[26] => altsyncram_iek2:auto_generated.data_b[26]
data_b[27] => altsyncram_iek2:auto_generated.data_b[27]
data_b[28] => altsyncram_iek2:auto_generated.data_b[28]
data_b[29] => altsyncram_iek2:auto_generated.data_b[29]
data_b[30] => altsyncram_iek2:auto_generated.data_b[30]
data_b[31] => altsyncram_iek2:auto_generated.data_b[31]
address_a[0] => altsyncram_iek2:auto_generated.address_a[0]
address_a[1] => altsyncram_iek2:auto_generated.address_a[1]
address_a[2] => altsyncram_iek2:auto_generated.address_a[2]
address_a[3] => altsyncram_iek2:auto_generated.address_a[3]
address_a[4] => altsyncram_iek2:auto_generated.address_a[4]
address_b[0] => altsyncram_iek2:auto_generated.address_b[0]
address_b[1] => altsyncram_iek2:auto_generated.address_b[1]
address_b[2] => altsyncram_iek2:auto_generated.address_b[2]
address_b[3] => altsyncram_iek2:auto_generated.address_b[3]
address_b[4] => altsyncram_iek2:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iek2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_iek2:auto_generated.q_a[0]
q_a[1] <= altsyncram_iek2:auto_generated.q_a[1]
q_a[2] <= altsyncram_iek2:auto_generated.q_a[2]
q_a[3] <= altsyncram_iek2:auto_generated.q_a[3]
q_a[4] <= altsyncram_iek2:auto_generated.q_a[4]
q_a[5] <= altsyncram_iek2:auto_generated.q_a[5]
q_a[6] <= altsyncram_iek2:auto_generated.q_a[6]
q_a[7] <= altsyncram_iek2:auto_generated.q_a[7]
q_a[8] <= altsyncram_iek2:auto_generated.q_a[8]
q_a[9] <= altsyncram_iek2:auto_generated.q_a[9]
q_a[10] <= altsyncram_iek2:auto_generated.q_a[10]
q_a[11] <= altsyncram_iek2:auto_generated.q_a[11]
q_a[12] <= altsyncram_iek2:auto_generated.q_a[12]
q_a[13] <= altsyncram_iek2:auto_generated.q_a[13]
q_a[14] <= altsyncram_iek2:auto_generated.q_a[14]
q_a[15] <= altsyncram_iek2:auto_generated.q_a[15]
q_a[16] <= altsyncram_iek2:auto_generated.q_a[16]
q_a[17] <= altsyncram_iek2:auto_generated.q_a[17]
q_a[18] <= altsyncram_iek2:auto_generated.q_a[18]
q_a[19] <= altsyncram_iek2:auto_generated.q_a[19]
q_a[20] <= altsyncram_iek2:auto_generated.q_a[20]
q_a[21] <= altsyncram_iek2:auto_generated.q_a[21]
q_a[22] <= altsyncram_iek2:auto_generated.q_a[22]
q_a[23] <= altsyncram_iek2:auto_generated.q_a[23]
q_a[24] <= altsyncram_iek2:auto_generated.q_a[24]
q_a[25] <= altsyncram_iek2:auto_generated.q_a[25]
q_a[26] <= altsyncram_iek2:auto_generated.q_a[26]
q_a[27] <= altsyncram_iek2:auto_generated.q_a[27]
q_a[28] <= altsyncram_iek2:auto_generated.q_a[28]
q_a[29] <= altsyncram_iek2:auto_generated.q_a[29]
q_a[30] <= altsyncram_iek2:auto_generated.q_a[30]
q_a[31] <= altsyncram_iek2:auto_generated.q_a[31]
q_b[0] <= altsyncram_iek2:auto_generated.q_b[0]
q_b[1] <= altsyncram_iek2:auto_generated.q_b[1]
q_b[2] <= altsyncram_iek2:auto_generated.q_b[2]
q_b[3] <= altsyncram_iek2:auto_generated.q_b[3]
q_b[4] <= altsyncram_iek2:auto_generated.q_b[4]
q_b[5] <= altsyncram_iek2:auto_generated.q_b[5]
q_b[6] <= altsyncram_iek2:auto_generated.q_b[6]
q_b[7] <= altsyncram_iek2:auto_generated.q_b[7]
q_b[8] <= altsyncram_iek2:auto_generated.q_b[8]
q_b[9] <= altsyncram_iek2:auto_generated.q_b[9]
q_b[10] <= altsyncram_iek2:auto_generated.q_b[10]
q_b[11] <= altsyncram_iek2:auto_generated.q_b[11]
q_b[12] <= altsyncram_iek2:auto_generated.q_b[12]
q_b[13] <= altsyncram_iek2:auto_generated.q_b[13]
q_b[14] <= altsyncram_iek2:auto_generated.q_b[14]
q_b[15] <= altsyncram_iek2:auto_generated.q_b[15]
q_b[16] <= altsyncram_iek2:auto_generated.q_b[16]
q_b[17] <= altsyncram_iek2:auto_generated.q_b[17]
q_b[18] <= altsyncram_iek2:auto_generated.q_b[18]
q_b[19] <= altsyncram_iek2:auto_generated.q_b[19]
q_b[20] <= altsyncram_iek2:auto_generated.q_b[20]
q_b[21] <= altsyncram_iek2:auto_generated.q_b[21]
q_b[22] <= altsyncram_iek2:auto_generated.q_b[22]
q_b[23] <= altsyncram_iek2:auto_generated.q_b[23]
q_b[24] <= altsyncram_iek2:auto_generated.q_b[24]
q_b[25] <= altsyncram_iek2:auto_generated.q_b[25]
q_b[26] <= altsyncram_iek2:auto_generated.q_b[26]
q_b[27] <= altsyncram_iek2:auto_generated.q_b[27]
q_b[28] <= altsyncram_iek2:auto_generated.q_b[28]
q_b[29] <= altsyncram_iek2:auto_generated.q_b[29]
q_b[30] <= altsyncram_iek2:auto_generated.q_b[30]
q_b[31] <= altsyncram_iek2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|ProcessorReg32:Reg32|altsyncram:altsyncram_component|altsyncram_iek2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Processor|ProcessorALU:ALU
clk => status[0]~reg0.CLK
clk => status[1]~reg0.CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
rst => status[0]~reg0.ACLR
rst => status[1]~reg0.ACLR
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
rst => out[8]~reg0.ACLR
rst => out[9]~reg0.ACLR
rst => out[10]~reg0.ACLR
rst => out[11]~reg0.ACLR
rst => out[12]~reg0.ACLR
rst => out[13]~reg0.ACLR
rst => out[14]~reg0.ACLR
rst => out[15]~reg0.ACLR
rst => out[16]~reg0.ACLR
rst => out[17]~reg0.ACLR
rst => out[18]~reg0.ACLR
rst => out[19]~reg0.ACLR
rst => out[20]~reg0.ACLR
rst => out[21]~reg0.ACLR
rst => out[22]~reg0.ACLR
rst => out[23]~reg0.ACLR
rst => out[24]~reg0.ACLR
rst => out[25]~reg0.ACLR
rst => out[26]~reg0.ACLR
rst => out[27]~reg0.ACLR
rst => out[28]~reg0.ACLR
rst => out[29]~reg0.ACLR
rst => out[30]~reg0.ACLR
rst => out[31]~reg0.ACLR
in1[0] => Add0.IN64
in1[0] => out.IN0
in1[0] => out.IN0
in1[0] => Add1.IN32
in1[0] => Equal0.IN31
in1[0] => LessThan0.IN32
in1[0] => Mux31.IN3
in1[1] => Add0.IN63
in1[1] => out.IN0
in1[1] => out.IN0
in1[1] => Add1.IN31
in1[1] => Equal0.IN30
in1[1] => LessThan0.IN31
in1[1] => Mux30.IN3
in1[2] => Add0.IN62
in1[2] => out.IN0
in1[2] => out.IN0
in1[2] => Add1.IN30
in1[2] => Equal0.IN29
in1[2] => LessThan0.IN30
in1[2] => Mux29.IN3
in1[3] => Add0.IN61
in1[3] => out.IN0
in1[3] => out.IN0
in1[3] => Add1.IN29
in1[3] => Equal0.IN28
in1[3] => LessThan0.IN29
in1[3] => Mux28.IN3
in1[4] => Add0.IN60
in1[4] => out.IN0
in1[4] => out.IN0
in1[4] => Add1.IN28
in1[4] => Equal0.IN27
in1[4] => LessThan0.IN28
in1[4] => Mux27.IN3
in1[5] => Add0.IN59
in1[5] => out.IN0
in1[5] => out.IN0
in1[5] => Add1.IN27
in1[5] => Equal0.IN26
in1[5] => LessThan0.IN27
in1[5] => Mux26.IN3
in1[6] => Add0.IN58
in1[6] => out.IN0
in1[6] => out.IN0
in1[6] => Add1.IN26
in1[6] => Equal0.IN25
in1[6] => LessThan0.IN26
in1[6] => Mux25.IN3
in1[7] => Add0.IN57
in1[7] => out.IN0
in1[7] => out.IN0
in1[7] => Add1.IN25
in1[7] => Equal0.IN24
in1[7] => LessThan0.IN25
in1[7] => Mux24.IN3
in1[8] => Add0.IN56
in1[8] => out.IN0
in1[8] => out.IN0
in1[8] => Add1.IN24
in1[8] => Equal0.IN23
in1[8] => LessThan0.IN24
in1[8] => Mux23.IN3
in1[9] => Add0.IN55
in1[9] => out.IN0
in1[9] => out.IN0
in1[9] => Add1.IN23
in1[9] => Equal0.IN22
in1[9] => LessThan0.IN23
in1[9] => Mux22.IN3
in1[10] => Add0.IN54
in1[10] => out.IN0
in1[10] => out.IN0
in1[10] => Add1.IN22
in1[10] => Equal0.IN21
in1[10] => LessThan0.IN22
in1[10] => Mux21.IN3
in1[11] => Add0.IN53
in1[11] => out.IN0
in1[11] => out.IN0
in1[11] => Add1.IN21
in1[11] => Equal0.IN20
in1[11] => LessThan0.IN21
in1[11] => Mux20.IN3
in1[12] => Add0.IN52
in1[12] => out.IN0
in1[12] => out.IN0
in1[12] => Add1.IN20
in1[12] => Equal0.IN19
in1[12] => LessThan0.IN20
in1[12] => Mux19.IN3
in1[13] => Add0.IN51
in1[13] => out.IN0
in1[13] => out.IN0
in1[13] => Add1.IN19
in1[13] => Equal0.IN18
in1[13] => LessThan0.IN19
in1[13] => Mux18.IN3
in1[14] => Add0.IN50
in1[14] => out.IN0
in1[14] => out.IN0
in1[14] => Add1.IN18
in1[14] => Equal0.IN17
in1[14] => LessThan0.IN18
in1[14] => Mux17.IN3
in1[15] => Add0.IN49
in1[15] => out.IN0
in1[15] => out.IN0
in1[15] => Add1.IN17
in1[15] => Equal0.IN16
in1[15] => LessThan0.IN17
in1[15] => Mux16.IN3
in1[16] => Add0.IN48
in1[16] => out.IN0
in1[16] => out.IN0
in1[16] => Add1.IN16
in1[16] => Equal0.IN15
in1[16] => LessThan0.IN16
in1[16] => Mux15.IN3
in1[17] => Add0.IN47
in1[17] => out.IN0
in1[17] => out.IN0
in1[17] => Add1.IN15
in1[17] => Equal0.IN14
in1[17] => LessThan0.IN15
in1[17] => Mux14.IN3
in1[18] => Add0.IN46
in1[18] => out.IN0
in1[18] => out.IN0
in1[18] => Add1.IN14
in1[18] => Equal0.IN13
in1[18] => LessThan0.IN14
in1[18] => Mux13.IN3
in1[19] => Add0.IN45
in1[19] => out.IN0
in1[19] => out.IN0
in1[19] => Add1.IN13
in1[19] => Equal0.IN12
in1[19] => LessThan0.IN13
in1[19] => Mux12.IN3
in1[20] => Add0.IN44
in1[20] => out.IN0
in1[20] => out.IN0
in1[20] => Add1.IN12
in1[20] => Equal0.IN11
in1[20] => LessThan0.IN12
in1[20] => Mux11.IN3
in1[21] => Add0.IN43
in1[21] => out.IN0
in1[21] => out.IN0
in1[21] => Add1.IN11
in1[21] => Equal0.IN10
in1[21] => LessThan0.IN11
in1[21] => Mux10.IN3
in1[22] => Add0.IN42
in1[22] => out.IN0
in1[22] => out.IN0
in1[22] => Add1.IN10
in1[22] => Equal0.IN9
in1[22] => LessThan0.IN10
in1[22] => Mux9.IN3
in1[23] => Add0.IN41
in1[23] => out.IN0
in1[23] => out.IN0
in1[23] => Add1.IN9
in1[23] => Equal0.IN8
in1[23] => LessThan0.IN9
in1[23] => Mux8.IN3
in1[24] => Add0.IN40
in1[24] => out.IN0
in1[24] => out.IN0
in1[24] => Add1.IN8
in1[24] => Equal0.IN7
in1[24] => LessThan0.IN8
in1[24] => Mux7.IN3
in1[25] => Add0.IN39
in1[25] => out.IN0
in1[25] => out.IN0
in1[25] => Add1.IN7
in1[25] => Equal0.IN6
in1[25] => LessThan0.IN7
in1[25] => Mux6.IN3
in1[26] => Add0.IN38
in1[26] => out.IN0
in1[26] => out.IN0
in1[26] => Add1.IN6
in1[26] => Equal0.IN5
in1[26] => LessThan0.IN6
in1[26] => Mux5.IN3
in1[27] => Add0.IN37
in1[27] => out.IN0
in1[27] => out.IN0
in1[27] => Add1.IN5
in1[27] => Equal0.IN4
in1[27] => LessThan0.IN5
in1[27] => Mux4.IN3
in1[28] => Add0.IN36
in1[28] => out.IN0
in1[28] => out.IN0
in1[28] => Add1.IN4
in1[28] => Equal0.IN3
in1[28] => LessThan0.IN4
in1[28] => Mux3.IN3
in1[29] => Add0.IN35
in1[29] => out.IN0
in1[29] => out.IN0
in1[29] => Add1.IN3
in1[29] => Equal0.IN2
in1[29] => LessThan0.IN3
in1[29] => Mux2.IN3
in1[30] => Add0.IN34
in1[30] => out.IN0
in1[30] => out.IN0
in1[30] => Add1.IN2
in1[30] => Equal0.IN1
in1[30] => LessThan0.IN2
in1[30] => Mux1.IN3
in1[31] => Add0.IN33
in1[31] => out.IN0
in1[31] => out.IN0
in1[31] => Add1.IN1
in1[31] => Equal0.IN0
in1[31] => always0.IN0
in1[31] => always0.IN0
in1[31] => LessThan0.IN1
in1[31] => Mux0.IN3
in2[0] => out.IN1
in2[0] => out.IN1
in2[0] => Add1.IN64
in2[0] => Equal0.IN63
in2[0] => LessThan0.IN64
in2[0] => Add0.IN31
in2[1] => out.IN1
in2[1] => out.IN1
in2[1] => Add1.IN63
in2[1] => Equal0.IN62
in2[1] => LessThan0.IN63
in2[1] => Add0.IN30
in2[2] => out.IN1
in2[2] => out.IN1
in2[2] => Add1.IN62
in2[2] => Equal0.IN61
in2[2] => LessThan0.IN62
in2[2] => Add0.IN29
in2[3] => out.IN1
in2[3] => out.IN1
in2[3] => Add1.IN61
in2[3] => Equal0.IN60
in2[3] => LessThan0.IN61
in2[3] => Add0.IN28
in2[4] => out.IN1
in2[4] => out.IN1
in2[4] => Add1.IN60
in2[4] => Equal0.IN59
in2[4] => LessThan0.IN60
in2[4] => Add0.IN27
in2[5] => out.IN1
in2[5] => out.IN1
in2[5] => Add1.IN59
in2[5] => Equal0.IN58
in2[5] => LessThan0.IN59
in2[5] => Add0.IN26
in2[6] => out.IN1
in2[6] => out.IN1
in2[6] => Add1.IN58
in2[6] => Equal0.IN57
in2[6] => LessThan0.IN58
in2[6] => Add0.IN25
in2[7] => out.IN1
in2[7] => out.IN1
in2[7] => Add1.IN57
in2[7] => Equal0.IN56
in2[7] => LessThan0.IN57
in2[7] => Add0.IN24
in2[8] => out.IN1
in2[8] => out.IN1
in2[8] => Add1.IN56
in2[8] => Equal0.IN55
in2[8] => LessThan0.IN56
in2[8] => Add0.IN23
in2[9] => out.IN1
in2[9] => out.IN1
in2[9] => Add1.IN55
in2[9] => Equal0.IN54
in2[9] => LessThan0.IN55
in2[9] => Add0.IN22
in2[10] => out.IN1
in2[10] => out.IN1
in2[10] => Add1.IN54
in2[10] => Equal0.IN53
in2[10] => LessThan0.IN54
in2[10] => Add0.IN21
in2[11] => out.IN1
in2[11] => out.IN1
in2[11] => Add1.IN53
in2[11] => Equal0.IN52
in2[11] => LessThan0.IN53
in2[11] => Add0.IN20
in2[12] => out.IN1
in2[12] => out.IN1
in2[12] => Add1.IN52
in2[12] => Equal0.IN51
in2[12] => LessThan0.IN52
in2[12] => Add0.IN19
in2[13] => out.IN1
in2[13] => out.IN1
in2[13] => Add1.IN51
in2[13] => Equal0.IN50
in2[13] => LessThan0.IN51
in2[13] => Add0.IN18
in2[14] => out.IN1
in2[14] => out.IN1
in2[14] => Add1.IN50
in2[14] => Equal0.IN49
in2[14] => LessThan0.IN50
in2[14] => Add0.IN17
in2[15] => out.IN1
in2[15] => out.IN1
in2[15] => Add1.IN49
in2[15] => Equal0.IN48
in2[15] => LessThan0.IN49
in2[15] => Add0.IN16
in2[16] => out.IN1
in2[16] => out.IN1
in2[16] => Add1.IN48
in2[16] => Equal0.IN47
in2[16] => LessThan0.IN48
in2[16] => Add0.IN15
in2[17] => out.IN1
in2[17] => out.IN1
in2[17] => Add1.IN47
in2[17] => Equal0.IN46
in2[17] => LessThan0.IN47
in2[17] => Add0.IN14
in2[18] => out.IN1
in2[18] => out.IN1
in2[18] => Add1.IN46
in2[18] => Equal0.IN45
in2[18] => LessThan0.IN46
in2[18] => Add0.IN13
in2[19] => out.IN1
in2[19] => out.IN1
in2[19] => Add1.IN45
in2[19] => Equal0.IN44
in2[19] => LessThan0.IN45
in2[19] => Add0.IN12
in2[20] => out.IN1
in2[20] => out.IN1
in2[20] => Add1.IN44
in2[20] => Equal0.IN43
in2[20] => LessThan0.IN44
in2[20] => Add0.IN11
in2[21] => out.IN1
in2[21] => out.IN1
in2[21] => Add1.IN43
in2[21] => Equal0.IN42
in2[21] => LessThan0.IN43
in2[21] => Add0.IN10
in2[22] => out.IN1
in2[22] => out.IN1
in2[22] => Add1.IN42
in2[22] => Equal0.IN41
in2[22] => LessThan0.IN42
in2[22] => Add0.IN9
in2[23] => out.IN1
in2[23] => out.IN1
in2[23] => Add1.IN41
in2[23] => Equal0.IN40
in2[23] => LessThan0.IN41
in2[23] => Add0.IN8
in2[24] => out.IN1
in2[24] => out.IN1
in2[24] => Add1.IN40
in2[24] => Equal0.IN39
in2[24] => LessThan0.IN40
in2[24] => Add0.IN7
in2[25] => out.IN1
in2[25] => out.IN1
in2[25] => Add1.IN39
in2[25] => Equal0.IN38
in2[25] => LessThan0.IN39
in2[25] => Add0.IN6
in2[26] => out.IN1
in2[26] => out.IN1
in2[26] => Add1.IN38
in2[26] => Equal0.IN37
in2[26] => LessThan0.IN38
in2[26] => Add0.IN5
in2[27] => out.IN1
in2[27] => out.IN1
in2[27] => Add1.IN37
in2[27] => Equal0.IN36
in2[27] => LessThan0.IN37
in2[27] => Add0.IN4
in2[28] => out.IN1
in2[28] => out.IN1
in2[28] => Add1.IN36
in2[28] => Equal0.IN35
in2[28] => LessThan0.IN36
in2[28] => Add0.IN3
in2[29] => out.IN1
in2[29] => out.IN1
in2[29] => Add1.IN35
in2[29] => Equal0.IN34
in2[29] => LessThan0.IN35
in2[29] => Add0.IN2
in2[30] => out.IN1
in2[30] => out.IN1
in2[30] => Add1.IN34
in2[30] => Equal0.IN33
in2[30] => LessThan0.IN34
in2[30] => Add0.IN1
in2[31] => out.IN1
in2[31] => out.IN1
in2[31] => Add1.IN33
in2[31] => Equal0.IN32
in2[31] => always0.IN1
in2[31] => LessThan0.IN33
in2[31] => always0.IN1
in2[31] => Add0.IN32
op[0] => Mux0.IN10
op[0] => Mux1.IN10
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[0] => Mux4.IN10
op[0] => Mux5.IN10
op[0] => Mux6.IN10
op[0] => Mux7.IN10
op[0] => Mux8.IN10
op[0] => Mux9.IN10
op[0] => Mux10.IN10
op[0] => Mux11.IN10
op[0] => Mux12.IN10
op[0] => Mux13.IN10
op[0] => Mux14.IN10
op[0] => Mux15.IN10
op[0] => Mux16.IN10
op[0] => Mux17.IN10
op[0] => Mux18.IN10
op[0] => Mux19.IN10
op[0] => Mux20.IN10
op[0] => Mux21.IN10
op[0] => Mux22.IN10
op[0] => Mux23.IN10
op[0] => Mux24.IN10
op[0] => Mux25.IN10
op[0] => Mux26.IN10
op[0] => Mux27.IN10
op[0] => Mux28.IN10
op[0] => Mux29.IN10
op[0] => Mux30.IN10
op[0] => Mux31.IN10
op[1] => Mux0.IN9
op[1] => Mux1.IN9
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[1] => Mux4.IN9
op[1] => Mux5.IN9
op[1] => Mux6.IN9
op[1] => Mux7.IN9
op[1] => Mux8.IN9
op[1] => Mux9.IN9
op[1] => Mux10.IN9
op[1] => Mux11.IN9
op[1] => Mux12.IN9
op[1] => Mux13.IN9
op[1] => Mux14.IN9
op[1] => Mux15.IN9
op[1] => Mux16.IN9
op[1] => Mux17.IN9
op[1] => Mux18.IN9
op[1] => Mux19.IN9
op[1] => Mux20.IN9
op[1] => Mux21.IN9
op[1] => Mux22.IN9
op[1] => Mux23.IN9
op[1] => Mux24.IN9
op[1] => Mux25.IN9
op[1] => Mux26.IN9
op[1] => Mux27.IN9
op[1] => Mux28.IN9
op[1] => Mux29.IN9
op[1] => Mux30.IN9
op[1] => Mux31.IN9
op[2] => Mux0.IN8
op[2] => Mux1.IN8
op[2] => Mux2.IN8
op[2] => Mux3.IN8
op[2] => Mux4.IN8
op[2] => Mux5.IN8
op[2] => Mux6.IN8
op[2] => Mux7.IN8
op[2] => Mux8.IN8
op[2] => Mux9.IN8
op[2] => Mux10.IN8
op[2] => Mux11.IN8
op[2] => Mux12.IN8
op[2] => Mux13.IN8
op[2] => Mux14.IN8
op[2] => Mux15.IN8
op[2] => Mux16.IN8
op[2] => Mux17.IN8
op[2] => Mux18.IN8
op[2] => Mux19.IN8
op[2] => Mux20.IN8
op[2] => Mux21.IN8
op[2] => Mux22.IN8
op[2] => Mux23.IN8
op[2] => Mux24.IN8
op[2] => Mux25.IN8
op[2] => Mux26.IN8
op[2] => Mux27.IN8
op[2] => Mux28.IN8
op[2] => Mux29.IN8
op[2] => Mux30.IN8
op[2] => Mux31.IN8
wren => status[0]~reg0.ENA
wren => out[31]~reg0.ENA
wren => out[30]~reg0.ENA
wren => out[29]~reg0.ENA
wren => out[28]~reg0.ENA
wren => out[27]~reg0.ENA
wren => out[26]~reg0.ENA
wren => out[25]~reg0.ENA
wren => out[24]~reg0.ENA
wren => out[23]~reg0.ENA
wren => out[22]~reg0.ENA
wren => out[21]~reg0.ENA
wren => out[20]~reg0.ENA
wren => out[19]~reg0.ENA
wren => out[18]~reg0.ENA
wren => out[17]~reg0.ENA
wren => out[16]~reg0.ENA
wren => out[15]~reg0.ENA
wren => out[14]~reg0.ENA
wren => out[13]~reg0.ENA
wren => out[12]~reg0.ENA
wren => out[11]~reg0.ENA
wren => out[10]~reg0.ENA
wren => out[9]~reg0.ENA
wren => out[8]~reg0.ENA
wren => out[7]~reg0.ENA
wren => out[6]~reg0.ENA
wren => out[5]~reg0.ENA
wren => out[4]~reg0.ENA
wren => out[3]~reg0.ENA
wren => out[2]~reg0.ENA
wren => out[1]~reg0.ENA
wren => out[0]~reg0.ENA
wren => status[1]~reg0.ENA
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ProcessorMem:Mem
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Processor|ProcessorMem:Mem|altsyncram:altsyncram_component
wren_a => altsyncram_h6t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_h6t1:auto_generated.rden_b
data_a[0] => altsyncram_h6t1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6t1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6t1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6t1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6t1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6t1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6t1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6t1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6t1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6t1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6t1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6t1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6t1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6t1:auto_generated.data_a[13]
data_a[14] => altsyncram_h6t1:auto_generated.data_a[14]
data_a[15] => altsyncram_h6t1:auto_generated.data_a[15]
data_a[16] => altsyncram_h6t1:auto_generated.data_a[16]
data_a[17] => altsyncram_h6t1:auto_generated.data_a[17]
data_a[18] => altsyncram_h6t1:auto_generated.data_a[18]
data_a[19] => altsyncram_h6t1:auto_generated.data_a[19]
data_a[20] => altsyncram_h6t1:auto_generated.data_a[20]
data_a[21] => altsyncram_h6t1:auto_generated.data_a[21]
data_a[22] => altsyncram_h6t1:auto_generated.data_a[22]
data_a[23] => altsyncram_h6t1:auto_generated.data_a[23]
data_a[24] => altsyncram_h6t1:auto_generated.data_a[24]
data_a[25] => altsyncram_h6t1:auto_generated.data_a[25]
data_a[26] => altsyncram_h6t1:auto_generated.data_a[26]
data_a[27] => altsyncram_h6t1:auto_generated.data_a[27]
data_a[28] => altsyncram_h6t1:auto_generated.data_a[28]
data_a[29] => altsyncram_h6t1:auto_generated.data_a[29]
data_a[30] => altsyncram_h6t1:auto_generated.data_a[30]
data_a[31] => altsyncram_h6t1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_h6t1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6t1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6t1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6t1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6t1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6t1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6t1:auto_generated.address_a[6]
address_a[7] => altsyncram_h6t1:auto_generated.address_a[7]
address_b[0] => altsyncram_h6t1:auto_generated.address_b[0]
address_b[1] => altsyncram_h6t1:auto_generated.address_b[1]
address_b[2] => altsyncram_h6t1:auto_generated.address_b[2]
address_b[3] => altsyncram_h6t1:auto_generated.address_b[3]
address_b[4] => altsyncram_h6t1:auto_generated.address_b[4]
address_b[5] => altsyncram_h6t1:auto_generated.address_b[5]
address_b[6] => altsyncram_h6t1:auto_generated.address_b[6]
address_b[7] => altsyncram_h6t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_h6t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_h6t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_h6t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_h6t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_h6t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_h6t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_h6t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_h6t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_h6t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_h6t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_h6t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_h6t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_h6t1:auto_generated.q_b[12]
q_b[13] <= altsyncram_h6t1:auto_generated.q_b[13]
q_b[14] <= altsyncram_h6t1:auto_generated.q_b[14]
q_b[15] <= altsyncram_h6t1:auto_generated.q_b[15]
q_b[16] <= altsyncram_h6t1:auto_generated.q_b[16]
q_b[17] <= altsyncram_h6t1:auto_generated.q_b[17]
q_b[18] <= altsyncram_h6t1:auto_generated.q_b[18]
q_b[19] <= altsyncram_h6t1:auto_generated.q_b[19]
q_b[20] <= altsyncram_h6t1:auto_generated.q_b[20]
q_b[21] <= altsyncram_h6t1:auto_generated.q_b[21]
q_b[22] <= altsyncram_h6t1:auto_generated.q_b[22]
q_b[23] <= altsyncram_h6t1:auto_generated.q_b[23]
q_b[24] <= altsyncram_h6t1:auto_generated.q_b[24]
q_b[25] <= altsyncram_h6t1:auto_generated.q_b[25]
q_b[26] <= altsyncram_h6t1:auto_generated.q_b[26]
q_b[27] <= altsyncram_h6t1:auto_generated.q_b[27]
q_b[28] <= altsyncram_h6t1:auto_generated.q_b[28]
q_b[29] <= altsyncram_h6t1:auto_generated.q_b[29]
q_b[30] <= altsyncram_h6t1:auto_generated.q_b[30]
q_b[31] <= altsyncram_h6t1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|ProcessorMem:Mem|altsyncram:altsyncram_component|altsyncram_h6t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Processor|ProcessorProgramCounter:PC
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
in[0] => Add0.IN8
in[0] => out.DATAA
in[1] => Add0.IN7
in[1] => out.DATAA
in[2] => Add0.IN6
in[2] => out.DATAA
in[3] => Add0.IN5
in[3] => out.DATAA
in[4] => Add0.IN4
in[4] => out.DATAA
in[5] => Add0.IN3
in[5] => out.DATAA
in[6] => Add0.IN2
in[6] => out.DATAA
in[7] => Add0.IN1
in[7] => out.DATAA
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
offsetOrJump => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren => out[0]~reg0.ENA
wren => out[7]~reg0.ENA
wren => out[6]~reg0.ENA
wren => out[5]~reg0.ENA
wren => out[4]~reg0.ENA
wren => out[3]~reg0.ENA
wren => out[2]~reg0.ENA
wren => out[1]~reg0.ENA


|Processor|ProcessorInstructionReg:InstructionReg
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
rst => out[8]~reg0.ACLR
rst => out[9]~reg0.ACLR
rst => out[10]~reg0.ACLR
rst => out[11]~reg0.ACLR
rst => out[12]~reg0.ACLR
rst => out[13]~reg0.ACLR
rst => out[14]~reg0.ACLR
rst => out[15]~reg0.ACLR
rst => out[16]~reg0.ACLR
rst => out[17]~reg0.ACLR
rst => out[18]~reg0.ACLR
rst => out[19]~reg0.ACLR
rst => out[20]~reg0.ACLR
rst => out[21]~reg0.ACLR
rst => out[22]~reg0.ACLR
rst => out[23]~reg0.ACLR
rst => out[24]~reg0.ACLR
rst => out[25]~reg0.ACLR
rst => out[26]~reg0.ACLR
rst => out[27]~reg0.ACLR
rst => out[28]~reg0.ACLR
rst => out[29]~reg0.ACLR
rst => out[30]~reg0.ACLR
rst => out[31]~reg0.ACLR
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren => out[0]~reg0.ENA
wren => out[31]~reg0.ENA
wren => out[30]~reg0.ENA
wren => out[29]~reg0.ENA
wren => out[28]~reg0.ENA
wren => out[27]~reg0.ENA
wren => out[26]~reg0.ENA
wren => out[25]~reg0.ENA
wren => out[24]~reg0.ENA
wren => out[23]~reg0.ENA
wren => out[22]~reg0.ENA
wren => out[21]~reg0.ENA
wren => out[20]~reg0.ENA
wren => out[19]~reg0.ENA
wren => out[18]~reg0.ENA
wren => out[17]~reg0.ENA
wren => out[16]~reg0.ENA
wren => out[15]~reg0.ENA
wren => out[14]~reg0.ENA
wren => out[13]~reg0.ENA
wren => out[12]~reg0.ENA
wren => out[11]~reg0.ENA
wren => out[10]~reg0.ENA
wren => out[9]~reg0.ENA
wren => out[8]~reg0.ENA
wren => out[7]~reg0.ENA
wren => out[6]~reg0.ENA
wren => out[5]~reg0.ENA
wren => out[4]~reg0.ENA
wren => out[3]~reg0.ENA
wren => out[2]~reg0.ENA
wren => out[1]~reg0.ENA


