{
  "section_index": 96,
  "section_id": "10.2",
  "title": "10.2 NVMe Basic Management Command (Appendix A) Data Format",
  "level": 2,
  "pages": {
    "start": 92,
    "end": 96,
    "count": 5
  },
  "content": {
    "text": "",
    "tables": [
      {
        "id": "table_92_126",
        "page": 92,
        "bbox": [
          117.0,
          126.0,
          933.0,
          870.0
        ],
        "image_path": "Table_10_2_NVMe_Basic_Management_Command_Appendix_A_Data_Format.png",
        "title": "Table_10_2_NVMe_Basic_Management_Command_Appendix_A_Data_Format",
        "merged_count": 5,
        "table_md": "| Command Code (Decimal) | Byte Offset (Decimal) | Description |\n| :--- | :--- | :--- |\n| 0 | 0 | Defined in NVM Express Management Interface 1.1b. |\n| 8 | 8 | Defined in NVM Express Management Interface 1.1b. |\n| 32 | 32 | Payload length of Command Code 32: This is the number of bytes until additional bytes to read before encountering PEC. This shall be set to 10h. |\n| | 48:43 | GUID: This is a 16-byte Global Unique Identifier. <table><tr><th>Byte Address</th><th>Value</th></tr><tr><td>33</td><td>73h</td></tr><tr><td>34</td><td>89h</td></tr><tr><td>35</td><td>20h</td></tr><tr><td>36</td><td>E5h</td></tr><tr><td>37</td><td>6Bh</td></tr><tr><td>38</td><td>EEh</td></tr><tr><td>39</td><td>42h</td></tr><tr><td>40</td><td>58h</td></tr><tr><td>41</td><td>9Ah</td></tr><tr><td>42</td><td>7Ah</td></tr><tr><td>43</td><td>C Eh</td></tr><tr><td>44</td><td>BDh</td></tr><tr><td>45</td><td>B3h</td></tr><tr><td>46</td><td>5Fh</td></tr><tr><td>47</td><td>00h</td></tr><tr><td>48</td><td>85h</td></tr></table> |\n| | 49 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |\n| 50 | 50 | Payload length of Command Code 50: Indicated the number of additional bytes to read before encountering PEC. Shall be set to 26h. |\n| | 51 | Temperature Flags: This field reports the effect of temperature on the device's performance. |\n| Command Code (Decimal) | Byte Offset (Decimal) | Description |\n| | | Temperature Throttling – Bit 7 is set to 1b when the device is throttling performance to prevent overheating. Clear to 0b when the device is not throttling. <br> Bits 6:0 shall be set to 111111b. |\n| | 52 | Max Power Supported: This shall denote the Max Average Power (MAP) supported by this device rounded to the nearest watt. Some examples of how to use this is a 50W device is 32h, a 25W device is 19h, a 15W device is 0Fh, an 8.25W device is 8W which is 08h. |\n| | 84:53 | Configured NVMe Power State: This is a copy of the NVMe Power State Descriptor Data Structure of the currently configured Power State and is laid out in little endian format. |\n| | 88:85 | Total NVM Capacity: This field indicates the total usable NVM capacity in the NVM subsystem in GB in Hex (2048 GB in total capacity = 0000800h). This field is equivalent to the TNVMCAP field in the Identify Controller Data Structure. |\n| | 89 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |\n| 90 | 90 | Payload length of Command Code 90: Indicates number of additional bytes to read before encountering PEC. Shall be set to 04h. |\n| 91 | | Firmware Update Flags: This field allows the host to control whether the current firmware allows new firmware images to be activated (see Section 11 Security for more information). <table><tr><th>Bit</th><th>Description</th></tr><tr><td>7</td><td>Written by host, read by device:<br>1b Unlock Firmware Update<br>Device shall enable Firmware update<br>0b Lock Firmware Update<br>Device shall block and error on Firmware download and activate commands</td></tr><tr><td>6</td><td>Written by device, read by host:<br>1b Firmware Update Unlocked<br>Device shall allow Firmware download and activate commands<br>0b Firmware Update Locked</td></tr></table> |\n| | | <table><tr><td>Device shall block and error on Firmware download and activate commands</td></tr><tr><td>5:0 Shall be set to 111111b.</td></tr></table> |\n| | | The device shall revert to the default Unlock/Lock state on the next power cycle. If the host attempts a Download Firmware command when the device is in the Firmware Update Locked state, the device shall fail the command with status Operation Denied. |\n| | 94:92 | Reserved. Shall be cleared to zero. |\n| | 95 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |\n| 96 | 96 | Payload length of Command Code 96: Indicates number of additional bytes to read before encountering PEC. Shall be set to 38h. |\n| | 104:97 | Firmware Version Number: This field shall indicate the activated firmware version that is running on the device after the firmware activation took place. The format of this field shall be as defined in field Firmware Revision (FR) Section 5.15.2.2 Identify Controller Data Structure of the NVMe specification version 1.4b. |\n| | 112:105 | Security Version Number: This is the Security Version Number of the currently running firmware image. The supplier increments this number any time a firmware includes a fix for a security issue or critical firmware fix that customer agrees rollback prevention is required. This is a copy of SMART-22 – Security Version Number. |\n| | 152:113 | Model Number: This shall be a copy of the data in the Model Number field of Identify Controller Data Structure (CNS 01h, byte offset 63:24). |\n| | 153 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in SMBus Specification. |\n| 154 | 154 | Payload length of Command Code 154: Indicates number of additional bytes to read before encountering PEC. Shall be set to 0Ah. |\n| | 155 | Panic Rest Action: See EREC-2 (Panic Reset Action). |\n| | 156 | Device Recovery Action 1: See EREC-3 (Device Recovery Action 1). |\n| | 164:157 | Panic ID: See EREC-4 (Panic ID). |\n| | 165 | Device Recovery Action 2: See EREC-14 (Device Recovery Action 2). |\n| Command Code (Decimal) | Byte Offset (Decimal) | Description |\n| | 166 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address, and returned data. The algorithm is defined in the SMBus Specification. |\n| | 167 | Payload length of Command Code 166: Indicates number of additional bytes to read before encountering PEC. Shall be set to 20h. |\n| | 199:168 | Panic Context Buffer: Vendor may record additional information about the Panic ID reported in Command Code 154. Any unused bytes shall be cleared to zero. |\n| | 200 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |\n| | 201 | Reserved. Shall be cleared to zero. |\n| 242 | 242 | Payload length of Command Code 242: Indicates number of additional bytes to read before encountering PEC. Shall be set to 04h. |\n| | 243 | Secure Boot Failure Reporting: <table><tr><th>Bit</th><th>Description</th></tr><tr><td>7</td><td>Secure Boot Failure Feature Reporting Supported: When set to 1b the secure boot feature reporting is supported. When cleared to 0b the secure boot failure feature reporting is not supported.</td></tr><tr><td>6</td><td>Secure Boot Failure Status: When cleared to 0b there is no secure boot failure. When set to 1b there is a secure boot failure. This bit shall only be set if the Secure Boot Feature Supported bit is set to 1b and there is a secure boot failure.</td></tr><tr><td>5</td><td>OCP Recovery/ Platform Root-of-Trust for Recovery: When set to 1b, OCP Recovery/ Platform Root-of-Trust for Recovery codes are supported in byte 244. When cleared to 0b OCP Recovery/ Platform Root-of-Trust for Recovery codes are not supported and byte 244 shall be cleared to zero.</td></tr><tr><td>4:0</td><td>Reserved. Shall be cleared to zero.</td></tr></table> |\n| | 244 | Recovery Code: OCP Recovery/Platform Root-of-Trust for Recovery code. |\n| | 246:245 | Reserved. Shall be cleared to zero. |\n| | 247 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |\n| Command Code (Decimal) | Byte Offset (Decimal) | Description |\n| 248 | 248 | Payload length of Command Code 248: Indicates number of additional bytes to read before encountering PEC. Shall be set to 06h. |\n| | 250:249 | Data Format Version Number: Indicates the version of this mapping used in the device. Shall be set to 0004h. |\n| | 254:251 | Reserved. Shall be cleared to zero. |\n| | 255 | PEC: An 8-bit CRC calculated over the SMBus address, command code, second SMBus address and returned data. The algorithm is defined in the SMBus Specification. |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 1,
    "figure_count": 0
  }
}