#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 20 15:58:28 2024
# Process ID: 17416
# Current directory: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1
# Command line: vivado.exe -log tristan_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tristan_top.tcl
# Log file: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/tristan_top.vds
# Journal file: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1\vivado.jou
# Running On: Chris-Semify, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 4, Host memory: 16916 MB
#-----------------------------------------------------------
source tristan_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 473.008 ; gain = 178.875
Command: read_checkpoint -auto_incremental -incremental C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/utils_1/imports/synth_1/tristan_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/utils_1/imports/synth_1/tristan_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tristan_top -part xc7a15tftg256-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.145 ; gain = 440.887
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tdata1_n', assumed default net type 'wire' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_debug_triggers.sv:514]
INFO: [Synth 8-11241] undeclared symbol 'clic_ptr_valid', assumed default net type 'wire' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ex_stage.sv:465]
INFO: [Synth 8-11241] undeclared symbol 'mret_ptr_valid', assumed default net type 'wire' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ex_stage.sv:466]
WARNING: [Synth 8-6901] identifier 'select_i2c' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:65]
WARNING: [Synth 8-6901] identifier 'select_pinmux' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:65]
WARNING: [Synth 8-6901] identifier 'soc_req' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:66]
WARNING: [Synth 8-6901] identifier 'soc_addr' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:67]
WARNING: [Synth 8-6901] identifier 'soc_we' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:68]
WARNING: [Synth 8-6901] identifier 'soc_be' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:69]
WARNING: [Synth 8-6901] identifier 'soc_wdata' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:70]
WARNING: [Synth 8-6901] identifier 'ram_rdata' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:214]
WARNING: [Synth 8-6901] identifier 'select_uart_data' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:215]
WARNING: [Synth 8-6901] identifier 'uart_soc_rdata_del' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:216]
WARNING: [Synth 8-6901] identifier 'select_uart_busy' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:217]
WARNING: [Synth 8-6901] identifier 'uart_busy' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:218]
WARNING: [Synth 8-6901] identifier 'instr_rdata' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:220]
WARNING: [Synth 8-6901] identifier 'SOC_ADDR_WIDTH' is used before its declaration [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'tristan_top' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vio_reset' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/.Xil/Vivado-17416-Chris-Semify/realtime/vio_reset_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_reset' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/.Xil/Vivado-17416-Chris-Semify/realtime/vio_reset_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/.Xil/Vivado-17416-Chris-Semify/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/.Xil/Vivado-17416-Chris-Semify/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_soc' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:5]
	Parameter SOC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter BOOT_ADDR bound to: 33554432 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_arbiter' [C:/git/tristan/core/custom/ram_arbiter/rtl/ram_arbiter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ram_arbiter' (0#1) [C:/git/tristan/core/custom/ram_arbiter/rtl/ram_arbiter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_top' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_if_xif' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_xif.sv:31]
	Parameter X_NUM_RS bound to: 2 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_if_xif' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_xif.sv:31]
INFO: [Synth 8-6157] synthesizing module 'coproc' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/coproc.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cntb' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bit_counter' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized0' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized0' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized1' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized1' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized2' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized2' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized3' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized3' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized4' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized4' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized5' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized5' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized6' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized6' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized7' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized7' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized8' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized8' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized9' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001011 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized9' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized10' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized10' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized11' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001101 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized11' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized12' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized12' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized13' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized13' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized14' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized14' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized15' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized15' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized16' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010010 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized16' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized17' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010011 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized17' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized18' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized18' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized19' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010101 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized19' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized20' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010110 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized20' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized21' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000010111 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized21' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized22' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011000 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized22' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized23' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011001 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized23' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized24' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011010 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized24' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized25' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011011 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized25' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized26' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011100 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized26' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized27' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011101 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized27' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized28' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011110 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized28' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized29' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000011111 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized29' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'bit_counter__parameterized30' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
	Parameter SIZE bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'bit_counter__parameterized30' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'cntb' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/cntb.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'coproc' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/custom/coproc.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_core' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_core.sv:31]
	Parameter B_EXT bound to: 2'b11 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_NUM_RS bound to: 2 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_int_controller' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_int_controller.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_int_controller' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_int_controller.sv:24]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_if_c_obi' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_c_obi.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_if_c_obi' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_c_obi.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_if_c_obi' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_c_obi.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_if_c_obi' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_c_obi.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_sleep_unit' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sleep_unit.sv:43]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_clock_gate' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/tech/rtl/cv32e40x_clock_gate.sv:15]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_clock_gate' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/tech/rtl/cv32e40x_clock_gate.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_sleep_unit' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sleep_unit.sv:43]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_if_stage' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_stage.sv:29]
	Parameter RV32 bound to: 1'b0 
	Parameter A_EXT bound to: 2'b00 
	Parameter B_EXT bound to: 2'b11 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_ID_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter ZC_EXT bound to: 1'b1 
	Parameter M_EXT bound to: 2'b01 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_sequencer' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sequencer.sv:34]
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sequencer.sv:158]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/include/cv32e40x_pkg.sv:1646]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sequencer.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_sequencer' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_sequencer.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_stage.sv:166]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_prefetch_unit' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_prefetch_unit.sv:29]
	Parameter CLIC bound to: 1'b0 
	Parameter ALBUF_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter ALBUF_CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_prefetcher' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_prefetcher.sv:40]
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_prefetcher.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_prefetcher' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_prefetcher.sv:40]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alignment_buffer' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alignment_buffer.sv:24]
	Parameter ALBUF_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter ALBUF_CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alignment_buffer.sv:400]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alignment_buffer' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alignment_buffer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_prefetch_unit' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_prefetch_unit.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mpu' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mpu.sv:26]
	Parameter IF_STAGE bound to: 1'b1 
	Parameter A_EXT bound to: 2'b00 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_pma' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pma.sv:26]
	Parameter A_EXT bound to: 2'b00 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_pma' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pma.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mpu' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mpu.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_instr_obi_interface' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:38]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_instr_obi_interface' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_compressed_decoder' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:27]
	Parameter ZC_EXT bound to: 1'b1 
	Parameter B_EXT bound to: 2'b11 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:62]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:65]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:65]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:138]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:138]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:180]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:205]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:205]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:238]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:309]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:309]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_compressed_decoder' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_if_stage' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_if_stage.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_id_stage' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:33]
	Parameter RV32 bound to: 1'b0 
	Parameter A_EXT bound to: 2'b00 
	Parameter B_EXT bound to: 2'b11 
	Parameter M_EXT bound to: 2'b01 
	Parameter X_EXT bound to: 1'b1 
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_pc_target' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pc_target.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pc_target.sv:46]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pc_target.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_pc_target' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_pc_target.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:294]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:294]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:312]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:330]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:330]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_decoder' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_decoder.sv:28]
	Parameter RV32 bound to: 1'b0 
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter A_EXT bound to: 2'b00 
	Parameter B_EXT bound to: 2'b11 
	Parameter M_EXT bound to: 2'b01 
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_b_decoder' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_b_decoder.sv:30]
	Parameter B_EXT bound to: 2'b11 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_b_decoder.sv:52]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_b_decoder.sv:62]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_b_decoder.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_b_decoder' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_b_decoder.sv:30]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_m_decoder' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_m_decoder.sv:29]
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_m_decoder.sv:46]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_m_decoder.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_m_decoder' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_m_decoder.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_i_decoder' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:30]
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:51]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:105]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:204]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:204]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:276]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:298]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:374]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_i_decoder' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_i_decoder.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_decoder.sv:247]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_decoder' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_decoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_id_stage' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_id_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_ex_stage' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ex_stage.sv:33]
	Parameter X_EXT bound to: 1'b1 
	Parameter B_EXT bound to: 2'b11 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_div' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_div.sv:28]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_div.sv:120]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_div.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_div' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_div.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mult' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mult.sv:27]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mult.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mult' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mult.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ex_stage.sv:167]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alu' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:50]
	Parameter B_EXT bound to: 2'b11 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:187]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:236]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_ff_one' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ff_one.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_ff_one' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ff_one.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alu_b_cpop' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu_b_cpop.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alu_b_cpop' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu_b_cpop.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:345]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alu' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_ex_stage' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_ex_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_load_store_unit' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:28]
	Parameter A_EXT bound to: 2'b00 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_ID_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_wpt' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_wpt.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_wpt' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_wpt.sv:31]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:234]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:246]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:263]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:273]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:290]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:629]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mpu__parameterized0' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mpu.sv:26]
	Parameter IF_STAGE bound to: 1'b0 
	Parameter A_EXT bound to: 2'b00 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mpu__parameterized0' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_mpu.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_align_check' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_align_check.sv:26]
	Parameter IF_STAGE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_align_check' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_align_check.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_lsu_response_filter' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_lsu_response_filter' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_write_buffer' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_write_buffer.sv:32]
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_write_buffer.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_write_buffer' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_write_buffer.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_data_obi_interface' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_data_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_data_obi_interface' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_data_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_load_store_unit' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_load_store_unit.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_wb_stage' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_wb_stage.sv:37]
	Parameter DEBUG bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_wb_stage' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_wb_stage.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_cs_registers' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_cs_registers.sv:30]
	Parameter RV32 bound to: 1'b0 
	Parameter A_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_MISA bound to: 0 - type: integer 
	Parameter X_ECS_XS bound to: 2'b00 
	Parameter ZC_EXT bound to: 1'b1 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter DEBUG bound to: 1'b1 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized0' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b01000000000000000000010000010011 
	Parameter MASK bound to: 36292 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized0' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized1' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized1' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized2' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000000 
	Parameter MASK bound to: -2147481601 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized2' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized3' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000001 
	Parameter MASK bound to: -127 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized3' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized4' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -63352 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized4' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_cs_registers.sv:1059]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_cs_registers.sv:1199]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized5' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized5' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized6' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00000000000000000001100000000000 
	Parameter MASK bound to: 136 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized6' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_debug_triggers' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_debug_triggers.sv:32]
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter A_EXT bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized7' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00101000000000000001000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized7' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_debug_triggers' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_debug_triggers.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_cs_registers' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_cs_registers.sv:30]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller.sv:32]
	Parameter X_EXT bound to: 1'b1 
	Parameter A_EXT bound to: 2'b00 
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter RV32 bound to: 1'b0 
	Parameter DEBUG bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller_fsm' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:32]
	Parameter X_EXT bound to: 1'b1 
	Parameter DEBUG bound to: 1'b1 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:599]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:599]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:707]
INFO: [Synth 8-226] default block is never used [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:707]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller_fsm' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_fsm.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller_bypass' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_bypass.sv:33]
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter A_EXT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller_bypass' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller_bypass.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_controller.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_register_file_wrapper' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_register_file_wrapper.sv:31]
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_register_file' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_register_file.sv:29]
	Parameter REGFILE_NUM_READ_PORTS bound to: 2 - type: integer 
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_register_file' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_register_file.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_register_file_wrapper' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_register_file_wrapper.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_core' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_core.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_top' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'obi_wb_bridge' [C:/git/tristan/core/custom/obi_wb_bridge/rtl/obi_wb_bridge.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/tristan/core/custom/obi_wb_bridge/rtl/obi_wb_bridge.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/tristan/core/custom/obi_wb_bridge/rtl/obi_wb_bridge.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'obi_wb_bridge' (0#1) [C:/git/tristan/core/custom/obi_wb_bridge/rtl/obi_wb_bridge.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sram_dualport' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/sram_dualport.sv:1]
	Parameter INITFILEEN bound to: 1 - type: integer 
	Parameter INITFILE bound to: firmware/firmware.hex - type: string 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter BYTE_ENABLE bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'firmware/firmware.hex'; please make sure the file is added to project and has read permission, ignoring [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/sram_dualport.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'sram_dualport' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/sram_dualport.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sram_dualport__parameterized0' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/sram_dualport.sv:1]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter BYTE_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram_dualport__parameterized0' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/sram_dualport.sv:1]
INFO: [Synth 8-6157] synthesizing module 'simpleuart' [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/simpleuart.v:22]
	Parameter DEFAULT_DIV bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simpleuart' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/core/simpleuart.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_soc' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x_soc.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tristan_top' (0#1) [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifter_tmp_reg' and it is trimmed from '64' to '32' bits. [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_alu.sv:173]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmevent_n_reg[3]' and it is trimmed from '32' to '16' bits. [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/imports/tristan/core/cv32e40x/rtl/cv32e40x_cs_registers.sv:1779]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_reset'. This will prevent further optimization [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cv32e40x_soc_inst'. This will prevent further optimization [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'osc_50MHz'. This will prevent further optimization [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/sources_1/new/tristan_top.sv:32]
WARNING: [Synth 8-7129] Port reg_dat_di[31] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[30] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[29] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[28] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[27] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[26] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[25] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[24] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[23] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[22] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[21] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[20] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[19] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[18] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[17] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[16] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[15] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[14] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[13] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[12] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[11] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[10] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[9] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_dat_di[8] in module simpleuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[23] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[22] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[21] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[20] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[19] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[18] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[17] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[16] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[15] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[14] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[13] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[12] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[11] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[10] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[9] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[8] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[7] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[6] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[5] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[4] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[3] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[2] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[1] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_addr_i[0] in module obi_wb_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][31] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][30] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][29] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][28] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][27] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][26] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][25] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][24] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][23] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][22] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][21] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][20] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][19] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][18] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][17] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][16] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][15] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][14] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][13] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][12] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][11] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][10] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][9] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][8] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][7] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][6] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][5] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][4] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][3] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][2] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][1] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr][bus_resp][rdata][0] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr_meta][compressed] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[instr_meta][pushpop] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][31] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][30] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][29] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][28] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][27] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][26] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][25] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][24] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][23] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][22] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][21] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][20] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][19] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][18] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][17] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][16] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][15] in module cv32e40x_controller_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_id_pipe_i[pc][14] in module cv32e40x_controller_bypass is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1569.430 ; gain = 684.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1569.430 ; gain = 684.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1569.430 ; gain = 684.172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1569.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/vio_reset_1/vio_reset/vio_reset_in_context.xdc] for cell 'vio_reset'
Finished Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/vio_reset_1/vio_reset/vio_reset_in_context.xdc] for cell 'vio_reset'
Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'osc_50MHz'
Finished Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'osc_50MHz'
Parsing XDC File [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/constrs_1/new/smartwave_v2.xdc]
Finished Parsing XDC File [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/constrs_1/new/smartwave_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/constrs_1/new/smartwave_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tristan_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tristan_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1676.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1676.711 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for osc_50MHz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_granted_reg' in module 'ram_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_q_reg' in module 'cv32e40x_sequencer'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_mpu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cv32e40x_div'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_wpt'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_mpu__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_align_check'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'obi_wb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
                 iSTATE1 |                               01 | 00000000000000000000000000000001
                 iSTATE0 |                               10 | 00000000000000000000000000000010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_granted_reg' using encoding 'sequential' in module 'ram_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_POP |                              001 |                             0010
                  S_PUSH |                              010 |                             0001
                    S_RA |                              011 |                             0100
                    S_SP |                              100 |                             0101
                    S_A0 |                              101 |                             0110
                   S_RET |                              110 |                             0111
                 S_DMOVE |                              111 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_q_reg' using encoding 'sequential' in module 'cv32e40x_sequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE2 |                               01 |                              010
                 iSTATE3 |                               10 |                              001
                 iSTATE1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e40x_mpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DIV_IDLE |                             0001 |                               00
              DIV_DIVIDE |                             0010 |                               01
               DIV_DUMMY |                             0100 |                               10
              DIV_FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cv32e40x_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WPT_IDLE |                              001 |                               00
          WPT_MATCH_WAIT |                              010 |                               01
          WPT_MATCH_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'cv32e40x_wpt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              001
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e40x_mpu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              010
                 iSTATE1 |                              010 |                              001
                 iSTATE2 |                              011 |                              100
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e40x_align_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               11 |                               00
              FUNCTIONAL |                               01 |                               01
             DEBUG_TAKEN |                               00 |                               11
                   SLEEP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'cv32e40x_controller_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               HAVERESET |                              001 |                              001
                 RUNNING |                              010 |                              010
                  HALTED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'debug_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     REQ |                             0010 |                               01
                   AWAIT |                             0100 |                               10
                    RESP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'obi_wb_bridge'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	  32 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 7     
	   3 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  27 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 82    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 333   
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 18    
	   2 Input   33 Bit        Muxes := 2     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 285   
	   3 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 20    
	   5 Input   32 Bit        Muxes := 1     
	  23 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	  28 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 4     
	   4 Input   17 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	  21 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	  13 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	   8 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   9 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	  40 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	  10 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 27    
	   5 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 4     
	  18 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 133   
	   4 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 6     
	  21 Input    2 Bit        Muxes := 4     
	  13 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 5     
	  10 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 9     
	  11 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 442   
	   3 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 10    
	  14 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 95    
	   6 Input    1 Bit        Muxes := 2     
	  21 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 2     
	  40 Input    1 Bit        Muxes := 2     
	  24 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
WARNING: [Synth 8-6014] Unused sequential element ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module cv32e40x_div.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:18 ; elapsed = 00:05:52 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
 Sort Area is  int_result_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  int_result_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  int_result_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  int_result_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cv32e40x_soc_inst/instr_dualport_i | ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|cv32e40x_soc_inst/ram_dualport_i   | ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e40x_mult | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:30 ; elapsed = 00:06:08 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:16 ; elapsed = 00:07:07 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cv32e40x_soc_inst/instr_dualport_i | ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|cv32e40x_soc_inst/ram_dualport_i   | ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/instr_dualport_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/instr_dualport_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/instr_dualport_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/instr_dualport_i/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/ram_dualport_i/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/ram_dualport_i/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/ram_dualport_i/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cv32e40x_soc_inst/ram_dualport_i/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:37 ; elapsed = 00:07:30 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:46 ; elapsed = 00:07:40 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:46 ; elapsed = 00:07:40 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:47 ; elapsed = 00:07:41 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cv32e40x_soc | ser_rx_ff_reg[3] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e40x_mult | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_reset     |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |vio_reset |     1|
|3     |CARRY4    |   203|
|4     |DSP48E1   |     3|
|5     |LUT1      |    48|
|6     |LUT2      |   548|
|7     |LUT3      |   965|
|8     |LUT4      |   840|
|9     |LUT5      |  1021|
|10    |LUT6      |  2918|
|11    |MUXF7     |   279|
|12    |MUXF8     |     2|
|13    |RAMB36E1  |     8|
|14    |SRL16E    |     1|
|15    |FDCE      |  2445|
|16    |FDPE      |    19|
|17    |FDRE      |   180|
|18    |FDSE      |     1|
|19    |IBUF      |    35|
|20    |OBUF      |    72|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:47 ; elapsed = 00:07:42 . Memory (MB): peak = 1676.711 ; gain = 791.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:23 ; elapsed = 00:07:34 . Memory (MB): peak = 1676.711 ; gain = 684.172
Synthesis Optimization Complete : Time (s): cpu = 00:06:48 ; elapsed = 00:07:42 . Memory (MB): peak = 1676.711 ; gain = 791.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1676.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1676.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cbe14f42
INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 120 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:58 ; elapsed = 00:07:54 . Memory (MB): peak = 1676.711 ; gain = 1185.227
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1676.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/synth_1/tristan_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tristan_top_utilization_synth.rpt -pb tristan_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 16:06:37 2024...
