# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef" \
"../../../../primary_project.srcs/sources_1/new/primary_project.v" \
"../../../../primary_project.srcs/sources_1/new/primary_project_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
