// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "12/18/2022 16:52:14"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab9Part2 (
	Done,
	Resetn,
	Pro_Clock,
	Run,
	Mem_Clock,
	rst_neg,
	Address,
	BusWires,
	DIN);
output 	Done;
input 	Resetn;
input 	Pro_Clock;
input 	Run;
input 	Mem_Clock;
input 	rst_neg;
output 	[4:0] Address;
output 	[8:0] BusWires;
output 	[8:0] DIN;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \Address[4]~output_o ;
wire \Address[3]~output_o ;
wire \Address[2]~output_o ;
wire \Address[1]~output_o ;
wire \Address[0]~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[0]~output_o ;
wire \DIN[8]~output_o ;
wire \DIN[7]~output_o ;
wire \DIN[6]~output_o ;
wire \DIN[5]~output_o ;
wire \DIN[4]~output_o ;
wire \DIN[3]~output_o ;
wire \DIN[2]~output_o ;
wire \DIN[1]~output_o ;
wire \DIN[0]~output_o ;
wire \Pro_Clock~input_o ;
wire \Resetn~input_o ;
wire \Mem_Clock~input_o ;
wire \inst3|Q[0]~12_combout ;
wire \rst_neg~input_o ;
wire \inst3|Q[1]~4_combout ;
wire \inst3|Q[1]~5 ;
wire \inst3|Q[2]~6_combout ;
wire \inst3|Q[2]~7 ;
wire \inst3|Q[3]~8_combout ;
wire \inst3|Q[3]~9 ;
wire \inst3|Q[4]~10_combout ;
wire \inst|Tstep_Q.T0~0_combout ;
wire \inst|Tstep_D.T2~0_combout ;
wire \inst|Tstep_Q~8_combout ;
wire \inst|Tstep_Q~3_q ;
wire \Run~input_o ;
wire \inst|Tstep_Q~7_combout ;
wire \inst|Tstep_Q~2_q ;
wire \inst|Selector18~0_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|Gin~0_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector9~1_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Equal6~0_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|Gout~0_combout ;
wire \inst|Equal10~0_combout ;
wire \inst|Selector3~3_combout ;
wire \inst|Selector3~4_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|Selector2~3_combout ;
wire \inst|Selector2~4_combout ;
wire \inst|Equal10~1_combout ;
wire \inst|Equal11~0_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector2~2_combout ;
wire \inst|Selector3~2_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|Equal4~4_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|Equal4~7_combout ;
wire \inst|Equal4~5_combout ;
wire \inst|Equal5~5_combout ;
wire \inst|Equal5~4_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Equal4~6_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Equal2~1_combout ;
wire \inst|Equal2~2_combout ;
wire \inst|Equal2~3_combout ;
wire \inst|Equal8~0_combout ;
wire \inst|Equal8~1_combout ;
wire \inst|Selector19~3_combout ;
wire \inst|Selector12~0_combout ;
wire \inst|Equal9~4_combout ;
wire \inst|Equal9~7_combout ;
wire \inst|Equal9~5_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Selector22~1_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Selector23~0_combout ;
wire \inst|Selector23~1_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Selector24~0_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Selector26~0_combout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~2_combout ;
wire \inst|Selector26~3_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector27~2_combout ;
wire \inst|Selector27~3_combout ;
wire \inst|Tstep_Q.T2~0_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ;
wire \inst|Equal9~6_combout ;
wire \inst|Selector27~4_combout ;
wire \inst|Selector27~5_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|Equal7~1_combout ;
wire \inst|Equal7~2_combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector27~7_combout ;
wire \inst|Selector27~8_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ;
wire \inst|Selector26~4_combout ;
wire \inst|Selector26~5_combout ;
wire \inst|Selector26~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ;
wire \inst|Selector25~4_combout ;
wire \inst|Selector25~5_combout ;
wire \inst|Selector25~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ;
wire \inst|Selector24~4_combout ;
wire \inst|Selector24~5_combout ;
wire \inst|Equal6~1_combout ;
wire \inst|Selector24~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|Selector23~5_combout ;
wire \inst|Selector23~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ;
wire \inst|Selector22~4_combout ;
wire \inst|Selector22~5_combout ;
wire \inst|Selector22~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ;
wire \inst|Selector21~4_combout ;
wire \inst|Selector21~5_combout ;
wire \inst|Selector21~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Selector20~5_combout ;
wire \inst|Selector20~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|Selector19~5_combout ;
wire \inst|Selector19~6_combout ;
wire [7:0] \inst|Xreg ;
wire [4:0] \inst3|Q ;
wire [8:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [8:0] \inst|reg_IR|Q ;
wire [8:0] \inst|reg_6|Q ;
wire [8:0] \inst|reg_G|Q ;
wire [8:0] \inst|reg_7|Q ;
wire [8:0] \inst|reg_1|Q ;
wire [8:0] \inst|reg_5|Q ;
wire [7:0] \inst|Yreg ;
wire [8:0] \inst|reg_0|Q ;
wire [8:0] \inst|reg_2|Q ;
wire [8:0] \inst|reg_4|Q ;
wire [8:0] \inst|reg_3|Q ;
wire [8:0] \inst|reg_A|Q ;
wire [8:0] \inst|R7 ;
wire [8:0] \inst|R6 ;
wire [8:0] \inst|R1 ;
wire [8:0] \inst|R0 ;
wire [8:0] \inst|R2 ;
wire [8:0] \inst|R4 ;
wire [8:0] \inst|R5 ;
wire [8:0] \inst|R3 ;
wire [8:0] \inst|result ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneiv_io_obuf \Done~output (
	.i(\inst|Selector18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[4]~output (
	.i(\inst3|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[4]~output .bus_hold = "false";
defparam \Address[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[3]~output (
	.i(\inst3|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[3]~output .bus_hold = "false";
defparam \Address[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[2]~output (
	.i(\inst3|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[2]~output .bus_hold = "false";
defparam \Address[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[1]~output (
	.i(\inst3|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[1]~output .bus_hold = "false";
defparam \Address[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[0]~output (
	.i(\inst3|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[0]~output .bus_hold = "false";
defparam \Address[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[8]~output (
	.i(\inst|Selector19~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[7]~output (
	.i(\inst|Selector20~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[6]~output (
	.i(\inst|Selector21~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[5]~output (
	.i(\inst|Selector22~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[4]~output (
	.i(\inst|Selector23~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[3]~output (
	.i(\inst|Selector24~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[2]~output (
	.i(\inst|Selector25~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[1]~output (
	.i(\inst|Selector26~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[0]~output (
	.i(\inst|Selector27~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[8]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[8]~output .bus_hold = "false";
defparam \DIN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[7]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[7]~output .bus_hold = "false";
defparam \DIN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[6]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[6]~output .bus_hold = "false";
defparam \DIN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[5]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[5]~output .bus_hold = "false";
defparam \DIN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[4]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[4]~output .bus_hold = "false";
defparam \DIN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[3]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[3]~output .bus_hold = "false";
defparam \DIN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[2]~output .bus_hold = "false";
defparam \DIN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[1]~output .bus_hold = "false";
defparam \DIN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[0]~output .bus_hold = "false";
defparam \DIN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Pro_Clock~input (
	.i(Pro_Clock),
	.ibar(gnd),
	.o(\Pro_Clock~input_o ));
// synopsys translate_off
defparam \Pro_Clock~input .bus_hold = "false";
defparam \Pro_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Mem_Clock~input (
	.i(Mem_Clock),
	.ibar(gnd),
	.o(\Mem_Clock~input_o ));
// synopsys translate_off
defparam \Mem_Clock~input .bus_hold = "false";
defparam \Mem_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[0]~12 (
// Equation(s):
// \inst3|Q[0]~12_combout  = !\inst3|Q [0]

	.dataa(\inst3|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q[0]~12 .lut_mask = 16'h5555;
defparam \inst3|Q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \rst_neg~input (
	.i(rst_neg),
	.ibar(gnd),
	.o(\rst_neg~input_o ));
// synopsys translate_off
defparam \rst_neg~input .bus_hold = "false";
defparam \rst_neg~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst3|Q[0] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[0] .is_wysiwyg = "true";
defparam \inst3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[1]~4 (
// Equation(s):
// \inst3|Q[1]~4_combout  = (\inst3|Q [0] & (\inst3|Q [1] $ (VCC))) # (!\inst3|Q [0] & (\inst3|Q [1] & VCC))
// \inst3|Q[1]~5  = CARRY((\inst3|Q [0] & \inst3|Q [1]))

	.dataa(\inst3|Q [0]),
	.datab(\inst3|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Q[1]~4_combout ),
	.cout(\inst3|Q[1]~5 ));
// synopsys translate_off
defparam \inst3|Q[1]~4 .lut_mask = 16'h6688;
defparam \inst3|Q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|Q[1] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[1] .is_wysiwyg = "true";
defparam \inst3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[2]~6 (
// Equation(s):
// \inst3|Q[2]~6_combout  = (\inst3|Q [2] & (!\inst3|Q[1]~5 )) # (!\inst3|Q [2] & ((\inst3|Q[1]~5 ) # (GND)))
// \inst3|Q[2]~7  = CARRY((!\inst3|Q[1]~5 ) # (!\inst3|Q [2]))

	.dataa(\inst3|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Q[1]~5 ),
	.combout(\inst3|Q[2]~6_combout ),
	.cout(\inst3|Q[2]~7 ));
// synopsys translate_off
defparam \inst3|Q[2]~6 .lut_mask = 16'h5A5F;
defparam \inst3|Q[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[2] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[2]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[2] .is_wysiwyg = "true";
defparam \inst3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[3]~8 (
// Equation(s):
// \inst3|Q[3]~8_combout  = (\inst3|Q [3] & (\inst3|Q[2]~7  $ (GND))) # (!\inst3|Q [3] & (!\inst3|Q[2]~7  & VCC))
// \inst3|Q[3]~9  = CARRY((\inst3|Q [3] & !\inst3|Q[2]~7 ))

	.dataa(\inst3|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Q[2]~7 ),
	.combout(\inst3|Q[3]~8_combout ),
	.cout(\inst3|Q[3]~9 ));
// synopsys translate_off
defparam \inst3|Q[3]~8 .lut_mask = 16'hA50A;
defparam \inst3|Q[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[3] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[3] .is_wysiwyg = "true";
defparam \inst3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[4]~10 (
// Equation(s):
// \inst3|Q[4]~10_combout  = \inst3|Q [4] $ (\inst3|Q[3]~9 )

	.dataa(\inst3|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Q[3]~9 ),
	.combout(\inst3|Q[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q[4]~10 .lut_mask = 16'h5A5A;
defparam \inst3|Q[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[4] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[4]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[4] .is_wysiwyg = "true";
defparam \inst3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 32'h00000018;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_Q.T0~0 (
// Equation(s):
// \inst|Tstep_Q.T0~0_combout  = (!\inst|Tstep_Q~3_q  & !\inst|Tstep_Q~2_q )

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Tstep_Q.T0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_Q.T0~0 .lut_mask = 16'h1111;
defparam \inst|Tstep_Q.T0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_D.T2~0 (
// Equation(s):
// \inst|Tstep_D.T2~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q~2_q  & (!\inst|Tstep_Q~3_q  & !\inst|reg_IR|Q [8])))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Tstep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_D.T2~0 .lut_mask = 16'h0008;
defparam \inst|Tstep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_Q~8 (
// Equation(s):
// \inst|Tstep_Q~8_combout  = (\Resetn~input_o  & ((\inst|Tstep_D.T2~0_combout ) # ((\inst|Tstep_Q~3_q  & !\inst|Tstep_Q~2_q ))))

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\Resetn~input_o ),
	.datad(\inst|Tstep_D.T2~0_combout ),
	.cin(gnd),
	.combout(\inst|Tstep_Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_Q~8 .lut_mask = 16'hF020;
defparam \inst|Tstep_Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep_Q~3 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Tstep_Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q~3 .is_wysiwyg = "true";
defparam \inst|Tstep_Q~3 .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_Q~7 (
// Equation(s):
// \inst|Tstep_Q~7_combout  = (\Resetn~input_o  & (!\inst|Tstep_Q~2_q  & ((\inst|Tstep_Q~3_q ) # (\Run~input_o ))))

	.dataa(\Resetn~input_o ),
	.datab(\inst|Tstep_Q~3_q ),
	.datac(\Run~input_o ),
	.datad(\inst|Tstep_Q~2_q ),
	.cin(gnd),
	.combout(\inst|Tstep_Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_Q~7 .lut_mask = 16'h00A8;
defparam \inst|Tstep_Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep_Q~2 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Tstep_Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q~2 .is_wysiwyg = "true";
defparam \inst|Tstep_Q~2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (\inst|Tstep_Q~2_q  & (!\inst|reg_IR|Q [8] & (\inst|reg_IR|Q [7] $ (!\inst|Tstep_Q~3_q ))))

	.dataa(\inst|Tstep_Q~2_q ),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'h0082;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 32'h00000004;
// synopsys translate_on

dffeas \inst|reg_IR|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[7] (
// Equation(s):
// \inst|Xreg [7] = LCELL((\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [3] & \inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Xreg [7]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[7] .lut_mask = 16'h8080;
defparam \inst|Xreg[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [7])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'h8888;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[8] (
// Equation(s):
// \inst|R7 [8] = LCELL(\inst|reg_7|Q [8])

	.dataa(\inst|reg_7|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R7[8] .lut_mask = 16'hAAAA;
defparam \inst|R7[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[6] (
// Equation(s):
// \inst|Xreg [6] = LCELL((\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [3])))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\inst|Xreg [6]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[6] .lut_mask = 16'h0088;
defparam \inst|Xreg[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [6])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'h8888;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_6|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[8] (
// Equation(s):
// \inst|R6 [8] = LCELL(\inst|reg_6|Q [8])

	.dataa(\inst|reg_6|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R6[8] .lut_mask = 16'hAAAA;
defparam \inst|R6[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 32'h0000000A;
// synopsys translate_on

dffeas \inst|reg_IR|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 32'h00000002;
// synopsys translate_on

dffeas \inst|reg_IR|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[1] (
// Equation(s):
// \inst|Yreg [1] = LCELL((\inst|reg_IR|Q [0] & (!\inst|reg_IR|Q [2] & !\inst|reg_IR|Q [1])))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [2]),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Yreg [1]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[1] .lut_mask = 16'h000A;
defparam \inst|Yreg[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gin~0 (
// Equation(s):
// \inst|Gin~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q~3_q  & (!\inst|reg_IR|Q [8] & !\inst|Tstep_Q~2_q )))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q~3_q ),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|Tstep_Q~2_q ),
	.cin(gnd),
	.combout(\inst|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gin~0 .lut_mask = 16'h0008;
defparam \inst|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|Tstep_Q~2_q  & (!\inst|reg_IR|Q [7] & (!\inst|Tstep_Q~3_q  & !\inst|reg_IR|Q [8])))

	.dataa(\inst|Tstep_Q~2_q ),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h0002;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 32'h00000011;
// synopsys translate_on

dffeas \inst|reg_IR|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_Q.T0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|Yreg [1] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [1]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'h88A8;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[1] (
// Equation(s):
// \inst|Xreg [1] = LCELL((\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Xreg [1]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[1] .lut_mask = 16'h000A;
defparam \inst|Xreg[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|Selector8~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [1]))

	.dataa(\inst|Selector8~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[0] (
// Equation(s):
// \inst|Yreg [0] = LCELL((!\inst|reg_IR|Q [2] & (!\inst|reg_IR|Q [0] & !\inst|reg_IR|Q [1])))

	.dataa(gnd),
	.datab(\inst|reg_IR|Q [2]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Yreg [0]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[0] .lut_mask = 16'h0003;
defparam \inst|Yreg[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|Yreg [0] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [0]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'h88A8;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[0] (
// Equation(s):
// \inst|Xreg [0] = LCELL((!\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])))

	.dataa(gnd),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Xreg [0]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[0] .lut_mask = 16'h0003;
defparam \inst|Xreg[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|Selector9~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [0]))

	.dataa(\inst|Selector9~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[4] (
// Equation(s):
// \inst|Yreg [4] = LCELL((\inst|reg_IR|Q [2] & (!\inst|reg_IR|Q [0] & !\inst|reg_IR|Q [1])))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Yreg [4]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[4] .lut_mask = 16'h000A;
defparam \inst|Yreg[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|Yreg [4] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [4]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'h88A8;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[4] (
// Equation(s):
// \inst|Xreg [4] = LCELL((\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Xreg [4]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[4] .lut_mask = 16'h000A;
defparam \inst|Xreg[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Selector5~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [4]))

	.dataa(\inst|Selector5~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[3] (
// Equation(s):
// \inst|Yreg [3] = LCELL((\inst|reg_IR|Q [0] & (\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [2])))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Yreg [3]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[3] .lut_mask = 16'h0088;
defparam \inst|Yreg[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|Yreg [3] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [3]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'h88A8;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[3] (
// Equation(s):
// \inst|Xreg [3] = LCELL((\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Xreg [3]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[3] .lut_mask = 16'h0088;
defparam \inst|Xreg[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Selector6~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [3]))

	.dataa(\inst|Selector6~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~0 (
// Equation(s):
// \inst|Equal6~0_combout  = (!\inst|Selector8~1_combout  & (!\inst|Selector9~1_combout  & (!\inst|Selector5~1_combout  & !\inst|Selector6~1_combout )))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|Selector9~1_combout ),
	.datac(\inst|Selector5~1_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~0 .lut_mask = 16'h0001;
defparam \inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[5] (
// Equation(s):
// \inst|Yreg [5] = LCELL((\inst|reg_IR|Q [2] & (\inst|reg_IR|Q [0] & !\inst|reg_IR|Q [1])))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Yreg [5]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[5] .lut_mask = 16'h0088;
defparam \inst|Yreg[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|Yreg [5] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [5]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h88A8;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[5] (
// Equation(s):
// \inst|Xreg [5] = LCELL((\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Xreg [5]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[5] .lut_mask = 16'h0088;
defparam \inst|Xreg[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Selector4~0_combout ) # ((\inst|Xreg [5] & \inst|Tstep_D.T2~0_combout ))

	.dataa(\inst|Selector4~0_combout ),
	.datab(\inst|Xreg [5]),
	.datac(\inst|Tstep_D.T2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[2] (
// Equation(s):
// \inst|Yreg [2] = LCELL((\inst|reg_IR|Q [1] & (!\inst|reg_IR|Q [2] & !\inst|reg_IR|Q [0])))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [2]),
	.datad(\inst|reg_IR|Q [0]),
	.cin(gnd),
	.combout(\inst|Yreg [2]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[2] .lut_mask = 16'h000A;
defparam \inst|Yreg[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|Yreg [2] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [2]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'h88A8;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Xreg[2] (
// Equation(s):
// \inst|Xreg [2] = LCELL((\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [3])))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\inst|Xreg [2]),
	.cout());
// synopsys translate_off
defparam \inst|Xreg[2] .lut_mask = 16'h000A;
defparam \inst|Xreg[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|Selector7~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [2]))

	.dataa(\inst|Selector7~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hEAEA;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gout~0 (
// Equation(s):
// \inst|Gout~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q~3_q  & (\inst|Tstep_Q~2_q  & !\inst|reg_IR|Q [8])))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q~3_q ),
	.datac(\inst|Tstep_Q~2_q ),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gout~0 .lut_mask = 16'h0080;
defparam \inst|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~0 (
// Equation(s):
// \inst|Equal10~0_combout  = (\inst|Equal6~0_combout  & (!\inst|Selector4~1_combout  & (!\inst|Selector7~1_combout  & !\inst|Gout~0_combout )))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector7~1_combout ),
	.datad(\inst|Gout~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~0 .lut_mask = 16'h0002;
defparam \inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[6] (
// Equation(s):
// \inst|Yreg [6] = LCELL((\inst|reg_IR|Q [2] & (\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [0])))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [0]),
	.cin(gnd),
	.combout(\inst|Yreg [6]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[6] .lut_mask = 16'h0088;
defparam \inst|Yreg[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~3 (
// Equation(s):
// \inst|Selector3~3_combout  = (\inst|Yreg [6] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [6]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~3 .lut_mask = 16'h88A8;
defparam \inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~4 (
// Equation(s):
// \inst|Selector3~4_combout  = (\inst|Selector3~3_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [6]))

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|Xreg [6]),
	.datac(\inst|Selector3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~4 .lut_mask = 16'hF8F8;
defparam \inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (\inst|reg_IR|Q [6] & ((\inst|Selector1~0_combout ) # ((!\inst|Tstep_Q~3_q  & !\inst|Tstep_Q~2_q )))) # (!\inst|reg_IR|Q [6] & (((!\inst|Tstep_Q~3_q  & !\inst|Tstep_Q~2_q ))))

	.dataa(\inst|reg_IR|Q [6]),
	.datab(\inst|Selector1~0_combout ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Tstep_Q~2_q ),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'h888F;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Yreg[7] (
// Equation(s):
// \inst|Yreg [7] = LCELL((\inst|reg_IR|Q [2] & (\inst|reg_IR|Q [0] & \inst|reg_IR|Q [1])))

	.dataa(\inst|reg_IR|Q [2]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Yreg [7]),
	.cout());
// synopsys translate_off
defparam \inst|Yreg[7] .lut_mask = 16'h8080;
defparam \inst|Yreg[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~3 (
// Equation(s):
// \inst|Selector2~3_combout  = (\inst|Yreg [7] & ((\inst|Gin~0_combout ) # ((\inst|Selector1~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Yreg [7]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~3 .lut_mask = 16'h88A8;
defparam \inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~4 (
// Equation(s):
// \inst|Selector2~4_combout  = (\inst|Selector2~3_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [7]))

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|Xreg [7]),
	.datac(\inst|Selector2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~4 .lut_mask = 16'hF8F8;
defparam \inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~1 (
// Equation(s):
// \inst|Equal10~1_combout  = (\inst|Equal10~0_combout  & (\inst|Selector3~4_combout  & (!\inst|Selector1~1_combout  & !\inst|Selector2~4_combout )))

	.dataa(\inst|Equal10~0_combout ),
	.datab(\inst|Selector3~4_combout ),
	.datac(\inst|Selector1~1_combout ),
	.datad(\inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~1 .lut_mask = 16'h0008;
defparam \inst|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal11~0 (
// Equation(s):
// \inst|Equal11~0_combout  = (\inst|Equal10~0_combout  & (\inst|Selector2~4_combout  & (!\inst|Selector1~1_combout  & !\inst|Selector3~4_combout )))

	.dataa(\inst|Equal10~0_combout ),
	.datab(\inst|Selector2~4_combout ),
	.datac(\inst|Selector1~1_combout ),
	.datad(\inst|Selector3~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~0 .lut_mask = 16'h0008;
defparam \inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|R7 [8] & ((\inst|Equal11~0_combout ) # ((\inst|R6 [8] & \inst|Equal10~1_combout )))) # (!\inst|R7 [8] & (\inst|R6 [8] & (\inst|Equal10~1_combout )))

	.dataa(\inst|R7 [8]),
	.datab(\inst|R6 [8]),
	.datac(\inst|Equal10~1_combout ),
	.datad(\inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [1])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'h8888;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[8] (
// Equation(s):
// \inst|R1 [8] = LCELL(\inst|reg_1|Q [8])

	.dataa(\inst|reg_1|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R1[8] .lut_mask = 16'hAAAA;
defparam \inst|R1[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [0])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'h8888;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[8] (
// Equation(s):
// \inst|R0 [8] = LCELL(\inst|reg_0|Q [8])

	.dataa(\inst|reg_0|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R0[8] .lut_mask = 16'hAAAA;
defparam \inst|R0[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~2 (
// Equation(s):
// \inst|Selector2~2_combout  = (\inst|Tstep_D.T2~0_combout  & \inst|Xreg [7])

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|Xreg [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~2 .lut_mask = 16'h8888;
defparam \inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~2 (
// Equation(s):
// \inst|Selector3~2_combout  = (\inst|Tstep_D.T2~0_combout  & \inst|Xreg [6])

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|Xreg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~2 .lut_mask = 16'h8888;
defparam \inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (!\inst|Selector2~2_combout  & (!\inst|Selector2~3_combout  & (!\inst|Selector3~2_combout  & !\inst|Selector3~3_combout )))

	.dataa(\inst|Selector2~2_combout ),
	.datab(\inst|Selector2~3_combout ),
	.datac(\inst|Selector3~2_combout ),
	.datad(\inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'h0001;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~4 (
// Equation(s):
// \inst|Equal4~4_combout  = (!\inst|Selector4~0_combout  & (!\inst|Gout~0_combout  & ((!\inst|Tstep_D.T2~0_combout ) # (!\inst|Xreg [5]))))

	.dataa(\inst|Xreg [5]),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Selector4~0_combout ),
	.datad(\inst|Gout~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~4 .lut_mask = 16'h0007;
defparam \inst|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~4_combout  & (!\inst|Selector1~1_combout  & !\inst|Selector7~1_combout )))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~4_combout ),
	.datac(\inst|Selector1~1_combout ),
	.datad(\inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~0 .lut_mask = 16'h0008;
defparam \inst|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~7 (
// Equation(s):
// \inst|Equal4~7_combout  = (!\inst|Selector8~1_combout  & ((\inst|Selector9~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [0]))))

	.dataa(\inst|Selector9~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [0]),
	.datad(\inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~7 .lut_mask = 16'h00EA;
defparam \inst|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~5 (
// Equation(s):
// \inst|Equal4~5_combout  = (\inst|Equal7~0_combout  & (\inst|Equal4~7_combout  & (!\inst|Selector5~1_combout  & !\inst|Selector6~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal4~7_combout ),
	.datac(\inst|Selector5~1_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~5 .lut_mask = 16'h0008;
defparam \inst|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~5 (
// Equation(s):
// \inst|Equal5~5_combout  = (!\inst|Selector9~1_combout  & ((\inst|Selector8~0_combout ) # ((\inst|Tstep_D.T2~0_combout  & \inst|Xreg [1]))))

	.dataa(\inst|Selector8~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [1]),
	.datad(\inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~5 .lut_mask = 16'h00EA;
defparam \inst|Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~4 (
// Equation(s):
// \inst|Equal5~4_combout  = (\inst|Equal7~0_combout  & (\inst|Equal5~5_combout  & (!\inst|Selector5~1_combout  & !\inst|Selector6~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal5~5_combout ),
	.datac(\inst|Selector5~1_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~4 .lut_mask = 16'h0008;
defparam \inst|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = (\inst|R1 [8] & ((\inst|Equal5~4_combout ) # ((\inst|R0 [8] & \inst|Equal4~5_combout )))) # (!\inst|R1 [8] & (\inst|R0 [8] & (\inst|Equal4~5_combout )))

	.dataa(\inst|R1 [8]),
	.datab(\inst|R0 [8]),
	.datac(\inst|Equal4~5_combout ),
	.datad(\inst|Equal5~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~6 (
// Equation(s):
// \inst|Equal4~6_combout  = (\inst|Equal2~0_combout  & (\inst|Equal4~4_combout  & !\inst|Selector1~1_combout ))

	.dataa(\inst|Equal2~0_combout ),
	.datab(\inst|Equal4~4_combout ),
	.datac(gnd),
	.datad(\inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~6 .lut_mask = 16'h0088;
defparam \inst|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [2])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h8888;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[8] (
// Equation(s):
// \inst|R2 [8] = LCELL(\inst|reg_2|Q [8])

	.dataa(\inst|reg_2|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R2[8] .lut_mask = 16'hAAAA;
defparam \inst|R2[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [8])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [8]),
	.cin(gnd),
	.combout(\inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~2 .lut_mask = 16'h8000;
defparam \inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [4])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'h8888;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[8] (
// Equation(s):
// \inst|R4 [8] = LCELL(\inst|reg_4|Q [8])

	.dataa(\inst|reg_4|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R4[8] .lut_mask = 16'hAAAA;
defparam \inst|R4[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = (!\inst|Selector7~0_combout  & (!\inst|Gout~0_combout  & ((!\inst|Xreg [2]) # (!\inst|Tstep_D.T2~0_combout ))))

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|Xreg [2]),
	.datac(\inst|Selector7~0_combout ),
	.datad(\inst|Gout~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = 16'h0007;
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~2 (
// Equation(s):
// \inst|Equal2~2_combout  = (\inst|Selector1~1_combout  & \inst|Equal2~0_combout )

	.dataa(\inst|Selector1~1_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~2 .lut_mask = 16'h8888;
defparam \inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal2~3 (
// Equation(s):
// \inst|Equal2~3_combout  = (\inst|Equal6~0_combout  & (\inst|Equal2~1_combout  & (\inst|Equal2~2_combout  & !\inst|Selector4~1_combout )))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal2~1_combout ),
	.datac(\inst|Equal2~2_combout ),
	.datad(\inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~3 .lut_mask = 16'h0080;
defparam \inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal8~0 (
// Equation(s):
// \inst|Equal8~0_combout  = (\inst|Selector5~1_combout  & (!\inst|Selector8~1_combout  & !\inst|Selector9~1_combout ))

	.dataa(\inst|Selector5~1_combout ),
	.datab(gnd),
	.datac(\inst|Selector8~1_combout ),
	.datad(\inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~0 .lut_mask = 16'h000A;
defparam \inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal8~1 (
// Equation(s):
// \inst|Equal8~1_combout  = (\inst|Equal7~0_combout  & (\inst|Equal8~0_combout  & !\inst|Selector6~1_combout ))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(gnd),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~1 .lut_mask = 16'h0088;
defparam \inst|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = (\inst|R4 [8] & ((\inst|Equal8~1_combout ) # ((\inst2|altsyncram_component|auto_generated|q_a [8] & \inst|Equal2~3_combout )))) # (!\inst|R4 [8] & (\inst2|altsyncram_component|auto_generated|q_a [8] & (\inst|Equal2~3_combout 
// )))

	.dataa(\inst|R4 [8]),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst|Equal2~3_combout ),
	.datad(\inst|Equal8~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [5])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'h8888;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[8] (
// Equation(s):
// \inst|R5 [8] = LCELL(\inst|reg_5|Q [8])

	.dataa(\inst|reg_5|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R5[8] .lut_mask = 16'hAAAA;
defparam \inst|R5[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~4 (
// Equation(s):
// \inst|Equal9~4_combout  = (!\inst|Selector9~1_combout  & (!\inst|Selector6~1_combout  & (\inst|Selector4~1_combout  & !\inst|Selector1~1_combout )))

	.dataa(\inst|Selector9~1_combout ),
	.datab(\inst|Selector6~1_combout ),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~4 .lut_mask = 16'h0010;
defparam \inst|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~7 (
// Equation(s):
// \inst|Equal9~7_combout  = (!\inst|Selector8~0_combout  & (!\inst|Selector5~1_combout  & ((!\inst|Xreg [1]) # (!\inst|Tstep_D.T2~0_combout ))))

	.dataa(\inst|Selector8~0_combout ),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|Xreg [1]),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~7 .lut_mask = 16'h0015;
defparam \inst|Equal9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~5 (
// Equation(s):
// \inst|Equal9~5_combout  = (\inst|Equal2~1_combout  & (\inst|Equal2~0_combout  & (\inst|Equal9~4_combout  & \inst|Equal9~7_combout )))

	.dataa(\inst|Equal2~1_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal9~4_combout ),
	.datad(\inst|Equal9~7_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~5 .lut_mask = 16'h8000;
defparam \inst|Equal9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|reg_IR|Q [7] & (\inst|reg_IR|Q [6] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|reg_IR|Q [6]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0088;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout  = \inst|Selector19~6_combout  $ (((\inst|Tstep_Q~3_q  & (!\inst|Tstep_Q~2_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Selector19~6_combout ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[7] (
// Equation(s):
// \inst|R6 [7] = LCELL(\inst|reg_6|Q [7])

	.dataa(\inst|reg_6|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R6[7] .lut_mask = 16'hAAAA;
defparam \inst|R6[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[7] (
// Equation(s):
// \inst|R7 [7] = LCELL(\inst|reg_7|Q [7])

	.dataa(\inst|reg_7|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R7[7] .lut_mask = 16'hAAAA;
defparam \inst|R7[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [7]) # ((\inst|Equal10~1_combout  & \inst|R6 [7])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [7])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [7]),
	.datad(\inst|R7 [7]),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[7] (
// Equation(s):
// \inst|R0 [7] = LCELL(\inst|reg_0|Q [7])

	.dataa(\inst|reg_0|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R0[7] .lut_mask = 16'hAAAA;
defparam \inst|R0[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[7] (
// Equation(s):
// \inst|R1 [7] = LCELL(\inst|reg_1|Q [7])

	.dataa(\inst|reg_1|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R1[7] .lut_mask = 16'hAAAA;
defparam \inst|R1[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [7]) # ((\inst|Equal4~5_combout  & \inst|R0 [7])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [7])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [7]),
	.datad(\inst|R1 [7]),
	.cin(gnd),
	.combout(\inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[7] (
// Equation(s):
// \inst|R2 [7] = LCELL(\inst|reg_2|Q [7])

	.dataa(\inst|reg_2|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R2[7] .lut_mask = 16'hAAAA;
defparam \inst|R2[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [7])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [7]),
	.cin(gnd),
	.combout(\inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~2 .lut_mask = 16'h8000;
defparam \inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[7] (
// Equation(s):
// \inst|R4 [7] = LCELL(\inst|reg_4|Q [7])

	.dataa(\inst|reg_4|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R4[7] .lut_mask = 16'hAAAA;
defparam \inst|R4[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [7]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [7])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst|R4 [7]),
	.cin(gnd),
	.combout(\inst|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[7] (
// Equation(s):
// \inst|R5 [7] = LCELL(\inst|reg_5|Q [7])

	.dataa(\inst|reg_5|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R5[7] .lut_mask = 16'hAAAA;
defparam \inst|R5[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[6] (
// Equation(s):
// \inst|R6 [6] = LCELL(\inst|reg_6|Q [6])

	.dataa(\inst|reg_6|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R6[6] .lut_mask = 16'hAAAA;
defparam \inst|R6[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[6] (
// Equation(s):
// \inst|R7 [6] = LCELL(\inst|reg_7|Q [6])

	.dataa(\inst|reg_7|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R7[6] .lut_mask = 16'hAAAA;
defparam \inst|R7[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [6]) # ((\inst|Equal10~1_combout  & \inst|R6 [6])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [6])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [6]),
	.datad(\inst|R7 [6]),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[6] (
// Equation(s):
// \inst|R0 [6] = LCELL(\inst|reg_0|Q [6])

	.dataa(\inst|reg_0|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R0[6] .lut_mask = 16'hAAAA;
defparam \inst|R0[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[6] (
// Equation(s):
// \inst|R1 [6] = LCELL(\inst|reg_1|Q [6])

	.dataa(\inst|reg_1|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R1[6] .lut_mask = 16'hAAAA;
defparam \inst|R1[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [6]) # ((\inst|Equal4~5_combout  & \inst|R0 [6])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [6])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [6]),
	.datad(\inst|R1 [6]),
	.cin(gnd),
	.combout(\inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[6] (
// Equation(s):
// \inst|R2 [6] = LCELL(\inst|reg_2|Q [6])

	.dataa(\inst|reg_2|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R2[6] .lut_mask = 16'hAAAA;
defparam \inst|R2[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [6])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [6]),
	.cin(gnd),
	.combout(\inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~2 .lut_mask = 16'h8000;
defparam \inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[6] (
// Equation(s):
// \inst|R4 [6] = LCELL(\inst|reg_4|Q [6])

	.dataa(\inst|reg_4|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R4[6] .lut_mask = 16'hAAAA;
defparam \inst|R4[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [6]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [6])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst|R4 [6]),
	.cin(gnd),
	.combout(\inst|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[6] (
// Equation(s):
// \inst|R5 [6] = LCELL(\inst|reg_5|Q [6])

	.dataa(\inst|reg_5|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R5[6] .lut_mask = 16'hAAAA;
defparam \inst|R5[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[5] (
// Equation(s):
// \inst|R6 [5] = LCELL(\inst|reg_6|Q [5])

	.dataa(\inst|reg_6|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R6[5] .lut_mask = 16'hAAAA;
defparam \inst|R6[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[5] (
// Equation(s):
// \inst|R7 [5] = LCELL(\inst|reg_7|Q [5])

	.dataa(\inst|reg_7|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R7[5] .lut_mask = 16'hAAAA;
defparam \inst|R7[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [5]) # ((\inst|Equal10~1_combout  & \inst|R6 [5])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [5])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [5]),
	.datad(\inst|R7 [5]),
	.cin(gnd),
	.combout(\inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[5] (
// Equation(s):
// \inst|R0 [5] = LCELL(\inst|reg_0|Q [5])

	.dataa(\inst|reg_0|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R0[5] .lut_mask = 16'hAAAA;
defparam \inst|R0[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[5] (
// Equation(s):
// \inst|R1 [5] = LCELL(\inst|reg_1|Q [5])

	.dataa(\inst|reg_1|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R1[5] .lut_mask = 16'hAAAA;
defparam \inst|R1[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [5]) # ((\inst|Equal4~5_combout  & \inst|R0 [5])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [5])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [5]),
	.datad(\inst|R1 [5]),
	.cin(gnd),
	.combout(\inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = (\inst|Selector22~0_combout ) # (\inst|Selector22~1_combout )

	.dataa(\inst|Selector22~0_combout ),
	.datab(\inst|Selector22~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~2 .lut_mask = 16'hEEEE;
defparam \inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[5] (
// Equation(s):
// \inst|R4 [5] = LCELL(\inst|reg_4|Q [5])

	.dataa(\inst|reg_4|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R4[5] .lut_mask = 16'hAAAA;
defparam \inst|R4[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [5]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [5])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst|R4 [5]),
	.cin(gnd),
	.combout(\inst|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[5] (
// Equation(s):
// \inst|R5 [5] = LCELL(\inst|reg_5|Q [5])

	.dataa(\inst|reg_5|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R5[5] .lut_mask = 16'hAAAA;
defparam \inst|R5[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[4] (
// Equation(s):
// \inst|R6 [4] = LCELL(\inst|reg_6|Q [4])

	.dataa(\inst|reg_6|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R6[4] .lut_mask = 16'hAAAA;
defparam \inst|R6[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[4] (
// Equation(s):
// \inst|R7 [4] = LCELL(\inst|reg_7|Q [4])

	.dataa(\inst|reg_7|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R7[4] .lut_mask = 16'hAAAA;
defparam \inst|R7[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [4]) # ((\inst|Equal10~1_combout  & \inst|R6 [4])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [4])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [4]),
	.datad(\inst|R7 [4]),
	.cin(gnd),
	.combout(\inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[4] (
// Equation(s):
// \inst|R0 [4] = LCELL(\inst|reg_0|Q [4])

	.dataa(\inst|reg_0|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R0[4] .lut_mask = 16'hAAAA;
defparam \inst|R0[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[4] (
// Equation(s):
// \inst|R1 [4] = LCELL(\inst|reg_1|Q [4])

	.dataa(\inst|reg_1|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R1[4] .lut_mask = 16'hAAAA;
defparam \inst|R1[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [4]) # ((\inst|Equal4~5_combout  & \inst|R0 [4])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [4])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [4]),
	.datad(\inst|R1 [4]),
	.cin(gnd),
	.combout(\inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[4] (
// Equation(s):
// \inst|R2 [4] = LCELL(\inst|reg_2|Q [4])

	.dataa(\inst|reg_2|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R2[4] .lut_mask = 16'hAAAA;
defparam \inst|R2[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [4])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [4]),
	.cin(gnd),
	.combout(\inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~2 .lut_mask = 16'h8000;
defparam \inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[4] (
// Equation(s):
// \inst|R4 [4] = LCELL(\inst|reg_4|Q [4])

	.dataa(\inst|reg_4|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R4[4] .lut_mask = 16'hAAAA;
defparam \inst|R4[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [4]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [4])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst|R4 [4]),
	.cin(gnd),
	.combout(\inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[4] (
// Equation(s):
// \inst|R5 [4] = LCELL(\inst|reg_5|Q [4])

	.dataa(\inst|reg_5|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R5[4] .lut_mask = 16'hAAAA;
defparam \inst|R5[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[3] (
// Equation(s):
// \inst|R6 [3] = LCELL(\inst|reg_6|Q [3])

	.dataa(\inst|reg_6|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R6[3] .lut_mask = 16'hAAAA;
defparam \inst|R6[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[3] (
// Equation(s):
// \inst|R7 [3] = LCELL(\inst|reg_7|Q [3])

	.dataa(\inst|reg_7|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R7[3] .lut_mask = 16'hAAAA;
defparam \inst|R7[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [3]) # ((\inst|Equal10~1_combout  & \inst|R6 [3])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [3])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [3]),
	.datad(\inst|R7 [3]),
	.cin(gnd),
	.combout(\inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[3] (
// Equation(s):
// \inst|R0 [3] = LCELL(\inst|reg_0|Q [3])

	.dataa(\inst|reg_0|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R0[3] .lut_mask = 16'hAAAA;
defparam \inst|R0[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[3] (
// Equation(s):
// \inst|R1 [3] = LCELL(\inst|reg_1|Q [3])

	.dataa(\inst|reg_1|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R1[3] .lut_mask = 16'hAAAA;
defparam \inst|R1[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [3]) # ((\inst|Equal4~5_combout  & \inst|R0 [3])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [3])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [3]),
	.datad(\inst|R1 [3]),
	.cin(gnd),
	.combout(\inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = (\inst|Selector24~0_combout ) # (\inst|Selector24~1_combout )

	.dataa(\inst|Selector24~0_combout ),
	.datab(\inst|Selector24~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~2 .lut_mask = 16'hEEEE;
defparam \inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[3] (
// Equation(s):
// \inst|R4 [3] = LCELL(\inst|reg_4|Q [3])

	.dataa(\inst|reg_4|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R4[3] .lut_mask = 16'hAAAA;
defparam \inst|R4[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [3]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst|R4 [3]),
	.cin(gnd),
	.combout(\inst|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[3] (
// Equation(s):
// \inst|R5 [3] = LCELL(\inst|reg_5|Q [3])

	.dataa(\inst|reg_5|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R5[3] .lut_mask = 16'hAAAA;
defparam \inst|R5[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[2] (
// Equation(s):
// \inst|R6 [2] = LCELL(\inst|reg_6|Q [2])

	.dataa(\inst|reg_6|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R6[2] .lut_mask = 16'hAAAA;
defparam \inst|R6[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[2] (
// Equation(s):
// \inst|R7 [2] = LCELL(\inst|reg_7|Q [2])

	.dataa(\inst|reg_7|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R7[2] .lut_mask = 16'hAAAA;
defparam \inst|R7[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [2]) # ((\inst|Equal10~1_combout  & \inst|R6 [2])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [2])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [2]),
	.datad(\inst|R7 [2]),
	.cin(gnd),
	.combout(\inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[2] (
// Equation(s):
// \inst|R0 [2] = LCELL(\inst|reg_0|Q [2])

	.dataa(\inst|reg_0|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R0[2] .lut_mask = 16'hAAAA;
defparam \inst|R0[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[2] (
// Equation(s):
// \inst|R1 [2] = LCELL(\inst|reg_1|Q [2])

	.dataa(\inst|reg_1|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R1[2] .lut_mask = 16'hAAAA;
defparam \inst|R1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [2]) # ((\inst|Equal4~5_combout  & \inst|R0 [2])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [2])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [2]),
	.datad(\inst|R1 [2]),
	.cin(gnd),
	.combout(\inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[2] (
// Equation(s):
// \inst|R2 [2] = LCELL(\inst|reg_2|Q [2])

	.dataa(\inst|reg_2|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R2[2] .lut_mask = 16'hAAAA;
defparam \inst|R2[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [2])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [2]),
	.cin(gnd),
	.combout(\inst|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~2 .lut_mask = 16'h8000;
defparam \inst|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[2] (
// Equation(s):
// \inst|R4 [2] = LCELL(\inst|reg_4|Q [2])

	.dataa(\inst|reg_4|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R4[2] .lut_mask = 16'hAAAA;
defparam \inst|R4[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [2]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|R4 [2]),
	.cin(gnd),
	.combout(\inst|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[2] (
// Equation(s):
// \inst|R5 [2] = LCELL(\inst|reg_5|Q [2])

	.dataa(\inst|reg_5|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R5[2] .lut_mask = 16'hAAAA;
defparam \inst|R5[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[1] (
// Equation(s):
// \inst|R6 [1] = LCELL(\inst|reg_6|Q [1])

	.dataa(\inst|reg_6|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R6[1] .lut_mask = 16'hAAAA;
defparam \inst|R6[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[1] (
// Equation(s):
// \inst|R7 [1] = LCELL(\inst|reg_7|Q [1])

	.dataa(\inst|reg_7|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R7[1] .lut_mask = 16'hAAAA;
defparam \inst|R7[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [1]) # ((\inst|Equal10~1_combout  & \inst|R6 [1])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [1])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [1]),
	.datad(\inst|R7 [1]),
	.cin(gnd),
	.combout(\inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[1] (
// Equation(s):
// \inst|R0 [1] = LCELL(\inst|reg_0|Q [1])

	.dataa(\inst|reg_0|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R0[1] .lut_mask = 16'hAAAA;
defparam \inst|R0[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[1] (
// Equation(s):
// \inst|R1 [1] = LCELL(\inst|reg_1|Q [1])

	.dataa(\inst|reg_1|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R1[1] .lut_mask = 16'hAAAA;
defparam \inst|R1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [1]) # ((\inst|Equal4~5_combout  & \inst|R0 [1])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [1])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [1]),
	.datad(\inst|R1 [1]),
	.cin(gnd),
	.combout(\inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[1] (
// Equation(s):
// \inst|R2 [1] = LCELL(\inst|reg_2|Q [1])

	.dataa(\inst|reg_2|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R2[1] .lut_mask = 16'hAAAA;
defparam \inst|R2[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [1])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [1]),
	.cin(gnd),
	.combout(\inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~2 .lut_mask = 16'h8000;
defparam \inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[1] (
// Equation(s):
// \inst|R4 [1] = LCELL(\inst|reg_4|Q [1])

	.dataa(\inst|reg_4|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R4[1] .lut_mask = 16'hAAAA;
defparam \inst|R4[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [1]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|R4 [1]),
	.cin(gnd),
	.combout(\inst|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[1] (
// Equation(s):
// \inst|R5 [1] = LCELL(\inst|reg_5|Q [1])

	.dataa(\inst|reg_5|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R5[1] .lut_mask = 16'hAAAA;
defparam \inst|R5[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R6[0] (
// Equation(s):
// \inst|R6 [0] = LCELL(\inst|reg_6|Q [0])

	.dataa(\inst|reg_6|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R6 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R6[0] .lut_mask = 16'hAAAA;
defparam \inst|R6[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R7[0] (
// Equation(s):
// \inst|R7 [0] = LCELL(\inst|reg_7|Q [0])

	.dataa(\inst|reg_7|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R7 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R7[0] .lut_mask = 16'hAAAA;
defparam \inst|R7[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = (\inst|Equal11~0_combout  & ((\inst|R7 [0]) # ((\inst|Equal10~1_combout  & \inst|R6 [0])))) # (!\inst|Equal11~0_combout  & (\inst|Equal10~1_combout  & (\inst|R6 [0])))

	.dataa(\inst|Equal11~0_combout ),
	.datab(\inst|Equal10~1_combout ),
	.datac(\inst|R6 [0]),
	.datad(\inst|R7 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R0[0] (
// Equation(s):
// \inst|R0 [0] = LCELL(\inst|reg_0|Q [0])

	.dataa(\inst|reg_0|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R0 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R0[0] .lut_mask = 16'hAAAA;
defparam \inst|R0[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R1[0] (
// Equation(s):
// \inst|R1 [0] = LCELL(\inst|reg_1|Q [0])

	.dataa(\inst|reg_1|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R1 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R1[0] .lut_mask = 16'hAAAA;
defparam \inst|R1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = (\inst|Equal5~4_combout  & ((\inst|R1 [0]) # ((\inst|Equal4~5_combout  & \inst|R0 [0])))) # (!\inst|Equal5~4_combout  & (\inst|Equal4~5_combout  & (\inst|R0 [0])))

	.dataa(\inst|Equal5~4_combout ),
	.datab(\inst|Equal4~5_combout ),
	.datac(\inst|R0 [0]),
	.datad(\inst|R1 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[0] (
// Equation(s):
// \inst|R2 [0] = LCELL(\inst|reg_2|Q [0])

	.dataa(\inst|reg_2|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R2[0] .lut_mask = 16'hAAAA;
defparam \inst|R2[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & (\inst|Equal4~6_combout  & \inst|R2 [0])))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(\inst|R2 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~2 .lut_mask = 16'h8000;
defparam \inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R4[0] (
// Equation(s):
// \inst|R4 [0] = LCELL(\inst|reg_4|Q [0])

	.dataa(\inst|reg_4|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R4 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R4[0] .lut_mask = 16'hAAAA;
defparam \inst|R4[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = (\inst|Equal8~1_combout  & ((\inst|R4 [0]) # ((\inst|Equal2~3_combout  & \inst2|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|Equal8~1_combout  & (\inst|Equal2~3_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|Equal2~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst|R4 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_Q.T2~0 (
// Equation(s):
// \inst|Tstep_Q.T2~0_combout  = (\inst|Tstep_Q~3_q  & !\inst|Tstep_Q~2_q )

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Tstep_Q~2_q ),
	.cin(gnd),
	.combout(\inst|Tstep_Q.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_Q.T2~0 .lut_mask = 16'h00AA;
defparam \inst|Tstep_Q.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout  = CARRY((\inst|Equal1~0_combout  & \inst|Tstep_Q.T2~0_combout ))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Tstep_Q.T2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 .lut_mask = 16'h0088;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((\inst|reg_A|Q [0] & (\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout  & VCC)) # (!\inst|reg_A|Q 
// [0] & (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((\inst|reg_A|Q [0] & (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )) # 
// (!\inst|reg_A|Q [0] & ((\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ) # (GND)))))
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & (!\inst|reg_A|Q [0] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  & ((!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ) # (!\inst|reg_A|Q [0]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ),
	.datab(\inst|reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[0] (
// Equation(s):
// \inst|result [0] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [0]),
	.cout());
// synopsys translate_off
defparam \inst|result[0] .lut_mask = 16'hAAAA;
defparam \inst|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~6 (
// Equation(s):
// \inst|Equal9~6_combout  = (!\inst|Selector2~3_combout  & ((\inst|Selector4~0_combout ) # ((\inst|Xreg [5] & \inst|Tstep_D.T2~0_combout ))))

	.dataa(\inst|Selector2~3_combout ),
	.datab(\inst|Selector4~0_combout ),
	.datac(\inst|Xreg [5]),
	.datad(\inst|Tstep_D.T2~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~6 .lut_mask = 16'h5444;
defparam \inst|Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R5[0] (
// Equation(s):
// \inst|R5 [0] = LCELL(\inst|reg_5|Q [0])

	.dataa(\inst|reg_5|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R5 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R5[0] .lut_mask = 16'hAAAA;
defparam \inst|R5[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = (!\inst|Selector3~3_combout  & (!\inst|Selector2~2_combout  & (!\inst|Selector3~2_combout  & \inst|R5 [0])))

	.dataa(\inst|Selector3~3_combout ),
	.datab(\inst|Selector2~2_combout ),
	.datac(\inst|Selector3~2_combout ),
	.datad(\inst|R5 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~4 .lut_mask = 16'h0100;
defparam \inst|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = (!\inst|Selector1~1_combout  & (\inst|Equal9~6_combout  & (\inst|Equal2~1_combout  & \inst|Selector27~4_combout )))

	.dataa(\inst|Selector1~1_combout ),
	.datab(\inst|Equal9~6_combout ),
	.datac(\inst|Equal2~1_combout ),
	.datad(\inst|Selector27~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~5 .lut_mask = 16'h4000;
defparam \inst|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [0]) # ((\inst|Equal6~0_combout  & \inst|Selector27~5_combout )))) # (!\inst|Gout~0_combout  & (((\inst|Equal6~0_combout  & \inst|Selector27~5_combout ))))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|reg_G|Q [0]),
	.datac(\inst|Equal6~0_combout ),
	.datad(\inst|Selector27~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~6 .lut_mask = 16'hF888;
defparam \inst|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~1 (
// Equation(s):
// \inst|Equal7~1_combout  = (\inst|Selector6~1_combout  & (!\inst|Selector8~1_combout  & (!\inst|Selector9~1_combout  & !\inst|Selector5~1_combout )))

	.dataa(\inst|Selector6~1_combout ),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|Selector9~1_combout ),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~1 .lut_mask = 16'h0002;
defparam \inst|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~2 (
// Equation(s):
// \inst|Equal7~2_combout  = (\inst|Equal7~0_combout  & \inst|Equal7~1_combout )

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~2 .lut_mask = 16'h8888;
defparam \inst|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\inst|Selector18~0_combout  & \inst|Xreg [3])

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Xreg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'h8888;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[0] (
// Equation(s):
// \inst|R3 [0] = LCELL(\inst|reg_3|Q [0])

	.dataa(\inst|reg_3|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [0]),
	.cout());
// synopsys translate_off
defparam \inst|R3[0] .lut_mask = 16'hAAAA;
defparam \inst|R3[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~7 (
// Equation(s):
// \inst|Selector27~7_combout  = (\inst|Selector27~3_combout ) # ((\inst|Selector27~6_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [0])))

	.dataa(\inst|Selector27~3_combout ),
	.datab(\inst|Selector27~6_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [0]),
	.cin(gnd),
	.combout(\inst|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~7 .lut_mask = 16'hFEEE;
defparam \inst|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector27~8 (
// Equation(s):
// \inst|Selector27~8_combout  = (\inst|Selector27~0_combout ) # ((\inst|Selector27~1_combout ) # ((\inst|Selector27~2_combout ) # (\inst|Selector27~7_combout )))

	.dataa(\inst|Selector27~0_combout ),
	.datab(\inst|Selector27~1_combout ),
	.datac(\inst|Selector27~2_combout ),
	.datad(\inst|Selector27~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~8 .lut_mask = 16'hFFFE;
defparam \inst|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout  = \inst|Selector27~8_combout  $ (((!\inst|Tstep_Q~2_q  & (\inst|Tstep_Q~3_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Selector27~8_combout ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  $ (\inst|reg_A|Q [1] $ (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))) # (GND)
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  & ((\inst|reg_A|Q [1]) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  & (\inst|reg_A|Q [1] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ),
	.datab(\inst|reg_A|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[1] (
// Equation(s):
// \inst|result [1] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [1]),
	.cout());
// synopsys translate_off
defparam \inst|result[1] .lut_mask = 16'hAAAA;
defparam \inst|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [1]) # ((\inst|Equal9~5_combout  & \inst|R5 [1])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [1])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [1]),
	.datad(\inst|reg_G|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[1] (
// Equation(s):
// \inst|R3 [1] = LCELL(\inst|reg_3|Q [1])

	.dataa(\inst|reg_3|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [1]),
	.cout());
// synopsys translate_off
defparam \inst|R3[1] .lut_mask = 16'hAAAA;
defparam \inst|R3[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~5 (
// Equation(s):
// \inst|Selector26~5_combout  = (\inst|Selector26~3_combout ) # ((\inst|Selector26~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [1])))

	.dataa(\inst|Selector26~3_combout ),
	.datab(\inst|Selector26~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [1]),
	.cin(gnd),
	.combout(\inst|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~6 (
// Equation(s):
// \inst|Selector26~6_combout  = (\inst|Selector26~0_combout ) # ((\inst|Selector26~1_combout ) # ((\inst|Selector26~2_combout ) # (\inst|Selector26~5_combout )))

	.dataa(\inst|Selector26~0_combout ),
	.datab(\inst|Selector26~1_combout ),
	.datac(\inst|Selector26~2_combout ),
	.datad(\inst|Selector26~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout  = \inst|Selector26~6_combout  $ (((!\inst|Tstep_Q~2_q  & (\inst|Tstep_Q~3_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Selector26~6_combout ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((\inst|reg_A|Q [2] & (\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  & VCC)) # (!\inst|reg_A|Q [2] & 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((\inst|reg_A|Q [2] & (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # (!\inst|reg_A|Q [2] & 
// ((\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # (GND)))))
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & (!\inst|reg_A|Q [2] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  & ((!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # (!\inst|reg_A|Q [2]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ),
	.datab(\inst|reg_A|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[2] (
// Equation(s):
// \inst|result [2] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [2]),
	.cout());
// synopsys translate_off
defparam \inst|result[2] .lut_mask = 16'hAAAA;
defparam \inst|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [2]) # ((\inst|Equal9~5_combout  & \inst|R5 [2])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [2])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [2]),
	.datad(\inst|reg_G|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[2] (
// Equation(s):
// \inst|R3 [2] = LCELL(\inst|reg_3|Q [2])

	.dataa(\inst|reg_3|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [2]),
	.cout());
// synopsys translate_off
defparam \inst|R3[2] .lut_mask = 16'hAAAA;
defparam \inst|R3[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = (\inst|Selector25~3_combout ) # ((\inst|Selector25~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [2])))

	.dataa(\inst|Selector25~3_combout ),
	.datab(\inst|Selector25~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [2]),
	.cin(gnd),
	.combout(\inst|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~6 (
// Equation(s):
// \inst|Selector25~6_combout  = (\inst|Selector25~0_combout ) # ((\inst|Selector25~1_combout ) # ((\inst|Selector25~2_combout ) # (\inst|Selector25~5_combout )))

	.dataa(\inst|Selector25~0_combout ),
	.datab(\inst|Selector25~1_combout ),
	.datac(\inst|Selector25~2_combout ),
	.datad(\inst|Selector25~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout  = \inst|Selector25~6_combout  $ (((!\inst|Tstep_Q~2_q  & (\inst|Tstep_Q~3_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Selector25~6_combout ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  $ (\inst|reg_A|Q [3] $ (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 )))) # (GND)
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  & ((\inst|reg_A|Q [3]) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  & (\inst|reg_A|Q [3] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ),
	.datab(\inst|reg_A|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .lut_mask = 16'h698E;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[3] (
// Equation(s):
// \inst|result [3] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [3]),
	.cout());
// synopsys translate_off
defparam \inst|result[3] .lut_mask = 16'hAAAA;
defparam \inst|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [3]) # ((\inst|Equal9~5_combout  & \inst|R5 [3])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [3])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [3]),
	.datad(\inst|reg_G|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[3] (
// Equation(s):
// \inst|R3 [3] = LCELL(\inst|reg_3|Q [3])

	.dataa(\inst|reg_3|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R3[3] .lut_mask = 16'hAAAA;
defparam \inst|R3[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~5 (
// Equation(s):
// \inst|Selector24~5_combout  = (\inst|Selector24~3_combout ) # ((\inst|Selector24~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [3])))

	.dataa(\inst|Selector24~3_combout ),
	.datab(\inst|Selector24~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [3]),
	.cin(gnd),
	.combout(\inst|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~1 (
// Equation(s):
// \inst|Equal6~1_combout  = (\inst|Equal6~0_combout  & (\inst|Selector7~1_combout  & \inst|Equal4~6_combout ))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|Equal4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~1 .lut_mask = 16'h8080;
defparam \inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[3] (
// Equation(s):
// \inst|R2 [3] = LCELL(\inst|reg_2|Q [3])

	.dataa(\inst|reg_2|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [3]),
	.cout());
// synopsys translate_off
defparam \inst|R2[3] .lut_mask = 16'hAAAA;
defparam \inst|R2[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~6 (
// Equation(s):
// \inst|Selector24~6_combout  = (\inst|Selector24~2_combout ) # ((\inst|Selector24~5_combout ) # ((\inst|Equal6~1_combout  & \inst|R2 [3])))

	.dataa(\inst|Selector24~2_combout ),
	.datab(\inst|Selector24~5_combout ),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|R2 [3]),
	.cin(gnd),
	.combout(\inst|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~6 .lut_mask = 16'hFEEE;
defparam \inst|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout  = \inst|Selector24~6_combout  $ (((!\inst|Tstep_Q~2_q  & (\inst|Tstep_Q~3_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Selector24~6_combout ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [4] & (\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9  & VCC)) # (!\inst|reg_A|Q [4] & 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [4] & (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )) # (!\inst|reg_A|Q [4] & 
// ((\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ) # (GND)))))
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & (!\inst|reg_A|Q [4] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ) # (!\inst|reg_A|Q [4]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.datab(\inst|reg_A|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 .lut_mask = 16'h9617;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[4] (
// Equation(s):
// \inst|result [4] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [4]),
	.cout());
// synopsys translate_off
defparam \inst|result[4] .lut_mask = 16'hAAAA;
defparam \inst|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [4]) # ((\inst|Equal9~5_combout  & \inst|R5 [4])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [4])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [4]),
	.datad(\inst|reg_G|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[4] (
// Equation(s):
// \inst|R3 [4] = LCELL(\inst|reg_3|Q [4])

	.dataa(\inst|reg_3|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [4]),
	.cout());
// synopsys translate_off
defparam \inst|R3[4] .lut_mask = 16'hAAAA;
defparam \inst|R3[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~5 (
// Equation(s):
// \inst|Selector23~5_combout  = (\inst|Selector23~3_combout ) # ((\inst|Selector23~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [4])))

	.dataa(\inst|Selector23~3_combout ),
	.datab(\inst|Selector23~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [4]),
	.cin(gnd),
	.combout(\inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~6 (
// Equation(s):
// \inst|Selector23~6_combout  = (\inst|Selector23~0_combout ) # ((\inst|Selector23~1_combout ) # ((\inst|Selector23~2_combout ) # (\inst|Selector23~5_combout )))

	.dataa(\inst|Selector23~0_combout ),
	.datab(\inst|Selector23~1_combout ),
	.datac(\inst|Selector23~2_combout ),
	.datad(\inst|Selector23~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  = \inst|Selector23~6_combout  $ (((!\inst|Tstep_Q~2_q  & (\inst|Tstep_Q~3_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Selector23~6_combout ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Tstep_Q~3_q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .lut_mask = 16'h9AAA;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  $ (\inst|reg_A|Q [5] $ (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 )))) # (GND)
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  & ((\inst|reg_A|Q [5]) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  & (\inst|reg_A|Q [5] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ),
	.datab(\inst|reg_A|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 .lut_mask = 16'h698E;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[5] (
// Equation(s):
// \inst|result [5] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [5]),
	.cout());
// synopsys translate_off
defparam \inst|result[5] .lut_mask = 16'hAAAA;
defparam \inst|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [5]) # ((\inst|Equal9~5_combout  & \inst|R5 [5])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [5])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [5]),
	.datad(\inst|reg_G|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[5] (
// Equation(s):
// \inst|R3 [5] = LCELL(\inst|reg_3|Q [5])

	.dataa(\inst|reg_3|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R3[5] .lut_mask = 16'hAAAA;
defparam \inst|R3[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~5 (
// Equation(s):
// \inst|Selector22~5_combout  = (\inst|Selector22~3_combout ) # ((\inst|Selector22~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [5])))

	.dataa(\inst|Selector22~3_combout ),
	.datab(\inst|Selector22~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [5]),
	.cin(gnd),
	.combout(\inst|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R2[5] (
// Equation(s):
// \inst|R2 [5] = LCELL(\inst|reg_2|Q [5])

	.dataa(\inst|reg_2|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R2 [5]),
	.cout());
// synopsys translate_off
defparam \inst|R2[5] .lut_mask = 16'hAAAA;
defparam \inst|R2[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~6 (
// Equation(s):
// \inst|Selector22~6_combout  = (\inst|Selector22~2_combout ) # ((\inst|Selector22~5_combout ) # ((\inst|Equal6~1_combout  & \inst|R2 [5])))

	.dataa(\inst|Selector22~2_combout ),
	.datab(\inst|Selector22~5_combout ),
	.datac(\inst|Equal6~1_combout ),
	.datad(\inst|R2 [5]),
	.cin(gnd),
	.combout(\inst|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~6 .lut_mask = 16'hFEEE;
defparam \inst|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout  = \inst|Selector22~6_combout  $ (((\inst|Tstep_Q~3_q  & (!\inst|Tstep_Q~2_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Selector22~6_combout ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((\inst|reg_A|Q [6] & (\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13  & VCC)) # (!\inst|reg_A|Q [6] & 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((\inst|reg_A|Q [6] & (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )) # (!\inst|reg_A|Q [6] & 
// ((\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ) # (GND)))))
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & (!\inst|reg_A|Q [6] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  & ((!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ) # (!\inst|reg_A|Q [6]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ),
	.datab(\inst|reg_A|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 .lut_mask = 16'h9617;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[6] (
// Equation(s):
// \inst|result [6] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [6]),
	.cout());
// synopsys translate_off
defparam \inst|result[6] .lut_mask = 16'hAAAA;
defparam \inst|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [6]) # ((\inst|Equal9~5_combout  & \inst|R5 [6])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [6])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [6]),
	.datad(\inst|reg_G|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[6] (
// Equation(s):
// \inst|R3 [6] = LCELL(\inst|reg_3|Q [6])

	.dataa(\inst|reg_3|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [6]),
	.cout());
// synopsys translate_off
defparam \inst|R3[6] .lut_mask = 16'hAAAA;
defparam \inst|R3[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~5 (
// Equation(s):
// \inst|Selector21~5_combout  = (\inst|Selector21~3_combout ) # ((\inst|Selector21~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [6])))

	.dataa(\inst|Selector21~3_combout ),
	.datab(\inst|Selector21~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [6]),
	.cin(gnd),
	.combout(\inst|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~6 (
// Equation(s):
// \inst|Selector21~6_combout  = (\inst|Selector21~0_combout ) # ((\inst|Selector21~1_combout ) # ((\inst|Selector21~2_combout ) # (\inst|Selector21~5_combout )))

	.dataa(\inst|Selector21~0_combout ),
	.datab(\inst|Selector21~1_combout ),
	.datac(\inst|Selector21~2_combout ),
	.datad(\inst|Selector21~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout  = \inst|Selector21~6_combout  $ (((\inst|Tstep_Q~3_q  & (!\inst|Tstep_Q~2_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Selector21~6_combout ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  $ (\inst|reg_A|Q [7] $ (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 )))) # (GND)
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~17  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  & ((\inst|reg_A|Q [7]) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  & (\inst|reg_A|Q [7] & !\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ),
	.datab(\inst|reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ),
	.cout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 .lut_mask = 16'h698E;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[7] (
// Equation(s):
// \inst|result [7] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [7]),
	.cout());
// synopsys translate_off
defparam \inst|result[7] .lut_mask = 16'hAAAA;
defparam \inst|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [7]) # ((\inst|Equal9~5_combout  & \inst|R5 [7])))) # (!\inst|Gout~0_combout  & (\inst|Equal9~5_combout  & (\inst|R5 [7])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|Equal9~5_combout ),
	.datac(\inst|R5 [7]),
	.datad(\inst|reg_G|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[7] (
// Equation(s):
// \inst|R3 [7] = LCELL(\inst|reg_3|Q [7])

	.dataa(\inst|reg_3|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [7]),
	.cout());
// synopsys translate_off
defparam \inst|R3[7] .lut_mask = 16'hAAAA;
defparam \inst|R3[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~5 (
// Equation(s):
// \inst|Selector20~5_combout  = (\inst|Selector20~3_combout ) # ((\inst|Selector20~4_combout ) # ((\inst|Equal7~2_combout  & \inst|R3 [7])))

	.dataa(\inst|Selector20~3_combout ),
	.datab(\inst|Selector20~4_combout ),
	.datac(\inst|Equal7~2_combout ),
	.datad(\inst|R3 [7]),
	.cin(gnd),
	.combout(\inst|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~6 (
// Equation(s):
// \inst|Selector20~6_combout  = (\inst|Selector20~0_combout ) # ((\inst|Selector20~1_combout ) # ((\inst|Selector20~2_combout ) # (\inst|Selector20~5_combout )))

	.dataa(\inst|Selector20~0_combout ),
	.datab(\inst|Selector20~1_combout ),
	.datac(\inst|Selector20~2_combout ),
	.datad(\inst|Selector20~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout  = \inst|Selector20~6_combout  $ (((\inst|Tstep_Q~3_q  & (!\inst|Tstep_Q~2_q  & \inst|Equal1~0_combout ))))

	.dataa(\inst|Tstep_Q~3_q ),
	.datab(\inst|Tstep_Q~2_q ),
	.datac(\inst|Selector20~6_combout ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 .lut_mask = 16'hD2F0;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout  = \inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout  $ (\inst|reg_A|Q [8] $ (\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~13_combout ),
	.datab(\inst|reg_A|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 .lut_mask = 16'h9696;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|result[8] (
// Equation(s):
// \inst|result [8] = LCELL(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout )

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|result [8]),
	.cout());
// synopsys translate_off
defparam \inst|result[8] .lut_mask = 16'hAAAA;
defparam \inst|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_G|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|result [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [8]) # ((\inst|R5 [8] & \inst|Equal9~5_combout )))) # (!\inst|Gout~0_combout  & (\inst|R5 [8] & (\inst|Equal9~5_combout )))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|R5 [8]),
	.datac(\inst|Equal9~5_combout ),
	.datad(\inst|reg_G|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~4 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|R3[8] (
// Equation(s):
// \inst|R3 [8] = LCELL(\inst|reg_3|Q [8])

	.dataa(\inst|reg_3|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|R3 [8]),
	.cout());
// synopsys translate_off
defparam \inst|R3[8] .lut_mask = 16'hAAAA;
defparam \inst|R3[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = (\inst|Selector19~3_combout ) # ((\inst|Selector19~4_combout ) # ((\inst|R3 [8] & \inst|Equal7~2_combout )))

	.dataa(\inst|Selector19~3_combout ),
	.datab(\inst|Selector19~4_combout ),
	.datac(\inst|R3 [8]),
	.datad(\inst|Equal7~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~6 (
// Equation(s):
// \inst|Selector19~6_combout  = (\inst|Selector19~0_combout ) # ((\inst|Selector19~1_combout ) # ((\inst|Selector19~2_combout ) # (\inst|Selector19~5_combout )))

	.dataa(\inst|Selector19~0_combout ),
	.datab(\inst|Selector19~1_combout ),
	.datac(\inst|Selector19~2_combout ),
	.datad(\inst|Selector19~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Address[4] = \Address[4]~output_o ;

assign Address[3] = \Address[3]~output_o ;

assign Address[2] = \Address[2]~output_o ;

assign Address[1] = \Address[1]~output_o ;

assign Address[0] = \Address[0]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign DIN[8] = \DIN[8]~output_o ;

assign DIN[7] = \DIN[7]~output_o ;

assign DIN[6] = \DIN[6]~output_o ;

assign DIN[5] = \DIN[5]~output_o ;

assign DIN[4] = \DIN[4]~output_o ;

assign DIN[3] = \DIN[3]~output_o ;

assign DIN[2] = \DIN[2]~output_o ;

assign DIN[1] = \DIN[1]~output_o ;

assign DIN[0] = \DIN[0]~output_o ;

endmodule
