# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 6.4e-05 512 360 330 131072 28.4204 6.73085 31.3229 209.162 275.876 276.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000512 1024 150 690 34048 1.43917 1.66858 24.2698 52.4427 79.8918 79.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 6.4e-05 512 360 330 119808 28.524 6.59715 29.2267 204.388 268.982 269.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000512 1024 150 690 33984 1.44282 1.66298 28.0667 52.4182 83.6613 83.7371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 6.4e-05 512 360 330 122880 28.5671 6.64173 30.7566 206.285 272.498 272.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000512 1024 150 690 33920 1.43901 1.66912 29.2937 52.3831 84.8551 84.9326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 6.4e-05 512 360 330 122880 28.5334 6.63542 28.7041 206.435 270.557 270.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000512 1024 150 690 33792 1.4336 1.66298 27.2473 52.3103 82.7271 82.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 6.4e-05 512 360 330 128000 28.1921 6.6519 30.2227 206.296 271.611 271.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000512 1024 150 690 33800 1.44179 1.65683 27.5783 52.3009 83.0455 83.1222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 6.4e-05 512 360 330 114688 28.5232 6.58061 28.0796 202.323 265.752 265.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000512 1024 150 690 33824 1.43238 1.65254 28.6888 52.2928 84.1367 84.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 6.4e-05 512 360 330 122880 28.6078 6.64538 30.1127 206.452 272.064 272.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000512 1024 150 690 33840 1.44384 1.66262 28.6698 52.4706 84.3145 84.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 6.4e-05 512 360 330 131072 28.431 6.72333 31.0228 209.033 275.465 275.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000512 1024 150 690 34048 1.4377 1.67366 27.813 52.4823 83.4783 83.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 6.4e-05 512 360 330 98304 29.2251 6.5577 23.5922 198.089 257.712 257.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000512 1024 150 690 33792 1.43942 1.6649 27.8972 52.4002 83.4724 83.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 6.4e-05 512 360 330 128000 28.2095 6.64189 33.0817 206.524 274.708 274.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000512 1024 150 690 33600 1.44262 1.6663 29.862 52.4796 85.5198 85.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 6.4e-05 512 360 330 98304 29.2497 6.5495 29.8376 198.319 264.203 264.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000512 1024 150 690 33280 1.42746 1.6473 34.682 52.0192 89.8481 89.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 6.4e-05 512 360 330 131072 28.4537 6.72358 47.8804 208.965 292.27 292.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 0.000512 1024 150 690 34112 1.43757 1.67526 23.9184 52.4416 79.5449 79.6184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 6.4e-05 512 360 330 133120 28.4195 6.74432 31.6524 209.66 276.727 276.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 0.000512 1024 150 690 34080 1.44186 1.66512 24.0535 52.4302 79.6606 79.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 6.4e-05 512 360 330 122880 28.5597 6.63962 29.2051 206.231 270.885 271.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.000512 1024 150 690 34080 1.44259 1.66826 24.045 52.4627 79.6882 79.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 6.4e-05 512 360 330 129024 28.2468 6.65939 31.6329 206.956 273.741 273.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000512 1024 150 690 34048 1.44656 1.67539 24.7235 52.4861 80.404 80.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 6.4e-05 512 360 330 131072 28.3909 6.72848 28.1151 209.161 272.645 272.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000512 1024 150 690 34048 1.44182 1.66605 25.3208 52.4411 80.9428 81.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 6.4e-05 512 360 330 119808 28.5118 6.59866 29.5955 204.34 269.298 269.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000512 1024 150 690 33984 1.44221 1.66541 29.0919 52.4056 84.6761 84.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 6.4e-05 512 360 330 122880 28.5794 6.63738 29.6644 206.256 271.381 271.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000512 1024 150 690 33920 1.43949 1.66522 28.4404 52.3802 83.9988 84.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 6.4e-05 512 360 330 122880 28.538 6.62637 31.7668 206.435 273.616 273.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000512 1024 150 690 33792 1.43549 1.66304 30.4087 52.3095 85.8876 85.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 6.4e-05 512 360 330 128000 28.1826 6.64672 32.8424 206.263 274.187 274.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000512 1024 150 690 33800 1.44333 1.65616 30.0915 52.3001 85.5632 85.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 6.4e-05 512 360 330 114688 28.536 6.57981 29.6517 202.158 267.175 267.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000512 1024 150 690 33824 1.43546 1.65514 30.3037 52.2467 85.7119 85.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 6.4e-05 512 360 330 122880 28.6188 6.64845 31.2296 206.278 273.023 273.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000512 1024 150 690 33840 1.4377 1.67088 29.7738 52.43 85.3855 85.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 6.4e-05 512 360 330 131072 28.4452 6.72208 31.889 209.061 276.363 276.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000512 1024 150 690 34048 1.4423 1.66707 28.7524 52.6144 84.5479 84.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 6.4e-05 512 360 330 98304 29.2137 6.5536 28.399 198.09 262.507 262.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000512 1024 150 690 33792 1.43846 1.67322 33.5245 52.4023 89.11 89.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 6.4e-05 512 360 330 128000 28.2282 6.64576 37.0366 206.361 278.522 278.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000512 1024 150 690 33600 1.44224 1.66246 33.3665 52.439 88.9853 89.0631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 6.4e-05 512 360 330 98304 29.2363 6.55968 25.9841 198.087 260.116 260.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000512 1024 150 690 33280 1.4336 1.64816 30.1325 51.9594 85.2463 85.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 6.4e-05 512 360 340 131072 28.4101 6.72358 30.4083 208.962 274.75 274.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 0.000512 1024 150 700 34048 1.4377 1.66877 22.8657 52.4442 78.4887 78.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 6.4e-05 512 360 340 133120 28.3996 7.28032 35.0922 209.829 280.845 281.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.000512 1024 150 700 34000 1.44256 1.66093 25.7822 52.4762 81.4332 81.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 6.4e-05 512 360 340 122880 28.5682 6.64166 29.8271 206.397 271.68 271.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000512 1024 150 700 34080 1.44259 1.66912 24.2097 52.5069 79.8991 79.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 6.4e-05 512 360 340 129024 28.2312 6.66214 28.7647 206.924 270.83 271.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000512 1024 150 700 34048 1.44595 1.66502 24.9205 52.4737 80.5757 80.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 6.4e-05 512 360 340 131072 28.4069 6.72358 28.3785 209.183 272.936 273.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000512 1024 150 700 33920 1.43622 1.66758 24.7837 52.4472 80.4091 80.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 6.4e-05 512 360 340 119808 28.5194 6.59552 32.4298 204.219 272.014 272.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000512 1024 150 700 33984 1.44179 1.65914 31.1624 52.3753 86.7097 86.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 6.4e-05 512 360 340 110592 28.1085 6.55741 25.3042 198.209 258.43 258.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000512 1024 150 700 33984 1.44013 1.66822 21.9061 52.5008 77.5867 77.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 6.4e-05 512 360 340 122880 28.5735 6.6408 31.9151 206.259 273.635 273.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000512 1024 150 700 33920 1.4377 1.66182 29.7903 52.3796 85.3413 85.4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 6.4e-05 512 360 340 122880 28.55 6.63546 22.8606 206.497 264.793 264.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000512 1024 150 700 33600 1.43494 1.66262 20.9463 52.3228 76.4371 76.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 6.4e-05 512 360 340 122880 28.5319 6.63552 30.0518 206.403 271.861 272.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000512 1024 150 700 33792 1.43514 1.66307 27.8508 52.3058 83.3236 83.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 6.4e-05 512 360 340 98304 29.2149 6.5536 17.5239 198.234 251.772 251.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000512 1024 150 700 33792 1.43971 1.66707 20.1476 52.4303 75.758 75.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 6.4e-05 512 360 340 128000 28.1984 6.64896 32.6976 206.292 274.088 274.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000512 1024 150 700 33800 1.44048 1.66288 29.2543 52.3058 84.7392 84.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 6.4e-05 512 360 340 128000 28.2309 6.64403 23.4354 206.525 265.077 265.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000512 1024 150 700 33600 1.44525 1.66477 20.6642 52.4766 76.3226 76.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 6.4e-05 512 360 340 114688 28.5452 6.57958 37.6034 202.153 275.132 275.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000512 1024 150 700 33824 1.43347 1.65571 37.5502 52.2503 92.9616 93.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 6.4e-05 512 360 340 86016 29.3242 7.29706 18.8982 192.622 248.385 248.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000512 1024 150 700 33600 1.42845 1.65069 24.4124 52.1014 79.6659 79.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 6.4e-05 512 360 340 122880 28.6227 6.64371 38.6729 206.328 280.519 280.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000512 1024 150 700 33840 1.44384 1.6721 35.8139 52.4479 91.4497 91.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 6.4e-05 512 360 340 122880 28.5995 6.63859 26.3164 206.31 268.106 268.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000512 1024 150 700 33120 1.4295 1.6425 24.105 51.9335 79.1824 79.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 6.4e-05 512 360 340 131072 28.4232 6.72378 40.0168 209.226 284.642 284.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000512 1024 150 700 33792 1.43984 1.67286 34.6214 52.5355 90.3443 90.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 6.4e-05 512 360 340 98304 29.2266 8.30054 20.565 198.318 256.654 256.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000512 1024 150 700 33280 1.42864 1.65027 23.4821 52.0173 78.6505 78.7269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 6.4e-05 512 360 340 98304 29.2288 6.55565 26.3916 198.083 260.513 260.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000512 1024 150 700 33792 1.43802 1.66922 30.1693 52.3983 85.7482 85.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 6.4e-05 512 360 340 98304 29.2627 6.55475 18.8156 198.407 253.29 253.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000512 1024 150 700 33024 1.42979 1.65274 21.1311 52.1971 76.4827 76.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 6.4e-05 512 360 340 128000 28.2175 6.6447 35.627 206.48 277.214 277.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000512 1024 150 700 33600 1.44234 1.67024 31.3802 52.4731 87.0378 87.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 6.4e-05 512 360 340 102400 30.5561 6.64646 20.669 206.497 264.614 264.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000512 1024 150 700 32800 1.43162 1.64611 22.0646 52.1687 77.3839 77.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 6.4e-05 512 360 336 126976 28.7288 6.72304 28.6765 209.16 273.536 273.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 0.000512 1024 150 696 34048 1.4383 1.67101 22.6571 52.4908 78.3303 78.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 6.4e-05 512 360 336 128000 28.8752 6.74816 30.3326 209.852 276.056 276.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.000512 1024 150 696 34080 1.44042 1.66298 24.0517 52.483 79.7102 79.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 6.4e-05 512 360 336 122880 28.5589 6.64365 29.637 206.424 271.506 271.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000512 1024 150 696 34080 1.43974 1.67312 24.0576 52.5105 79.7521 79.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 6.4e-05 512 360 336 122880 28.5156 6.63347 22.4198 206.453 264.27 264.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.000512 1024 150 696 33792 1.43558 1.66416 15.5129 52.3178 71.0036 71.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 6.4e-05 512 360 336 121856 28.8504 6.66003 29.6031 207.043 272.41 272.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000512 1024 150 696 34048 1.44474 1.66502 27.941 52.5025 83.6254 83.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 6.4e-05 512 360 336 114688 28.5406 6.58147 24.1297 202.177 261.678 261.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000512 1024 150 696 33824 1.43389 1.65626 17.8156 52.2567 73.2351 73.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 6.4e-05 512 360 336 122880 29.1313 6.72563 28.4365 209.178 273.719 273.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000512 1024 150 696 33920 1.4377 1.66682 26.8314 52.455 82.4641 82.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 6.4e-05 512 360 336 114688 29.8906 6.72797 23.3014 208.994 269.164 269.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000512 1024 150 696 33792 1.44176 1.67715 18 52.4747 73.6665 73.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 6.4e-05 512 360 336 119808 28.5249 6.60048 30.6324 204.331 270.337 270.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000512 1024 150 696 33984 1.44211 1.6695 29.5546 52.403 85.1396 85.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 6.4e-05 512 360 336 110592 28.1148 6.55606 20.1946 198.057 253.172 253.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000512 1024 150 696 33984 1.444 1.67066 20.894 52.4668 76.5475 76.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 6.4e-05 512 360 336 122880 28.5792 6.64598 29.8204 206.402 271.688 271.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000512 1024 150 696 33920 1.4377 1.66502 28.0081 52.4105 83.5914 83.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 6.4e-05 512 360 336 122880 28.5434 6.66214 21.7904 206.306 263.547 263.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000512 1024 150 696 33600 1.43517 1.66275 20.13 52.2693 75.5677 75.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 6.4e-05 512 360 336 122880 28.5453 6.63242 38.6219 206.432 280.481 280.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000512 1024 150 696 33792 1.43501 1.66298 36.2066 52.3128 91.6884 91.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 6.4e-05 512 360 336 98304 29.2122 6.55357 20.2583 198.233 254.502 254.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000512 1024 150 696 33792 1.43936 1.6687 23.1199 52.4332 78.7311 78.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 6.4e-05 512 360 336 115200 29.3363 6.65155 35.72 206.216 278.174 278.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000512 1024 150 696 33800 1.44326 1.66003 35.4385 52.2876 90.8982 90.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 6.4e-05 512 360 336 102400 30.5716 6.63802 21.6868 206.502 265.643 265.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000512 1024 150 696 33600 1.44384 1.66304 24.1259 52.4743 79.7796 79.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 6.4e-05 512 360 336 114688 28.5357 6.58022 34.8131 202.154 272.328 272.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000512 1024 150 696 33824 1.4336 1.65984 34.7275 52.2452 90.1376 90.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 6.4e-05 512 360 336 86016 29.3267 6.45037 17.7098 192.8 246.53 246.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000512 1024 150 696 33600 1.42797 1.65136 23.0708 52.1441 78.3646 78.4407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 6.4e-05 512 360 336 122880 28.5974 6.64986 36.3153 206.421 278.23 278.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000512 1024 150 696 33840 1.43981 1.66912 33.8423 52.4657 89.486 89.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 6.4e-05 512 360 336 122880 28.5985 6.63606 23.7511 206.483 265.717 265.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000512 1024 150 696 33120 1.42915 1.64262 21.7355 51.9775 76.8559 76.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 6.4e-05 512 360 336 114688 29.8779 6.72358 32.4806 208.997 278.327 278.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000512 1024 150 696 33792 1.44384 1.67322 32.3865 52.4763 88.0515 88.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 6.4e-05 512 360 336 98304 29.2414 8.22298 19.1182 198.164 254.992 255.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000512 1024 150 696 33280 1.42723 1.64864 21.4435 51.9796 76.5704 76.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 6.4e-05 512 360 350 122880 29.0842 6.72426 32.8786 208.963 277.896 278.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 0.000512 1024 150 700 34048 1.4377 1.66896 25.984 52.4424 81.6053 81.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 6.4e-05 512 360 350 122880 29.3359 6.74445 29.0371 209.84 275.204 275.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.000512 1024 150 700 34000 1.44205 1.6744 23.2834 52.4738 78.9437 79.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 6.4e-05 512 360 350 112640 29.5565 6.64371 20.2457 206.198 262.893 263.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 0.000512 1024 150 700 33920 1.43562 1.66557 15.3841 52.3667 70.9234 71.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 6.4e-05 512 360 350 116736 29.206 6.64576 29.6707 206.229 271.997 272.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000512 1024 150 700 33984 1.44384 1.66893 24.9894 52.4595 80.6349 80.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 6.4e-05 512 360 350 110592 29.7211 6.6312 21.6905 206.414 264.703 264.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.000512 1024 150 700 33792 1.4344 1.66355 16.1901 52.314 71.6753 71.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 6.4e-05 512 360 350 121856 28.8643 6.66579 29.4169 206.969 272.163 272.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000512 1024 150 700 34048 1.44547 1.66592 27.1229 52.4698 82.776 82.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 6.4e-05 512 360 350 114688 28.5516 6.58003 24.2004 202.346 261.928 262.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000512 1024 150 700 33824 1.43606 1.65498 17.3431 52.2967 72.8039 72.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 6.4e-05 512 360 350 122880 29.1192 6.72563 30.6504 209.1 275.842 276.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000512 1024 150 700 33920 1.43562 1.67117 28.0619 52.3896 83.6279 83.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 6.4e-05 512 360 350 114688 29.894 6.72586 23.0112 209.226 269.099 269.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000512 1024 150 700 33792 1.44384 1.6727 18.6857 52.5332 74.4077 74.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 6.4e-05 512 360 350 110592 29.4013 6.60035 29.4028 204.381 270.027 270.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000512 1024 150 700 33840 1.4407 1.65997 29.6472 52.4164 85.2354 85.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 6.4e-05 512 360 350 92160 29.8339 6.55565 17.9229 198.243 252.8 252.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000512 1024 150 700 33696 1.4417 1.66378 21.4707 52.5089 77.1561 77.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 6.4e-05 512 360 350 112640 29.5369 6.63962 29.1073 206.248 271.78 271.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000512 1024 150 700 33920 1.43811 1.66659 29.0836 52.3736 84.6333 84.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 6.4e-05 512 360 350 102400 30.49 6.63258 18.998 206.475 262.839 263.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000512 1024 150 700 33600 1.43328 1.66019 20.4792 52.308 75.9508 76.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 6.4e-05 512 360 350 110592 29.6865 6.63501 35.2083 206.254 278.032 278.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000512 1024 150 700 33792 1.43149 1.65914 35.4783 52.2659 90.9089 90.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 6.4e-05 512 360 350 98304 29.222 6.5495 21.1808 198.276 255.475 255.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000512 1024 150 700 33792 1.43974 1.67117 23.6933 52.4461 79.3223 79.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 6.4e-05 512 360 350 115200 29.3398 6.6479 36.6689 206.458 279.362 279.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000512 1024 150 700 33800 1.44202 1.65542 35.2416 52.3433 90.7551 90.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 6.4e-05 512 360 350 102400 30.5798 6.6519 22.2274 206.281 265.991 266.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000512 1024 150 700 33600 1.44384 1.66298 24.0425 52.4196 79.6414 79.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 6.4e-05 512 360 350 114688 28.534 6.58022 35.3304 202.153 272.839 273.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000512 1024 150 700 33824 1.43565 1.65837 34.4245 52.2461 89.8358 89.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 6.4e-05 512 360 350 86016 29.3244 6.59331 17.8385 192.631 246.636 246.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000512 1024 150 700 33600 1.4312 1.65171 22.8435 52.0973 78.0957 78.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 6.4e-05 512 360 350 107520 30.1213 6.64429 32.3817 206.277 275.672 275.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000512 1024 150 700 33840 1.44106 1.66262 33.4682 52.4382 89.0808 89.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 6.4e-05 512 360 350 92160 31.402 6.63786 18.6537 206.505 263.445 263.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000512 1024 150 700 33120 1.42749 1.64186 21.7647 51.9837 76.8881 76.9618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 6.4e-05 512 360 350 114688 29.8858 6.72886 33.099 209.027 278.993 279.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000512 1024 150 700 33792 1.44013 1.6737 32.0668 52.484 87.7362 87.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 6.4e-05 512 360 350 98304 29.2316 6.54902 20.1726 198.317 254.518 254.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000512 1024 150 700 33280 1.42931 1.64643 22.0963 52.0158 77.2573 77.3342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 6.4e-05 512 360 352 122880 29.0918 6.72547 28.0742 209.09 273.228 273.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 0.000512 1024 150 704 33984 1.43683 1.6681 22.9212 52.4718 78.5695 78.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 6.4e-05 512 360 352 122880 29.184 6.73034 40.5719 209.165 285.901 286.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 0.000512 1024 150 704 33920 1.43789 1.66912 15.2208 52.4457 70.8473 70.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 6.4e-05 512 360 352 122880 29.3614 6.74816 29.0431 209.654 275.051 275.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.000512 1024 150 704 34000 1.44384 1.66662 23.5248 52.4307 79.1381 79.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 6.4e-05 512 360 352 112640 29.5223 6.63997 20.0159 206.281 262.702 262.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 0.000512 1024 150 704 33920 1.43907 1.66413 15.2989 52.3854 70.8578 70.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 6.4e-05 512 360 352 116736 29.1955 6.6417 30.5948 206.364 273.043 273.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000512 1024 150 704 33984 1.44211 1.6657 25.733 52.4943 81.4096 81.4858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 6.4e-05 512 360 352 110592 29.6995 6.63411 21.9225 206.24 264.74 264.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.000512 1024 150 704 33792 1.4336 1.65702 16.7336 52.2645 72.1599 72.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 6.4e-05 512 360 352 121856 28.853 6.66301 27.3168 206.953 270.031 270.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000512 1024 150 704 33936 1.44589 1.66931 25.6441 52.4804 81.3119 81.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 6.4e-05 512 360 352 114688 28.5373 6.57885 21.5815 202.3 259.248 259.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000512 1024 150 704 33600 1.43587 1.65478 16.4063 52.2856 71.8513 71.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 6.4e-05 512 360 352 107520 29.2723 6.58995 18.1588 202.224 256.495 256.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.000512 1024 150 704 33600 1.4377 1.64586 13.5247 52.1789 68.8591 68.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 6.4e-05 512 360 352 122880 29.1147 6.72358 27.8503 209.19 273.125 273.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000512 1024 150 704 33920 1.44179 1.66707 25.7721 52.4538 81.408 81.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 6.4e-05 512 360 352 114688 29.8948 6.71936 17.8904 209.06 263.802 263.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000512 1024 150 704 33792 1.44282 1.67546 17.4262 52.4954 73.1125 73.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 6.4e-05 512 360 352 98304 29.2313 6.5561 16.755 198.24 251.026 251.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000512 1024 150 704 33792 1.43565 1.67117 14.5756 52.3983 70.1523 70.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 6.4e-05 512 360 352 110592 29.4014 6.59456 35.9036 204.184 276.327 276.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000512 1024 150 704 33840 1.44077 1.66118 37.156 52.3675 92.699 92.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 6.4e-05 512 360 352 92160 29.8515 6.56467 19.6436 198.204 254.51 254.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000512 1024 150 704 33696 1.44035 1.66502 23.2548 52.5008 78.9331 79.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 6.4e-05 512 360 352 110592 29.4158 6.59571 20.6455 204.453 261.361 261.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000512 1024 150 704 33264 1.43318 1.64621 19.1089 52.0263 74.2847 74.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 6.4e-05 512 360 352 112640 29.5394 6.64202 34.5135 206.21 277.153 277.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000512 1024 150 704 33920 1.4377 1.66502 34.3968 52.3666 89.939 90.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 6.4e-05 512 360 352 102400 30.5197 6.6345 21.3396 206.461 265.199 265.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000512 1024 150 704 33600 1.4369 1.66448 23.4738 52.3098 78.9562 79.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 6.4e-05 512 360 352 92160 31.4094 6.64173 16.383 206.356 261.036 261.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000512 1024 150 704 33120 1.42691 1.64826 19.2763 51.9483 74.3687 74.4448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 6.4e-05 512 360 352 110592 29.6978 6.63613 32.2309 206.299 275.114 275.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000512 1024 150 704 33792 1.43386 1.66406 32.6807 52.2785 88.1299 88.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 6.4e-05 512 360 352 98304 29.2188 6.55155 18.9715 198.12 253.104 253.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000512 1024 150 704 33792 1.44176 1.66912 21.3287 52.4063 76.9167 76.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 6.4e-05 512 360 352 73728 31.543 6.5577 12.7826 198.147 249.282 249.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000512 1024 150 704 33408 1.4377 1.66298 18.5366 52.2648 73.9748 74.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 6.4e-05 512 360 352 115200 29.3556 6.64986 33.0684 206.44 275.757 275.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000512 1024 150 704 33800 1.44 1.65888 32.2799 52.3427 87.7906 87.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 6.4e-05 512 360 352 102400 30.5962 6.64371 20.7341 206.333 264.552 264.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000512 1024 150 704 33600 1.44179 1.66298 22.1675 52.4304 77.7737 77.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 6.4e-05 512 360 352 115200 29.386 6.64803 19.615 206.392 262.291 262.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000512 1024 150 704 33000 1.43824 1.64426 18.4058 52.0274 73.5864 73.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 6.4e-05 512 360 352 114688 28.5448 6.58227 31.9109 202.344 269.629 269.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000512 1024 150 704 33600 1.43568 1.65658 30.7968 52.2937 86.2566 86.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 6.4e-05 512 360 352 86016 29.3172 6.45152 17.0813 192.583 245.686 245.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000512 1024 150 704 33152 1.43165 1.65069 21.1766 52.0893 76.4211 76.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 6.4e-05 512 360 352 86016 31.273 6.57818 14.5186 202.333 254.956 255.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000512 1024 150 704 32928 1.4295 1.64221 17.6902 51.955 72.7879 72.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 6.4e-05 512 360 352 107520 30.1276 6.64826 29.4294 206.306 272.76 272.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000512 1024 150 704 33840 1.44384 1.66576 30.5191 52.4408 86.1403 86.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 6.4e-05 512 360 352 92160 31.4156 6.64118 18.4547 206.53 263.286 263.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000512 1024 150 704 33120 1.4312 1.64432 21.892 51.9883 77.0275 77.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 6.4e-05 512 360 352 46080 31.7 6.06931 8.30573 186.004 232.328 232.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000512 1024 150 704 33120 1.4304 1.63021 18.0456 51.8295 73.0095 73.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 6.4e-05 512 360 352 114688 29.9034 6.72125 31.4702 209.035 277.377 277.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000512 1024 150 704 33792 1.44179 1.66746 30.8998 52.4859 86.5638 86.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 6.4e-05 512 360 352 98304 29.2443 6.55565 18.8175 198.279 253.143 253.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000512 1024 150 704 33280 1.42797 1.64454 20.968 52.0093 76.1244 76.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 6.4e-05 512 360 352 98304 29.2608 6.5536 17.1279 198.387 251.577 251.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000512 1024 150 704 33024 1.43155 1.65123 18.487 52.1852 73.8265 73.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 6.4e-05 512 360 360 122880 29.0998 6.72755 31.1026 208.996 276.173 276.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 0.000512 1024 150 720 33920 1.43635 1.66947 23.7581 52.4505 79.3881 79.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 6.4e-05 512 360 360 122880 29.1225 6.72346 23.6842 209.187 268.96 269.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 0.000512 1024 150 720 33792 1.4377 1.66854 15.4529 52.4467 71.0779 71.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 6.4e-05 512 360 360 122880 29.3501 6.75168 35.2084 209.657 281.211 281.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.000512 1024 150 720 33920 1.44275 1.66534 27.0251 52.4301 82.6405 82.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 6.4e-05 512 360 360 112640 29.5388 6.6424 24.6736 206.49 267.593 267.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 0.000512 1024 150 720 33760 1.43875 1.66509 17.4647 52.4219 73.06 73.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 6.4e-05 512 360 360 107520 30.1259 6.64282 20.986 206.275 264.274 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 0.000512 1024 150 720 33840 1.4416 1.66438 14.4877 52.4319 70.0975 70.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 6.4e-05 512 360 360 116736 29.1807 6.64365 30.5171 206.382 272.972 273.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000512 1024 150 720 33888 1.44179 1.66755 24.9069 52.5009 80.5887 80.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 6.4e-05 512 360 360 110592 29.6948 6.63347 22.3211 206.257 265.152 265.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000512 1024 150 720 33600 1.43357 1.66282 16.4863 52.2648 71.9185 71.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 6.4e-05 512 360 360 92160 29.8411 6.55917 16.8745 198.243 251.766 251.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.000512 1024 150 720 33696 1.4423 1.66893 13.603 52.5137 69.3003 69.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 6.4e-05 512 360 360 121856 28.8671 6.6609 40.0916 207.118 282.982 283.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000512 1024 150 720 33936 1.44838 1.66736 36.5116 52.524 92.2217 92.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 6.4e-05 512 360 360 114688 28.5451 6.58061 30.9009 202.154 268.422 268.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000512 1024 150 720 33600 1.43395 1.65597 22.9068 52.2468 78.3148 78.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 6.4e-05 512 360 360 107520 29.2852 6.59059 28.5518 202.22 266.899 267.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000512 1024 150 720 33600 1.4377 1.6481 18.47 52.1794 73.8065 73.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 6.4e-05 512 360 360 122880 29.1167 6.72698 37.9902 208.991 283.069 283.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000512 1024 150 720 33792 1.43914 1.67555 33.8216 52.4049 89.4123 89.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 6.4e-05 512 360 360 114688 29.9075 6.72563 23.1322 209.225 269.241 269.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000512 1024 150 720 33792 1.44384 1.66912 21.4814 52.5327 77.1965 77.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 6.4e-05 512 360 360 98304 29.2308 6.55379 21.3797 198.09 255.507 255.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000512 1024 150 720 33408 1.43805 1.67306 17.4245 52.3986 73.0059 73.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 6.4e-05 512 360 360 110592 29.3805 6.59661 35.3536 204.355 275.934 276.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000512 1024 150 720 33840 1.4409 1.66253 34.5228 52.4099 90.1063 90.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 6.4e-05 512 360 360 92160 29.8435 6.56102 19.5884 198.24 254.486 254.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000512 1024 150 720 33696 1.44182 1.67072 22.6076 52.5108 78.3007 78.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 6.4e-05 512 360 360 110592 29.4227 6.59251 20.4792 204.45 261.196 261.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000512 1024 150 720 33264 1.43517 1.6407 19.5912 52.0246 74.7632 74.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 6.4e-05 512 360 360 73728 31.5421 6.5536 17.6708 198.15 254.166 254.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000512 1024 150 720 33408 1.43741 1.66909 17.8425 52.2693 73.2906 73.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 6.4e-05 512 360 360 112640 29.5183 6.64544 33.9108 206.44 276.762 276.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000512 1024 150 720 33760 1.43558 1.6704 32.4927 52.4262 88.1 88.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 6.4e-05 512 360 360 102400 30.5041 6.63152 21.4382 206.328 265.143 265.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000512 1024 150 720 33600 1.4336 1.66246 22.0498 52.2772 77.494 77.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 6.4e-05 512 360 360 92160 31.4217 6.64227 16.4348 206.511 261.263 261.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000512 1024 150 720 33120 1.42928 1.64573 18.4796 51.9869 73.611 73.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 6.4e-05 512 360 360 81920 29.7254 6.45552 14.3029 192.863 243.594 243.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000512 1024 150 720 33280 1.43123 1.64912 18.0572 52.1128 73.3228 73.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 6.4e-05 512 360 360 110592 29.6841 6.792 31.4951 206.267 274.484 274.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000512 1024 150 720 33600 1.43565 1.66694 30.4103 52.2694 85.856 85.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 6.4e-05 512 360 360 98304 29.2359 6.55389 19.9837 198.092 254.116 254.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000512 1024 150 720 33408 1.43974 1.66803 21.6649 52.3995 77.2471 77.3237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 6.4e-05 512 360 360 73728 31.5308 6.55043 12.8855 198.316 249.53 249.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000512 1024 150 720 33408 1.43565 1.66093 18.151 52.3102 73.6322 73.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 6.4e-05 512 360 360 98304 29.2784 6.5553 16.0503 198.381 250.515 250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000512 1024 150 720 33024 1.43933 1.6537 16.7771 52.1837 72.1246 72.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 6.4e-05 512 360 360 115200 29.3622 6.64986 34.0819 206.263 276.606 276.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000512 1024 150 720 33600 1.44384 1.66502 31.1957 52.2953 86.6725 86.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 6.4e-05 512 360 360 102400 30.5877 6.64464 20.7202 206.357 264.56 264.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000512 1024 150 720 33600 1.44522 1.66486 21.8553 52.4387 77.4734 77.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 6.4e-05 512 360 360 115200 29.4028 6.65654 20.5843 206.376 263.275 263.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000512 1024 150 720 33000 1.43408 1.64339 18.4021 52.0216 73.5742 73.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 6.4e-05 512 360 360 102400 30.5583 6.64886 17.06 206.467 260.976 261.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000512 1024 150 720 32800 1.43677 1.6513 17.0354 52.1604 72.3545 72.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 6.4e-05 512 360 336 114688 29.8397 6.72451 28.8548 208.97 274.635 274.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 0.000512 1024 150 720 33920 1.44154 1.6689 25.8555 52.4414 81.4814 81.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 6.4e-05 512 360 336 114688 29.8834 6.72832 21.6643 209.02 267.536 267.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 0.000512 1024 150 720 33792 1.43974 1.6679 16.9201 52.4041 72.5031 72.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 6.4e-05 512 360 336 110592 29.721 6.63526 39.4233 206.255 282.288 282.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 0.000512 1024 150 720 33600 1.43741 1.66298 13.9916 52.2672 69.4296 69.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 6.4e-05 512 360 336 112640 30.3026 6.75069 26.5607 209.653 273.518 273.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.000512 1024 150 720 33920 1.44384 1.66093 24.887 52.4294 80.4932 80.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 6.4e-05 512 360 336 102400 30.5326 6.64346 18.4007 206.252 262.08 262.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.000512 1024 150 720 33760 1.43974 1.66659 16.6164 52.3816 72.1759 72.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 6.4e-05 512 360 336 107520 30.1163 6.63808 17.1421 206.467 260.617 260.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 0.000512 1024 150 720 33840 1.44384 1.66298 13.6833 52.4835 69.346 69.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 6.4e-05 512 360 336 110592 29.734 6.63821 37.1492 206.402 280.176 280.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000512 1024 150 720 33888 1.44096 1.66858 35.2774 52.5062 90.9621 91.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 6.4e-05 512 360 336 110592 29.6886 8.08141 27.9812 206.456 272.454 272.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000512 1024 150 720 33600 1.43565 1.66179 22.0823 52.3188 77.5704 77.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 6.4e-05 512 360 336 92160 29.8387 6.55837 20.8969 198.058 255.597 255.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.000512 1024 150 720 33696 1.44179 1.668 17.8896 52.4647 73.5358 73.6154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 6.4e-05 512 360 336 98304 29.2188 6.55014 20.0402 198.089 254.146 254.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 0.000512 1024 150 720 33408 1.4377 1.67018 15.2352 52.3972 70.8119 70.8894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 6.4e-05 512 360 336 107520 30.2212 6.66419 29.779 207.075 273.985 274.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000512 1024 150 720 33936 1.44384 1.6689 32.9508 52.5163 88.65 88.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 6.4e-05 512 360 336 100352 29.9178 6.58112 19.157 202.299 258.203 258.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000512 1024 150 720 33600 1.432 1.65408 20.9094 52.2836 76.3489 76.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 6.4e-05 512 360 336 86016 31.2789 6.59462 18.2475 202.331 258.699 258.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000512 1024 150 720 33600 1.43667 1.6448 17.2216 52.2075 72.5839 72.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 6.4e-05 512 360 336 86016 29.3273 6.44358 17.2342 192.795 246.044 246.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000512 1024 150 720 33152 1.43155 1.65069 15.29 52.1476 70.5897 70.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 6.4e-05 512 360 336 114688 29.8809 6.72358 31.0476 208.988 276.89 277.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000512 1024 150 720 33792 1.43658 1.6655 31.5132 52.4036 87.0893 87.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 6.4e-05 512 360 336 114688 29.9091 6.72275 20.287 209.028 266.195 266.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000512 1024 150 720 33792 1.44349 1.67395 20.5382 52.4873 76.2148 76.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 6.4e-05 512 360 336 98304 29.2345 6.55264 14.766 198.275 249.074 249.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000512 1024 150 720 33408 1.43843 1.67117 17.1932 52.4507 72.8228 72.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 6.4e-05 512 360 336 98304 29.2236 6.55165 18.125 198.275 252.425 252.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000512 1024 150 720 33280 1.4289 1.64864 14.9209 52.0089 70.0773 70.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 6.4e-05 512 360 336 101376 30.2742 6.59264 26.9644 204.381 268.455 268.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000512 1024 150 720 33840 1.44384 1.6649 30.8534 52.4142 86.4468 86.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 6.4e-05 512 360 336 92160 29.8543 6.56013 17.232 198.2 252.091 252.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000512 1024 150 720 33696 1.43978 1.66682 21.6241 52.5016 77.3014 77.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 6.4e-05 512 360 336 82944 31.9446 6.59933 13.5646 204.453 256.805 256.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000512 1024 150 720 33264 1.4336 1.6425 18.0101 52.0289 73.186 73.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 6.4e-05 512 360 336 73728 31.5467 6.55072 12.1062 198.322 248.768 248.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000512 1024 150 720 33408 1.43517 1.66093 18.6001 52.3104 74.0758 74.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 6.4e-05 512 360 336 102400 30.533 6.64301 26.8222 206.248 270.49 270.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000512 1024 150 720 33760 1.43683 1.66502 30.7036 52.3801 86.2589 86.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 6.4e-05 512 360 336 102400 30.5094 6.63142 19.3724 206.434 263.19 263.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000512 1024 150 720 33600 1.432 1.66262 21.8939 52.3032 77.3645 77.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 6.4e-05 512 360 336 92160 31.4154 6.63894 14.882 206.557 259.74 259.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000512 1024 150 720 33120 1.42886 1.64733 18.2804 51.998 73.4265 73.5031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 6.4e-05 512 360 336 81920 29.732 6.45805 12.6086 192.661 241.707 241.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000512 1024 150 720 33280 1.4336 1.64637 16.7769 52.0478 71.9775 72.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 6.4e-05 512 360 350 114688 29.8574 6.73325 30.5855 210.968 278.391 278.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 0.000512 1024 150 700 34048 1.44115 1.67565 26.56 52.9452 82.695 82.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 6.4e-05 512 360 350 114688 29.8786 6.72358 22.8485 208.959 268.652 268.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 0.000512 1024 150 700 33920 1.4377 1.67104 17.3485 52.3916 72.9222 73.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 6.4e-05 512 360 350 110592 29.7319 6.63565 40.8308 206.454 283.907 284.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 0.000512 1024 150 700 33792 1.43235 1.6616 14.2404 52.3188 69.7252 69.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 6.4e-05 512 360 350 117760 29.7635 6.74602 28.9612 209.656 275.382 275.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.000512 1024 150 700 34000 1.44179 1.66298 24.8034 52.4357 80.4154 80.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 6.4e-05 512 360 350 112640 29.5541 6.64224 20.7508 206.256 263.448 263.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.000512 1024 150 700 33920 1.43974 1.66326 16.1591 52.3786 71.7149 71.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 6.4e-05 512 360 350 107520 30.1226 6.63962 17.7347 206.283 261.029 261.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 0.000512 1024 150 700 33840 1.44573 1.66656 13.6 52.4322 69.2154 69.2925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 6.4e-05 512 360 350 102400 30.5083 6.62982 15.7238 206.478 259.587 259.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 0.000512 1024 150 700 33600 1.43334 1.66291 11.6567 52.3118 67.1347 67.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 6.4e-05 512 360 350 110592 29.7366 6.64269 37.6227 206.382 280.63 280.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000512 1024 150 700 33984 1.44003 1.6753 34.3736 52.4992 90.061 90.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 6.4e-05 512 360 350 110592 29.6826 6.63142 28.1176 206.46 271.135 271.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000512 1024 150 700 33792 1.43485 1.65891 21.2337 52.3165 76.7172 76.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 6.4e-05 512 360 350 92160 29.8425 6.55958 21.1082 198.078 255.841 256.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.000512 1024 150 700 33696 1.44173 1.67117 17.4639 52.4702 73.1168 73.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 6.4e-05 512 360 350 98304 29.2136 6.55098 20.2522 198.232 254.496 254.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.000512 1024 150 700 33792 1.44179 1.66947 15.0118 52.4363 70.6308 70.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 6.4e-05 512 360 350 107520 30.1974 6.6689 29.9949 206.926 274.035 274.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000512 1024 150 700 34048 1.44803 1.67366 31.7612 52.4753 87.433 87.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 6.4e-05 512 360 350 100352 29.9174 6.58067 19.4228 202.322 258.483 258.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000512 1024 150 700 33824 1.43558 1.65466 20.306 52.2939 75.759 75.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 6.4e-05 512 360 350 86016 31.2741 6.58637 18.3271 202.191 258.63 258.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000512 1024 150 700 33600 1.4336 1.6497 16.5867 52.1714 71.9113 71.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 6.4e-05 512 360 350 86016 29.3342 6.44918 17.2161 192.645 245.895 246.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000512 1024 150 700 33600 1.4336 1.64992 14.7999 52.106 70.0617 70.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 6.4e-05 512 360 350 114688 29.8977 6.72304 32.1229 208.991 277.981 278.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000512 1024 150 700 33920 1.43997 1.67101 31.0587 52.4007 86.6408 86.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 6.4e-05 512 360 350 114688 29.8993 6.72506 21.1658 209.03 267.067 267.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000512 1024 150 700 33792 1.44227 1.67222 20.1541 52.484 75.8254 75.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 6.4e-05 512 360 350 98304 29.2319 6.5535 15.4219 198.278 249.725 249.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000512 1024 150 700 33792 1.44096 1.66912 17.4182 52.449 73.0474 73.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 6.4e-05 512 360 350 98304 29.2248 6.5495 18.7104 198.276 253.008 253.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000512 1024 150 700 33280 1.4295 1.65008 14.838 52.0063 69.998 70.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 6.4e-05 512 360 350 101376 30.2503 6.60003 29.0736 204.358 270.524 270.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000512 1024 150 700 33840 1.44336 1.66502 31.8239 52.4106 87.4192 87.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 6.4e-05 512 360 350 92160 29.831 6.55974 19.0092 198.225 253.87 254.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000512 1024 150 700 33696 1.44032 1.67242 22.5675 52.5138 78.2631 78.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 6.4e-05 512 360 350 82944 31.9729 6.5975 14.4513 204.475 257.751 257.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000512 1024 150 700 33264 1.43347 1.64461 18.3682 52.0283 73.5466 73.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 6.4e-05 512 360 350 73728 31.5523 6.55565 12.5794 198.299 249.232 249.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000512 1024 150 700 33408 1.43539 1.66173 17.9638 52.3022 73.4364 73.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 6.4e-05 512 360 350 46080 31.697 6.07094 10.0065 186 234.02 234.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000512 1024 150 700 33120 1.43389 1.63309 16.3616 51.8284 71.3289 71.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 6.4e-05 512 360 350 112640 29.528 6.64272 31.2507 206.424 274.092 274.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000512 1024 150 700 33920 1.4377 1.67008 30.6764 52.4219 86.2788 86.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 6.4e-05 512 360 350 102400 30.4776 6.63946 19.8635 206.46 263.685 263.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000512 1024 150 700 33600 1.43571 1.66474 21.3547 52.3061 76.8329 76.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 6.4e-05 512 360 350 92160 31.4004 6.64064 15.4035 206.386 260.074 260.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000512 1024 150 700 33120 1.42746 1.6425 18.1471 51.9541 73.2428 73.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 6.4e-05 512 360 350 81920 29.745 6.45485 13.0587 192.679 242.188 242.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000512 1024 150 700 33280 1.42816 1.64963 16.6386 52.0537 71.8425 71.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 6.4e-05 512 360 350 102400 30.5624 6.64166 15.6094 206.461 259.523 259.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000512 1024 150 700 32800 1.43565 1.65062 15.8842 52.1626 71.2049 71.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 6.4e-05 512 360 360 110592 30.2739 6.72534 28.9501 208.927 275.126 275.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 0.000512 1024 150 720 33920 1.44147 1.66698 24.8873 52.4338 80.5021 80.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 6.4e-05 512 360 360 106496 30.624 6.72454 21.4604 209.158 268.213 268.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 0.000512 1024 150 720 33792 1.43859 1.66637 16.5949 52.4408 72.2098 72.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 6.4e-05 512 360 360 98304 30.8044 6.62938 17.8987 206.41 261.988 262.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 0.000512 1024 150 720 33600 1.4336 1.66093 13.5192 52.3057 68.9892 69.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 6.4e-05 512 360 360 98304 31.4046 6.71901 34.3916 209.224 281.984 282.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 0.000512 1024 150 720 33792 1.44365 1.67027 35.6336 52.5349 91.3524 91.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 6.4e-05 512 360 360 107520 30.684 6.74445 39.2944 209.606 286.574 286.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000512 1024 150 720 33920 1.44352 1.66678 34.8521 52.4168 90.4496 90.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 6.4e-05 512 360 360 102400 30.5339 6.63942 28.563 206.44 272.418 272.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.000512 1024 150 720 33760 1.43718 1.66474 21.762 52.4251 77.3617 77.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 6.4e-05 512 360 360 92160 31.4389 6.64157 22.4306 206.305 267.055 267.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 0.000512 1024 150 720 33840 1.44522 1.66333 17.7963 52.4349 73.41 73.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 6.4e-05 512 360 360 102400 30.4956 6.6375 23.7317 206.45 267.558 267.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 0.000512 1024 150 720 33600 1.43549 1.66298 15.2936 52.3045 70.7681 70.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 6.4e-05 512 360 360 104448 30.314 6.63254 33.1935 206.229 276.619 276.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000512 1024 150 720 33888 1.44179 1.66912 32.0198 52.4656 87.6655 87.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 6.4e-05 512 360 360 98304 30.7963 6.6279 25.0845 206.454 269.208 269.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000512 1024 150 720 33600 1.43552 1.66205 20.0839 52.315 75.5662 75.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 6.4e-05 512 360 360 92160 29.8253 6.5577 21.2286 198.244 256.101 256.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000512 1024 150 720 33696 1.43974 1.6656 16.5375 52.5113 72.2261 72.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 6.4e-05 512 360 360 73728 31.56 6.5495 15.9767 198.254 252.58 252.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.000512 1024 150 720 33408 1.4383 1.66806 14.9972 52.4473 70.623 70.7002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 6.4e-05 512 360 360 92160 31.4209 6.6415 18.4539 206.53 263.288 263.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 0.000512 1024 150 720 33120 1.42998 1.64266 13.1001 51.9919 68.237 68.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 6.4e-05 512 360 360 107520 30.2193 6.66675 30.8915 206.92 274.948 275.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000512 1024 150 720 33936 1.44794 1.66502 30.5159 52.4739 86.1725 86.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 6.4e-05 512 360 360 100352 29.9262 6.58077 18.8103 202.105 257.668 257.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000512 1024 150 720 33600 1.43568 1.65482 19.3122 52.231 74.7063 74.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 6.4e-05 512 360 360 86016 31.2901 6.59456 17.5246 202.377 258.029 258.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000512 1024 150 720 33600 1.43357 1.65274 16.4048 52.2238 71.7838 71.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 6.4e-05 512 360 360 86016 29.3241 6.44403 17.6009 192.608 246.221 246.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000512 1024 150 720 33152 1.43168 1.64909 14.5244 52.0923 69.7677 69.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 6.4e-05 512 360 360 71680 30.7388 6.45939 14.0623 192.617 244.122 244.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000512 1024 150 720 33600 1.43798 1.66221 13.1085 52.3144 68.5949 68.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 6.4e-05 512 360 360 106496 30.6261 6.72563 29.3301 209.01 275.935 276.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000512 1024 150 720 33792 1.43974 1.6679 28.9372 52.4067 84.5267 84.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 6.4e-05 512 360 360 98304 31.3337 6.72154 18.5216 209.207 266.031 266.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000512 1024 150 720 33792 1.44163 1.67117 19.6078 52.5261 75.3156 75.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 6.4e-05 512 360 360 73728 31.5789 6.5577 11.956 198.077 248.414 248.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000512 1024 150 720 33408 1.44038 1.66502 16.4907 52.3958 72.0653 72.1412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 6.4e-05 512 360 360 65536 32.2034 6.5495 10.4489 198.295 247.737 247.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000512 1024 150 720 33280 1.43331 1.65066 14.8366 52.0103 70.0047 70.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 6.4e-05 512 360 360 81920 29.7383 6.4471 15.8627 192.842 245.131 245.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000512 1024 150 720 33280 1.43117 1.6488 14.3019 52.1029 69.5558 69.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 6.4e-05 512 360 384 98304 31.3016 6.72742 26.944 209.225 274.441 274.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 0.000512 1024 150 704 33984 1.43667 1.66707 24.3851 52.4924 80.0518 80.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 6.4e-05 512 360 384 98304 31.3426 6.71718 20.4745 209.158 267.937 268.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 0.000512 1024 150 704 33920 1.43974 1.6689 15.9164 52.4407 71.5372 71.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 6.4e-05 512 360 384 86016 31.9726 6.63427 16.3306 206.273 261.456 261.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 0.000512 1024 150 704 33792 1.43565 1.66499 13.1901 52.2731 68.6348 68.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 6.4e-05 512 360 384 98304 31.3931 6.71744 35.3065 209.066 282.733 282.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 0.000512 1024 150 704 33792 1.44419 1.67117 11.543 52.4942 67.2259 67.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 6.4e-05 512 360 384 97280 31.6221 6.75021 36.1205 209.694 284.436 284.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000512 1024 150 704 34000 1.44342 1.67526 33.3092 52.4376 88.9378 89.0162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 6.4e-05 512 360 384 92160 31.4069 6.63744 25.9721 206.445 270.707 270.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.000512 1024 150 704 33920 1.43786 1.66301 20.6018 52.4259 76.2015 76.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 6.4e-05 512 360 384 92160 31.4436 6.65168 22.6546 206.475 267.47 267.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 0.000512 1024 150 704 33840 1.44589 1.66374 16.9489 52.4836 72.6121 72.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 6.4e-05 512 360 384 81920 32.3742 6.63629 19.6147 206.477 265.349 265.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 0.000512 1024 150 704 33600 1.4368 1.65997 14.5362 52.3111 70.0128 70.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 6.4e-05 512 360 384 76800 32.8696 6.64189 17.5284 206.503 263.797 263.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 0.000512 1024 150 704 33600 1.44349 1.66691 13.2676 52.4805 68.9297 69.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 6.4e-05 512 360 384 92160 31.3846 6.64336 30.0565 206.265 274.604 274.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000512 1024 150 704 33984 1.44179 1.66912 30.7347 52.4715 86.3901 86.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 6.4e-05 512 360 384 86016 31.9555 6.63562 22.5677 206.264 267.67 267.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000512 1024 150 704 33792 1.43741 1.66643 19.2254 52.2671 74.669 74.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 6.4e-05 512 360 384 73728 31.5789 6.56179 17.454 198.201 254.046 254.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000512 1024 150 704 33696 1.44179 1.67245 15.5904 52.5023 71.2766 71.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 6.4e-05 512 360 384 73728 31.563 6.55523 16.0223 198.114 252.499 252.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.000512 1024 150 704 33792 1.44096 1.66848 14.4667 52.4102 70.057 70.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 6.4e-05 512 360 384 92160 31.4189 6.63872 18.5799 206.53 263.414 263.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.000512 1024 150 704 33120 1.4295 1.64486 12.5499 51.9907 67.6883 67.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 6.4e-05 512 360 384 93184 31.4804 6.66595 27.0216 207.092 272.519 272.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000512 1024 150 704 33936 1.44666 1.66707 28.992 52.517 84.694 84.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 6.4e-05 512 360 384 86016 31.2468 6.58246 16.3675 202.152 256.593 256.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000512 1024 150 704 33600 1.43373 1.65414 18.248 52.2486 73.6534 73.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 6.4e-05 512 360 384 86016 31.2914 6.58432 14.8359 202.381 255.341 255.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000512 1024 150 704 33600 1.43648 1.65069 15.5503 52.2212 70.9299 71.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 6.4e-05 512 360 384 57344 31.9323 6.44445 12.2555 192.644 243.525 243.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000512 1024 150 704 33152 1.43389 1.65274 13.5229 52.1102 68.7902 68.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 6.4e-05 512 360 384 71680 30.743 8.30982 14.3568 192.644 246.3 246.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000512 1024 150 704 33600 1.4392 1.66093 12.374 52.321 67.8653 67.9445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 6.4e-05 512 360 384 98304 31.3366 6.72144 28.4134 209.012 275.726 275.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000512 1024 150 704 33920 1.43974 1.66749 28.4381 52.4042 84.0249 84.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 6.4e-05 512 360 384 98304 31.3423 6.72563 19.1126 208.992 266.418 266.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000512 1024 150 704 33792 1.44202 1.67117 19.0504 52.476 74.709 74.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 6.4e-05 512 360 384 73728 31.5769 6.5577 12.1806 198.258 248.816 249.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000512 1024 150 704 33792 1.44054 1.66832 16.1678 52.4432 71.7906 71.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 6.4e-05 512 360 384 65536 32.2209 6.55904 10.2518 198.131 247.412 247.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000512 1024 150 704 33280 1.4295 1.64864 14.625 51.9684 69.7434 69.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 6.4e-05 512 360 384 40960 33.6032 6.45344 9.02566 192.845 242.171 242.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000512 1024 150 704 33280 1.43126 1.65091 13.6377 52.096 68.886 68.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 6.4e-05 512 360 384 49152 33.8278 8.3185 10.4133 198.25 251.056 251.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000512 1024 150 704 33024 1.4375 1.65274 12.5246 52.1481 67.8339 67.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 790 6.4e-05 512 360 384 53248 35.6551 6.73178 20.4196 208.981 272.034 272.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1030 0.000512 1024 150 768 33664 1.44922 1.66912 39.3923 52.5166 95.0973 95.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 6.4e-05 512 360 384 53248 35.5931 6.72816 16.2686 209.161 268.002 268.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 0.000512 1024 150 768 33600 1.44067 1.6695 29.5875 52.4943 85.2646 85.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 6.4e-05 512 360 384 49152 35.9611 6.72406 11.7502 209.16 263.844 264.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 0.000512 1024 150 768 33536 1.44189 1.66806 19.3044 52.4429 74.9299 75.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 6.4e-05 512 360 384 49152 35.4204 6.63552 10.6484 206.258 259.216 259.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 0.000512 1024 150 768 33408 1.43597 1.6639 15.8906 52.2709 71.3354 71.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 6.4e-05 512 360 384 49152 35.9543 6.71974 10.2104 209.204 262.331 262.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 0.000512 1024 150 768 33536 1.44176 1.67037 14.2739 52.5265 69.979 70.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 6.4e-05 512 360 384 40960 36.2258 6.62938 8.65978 206.472 258.236 258.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 0.000512 1024 150 768 33280 1.43536 1.66109 13.445 52.3116 68.9226 69.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 6.4e-05 512 360 384 24576 36.1887 6.55341 5.49469 198.25 246.734 246.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 0.000512 1024 150 768 33408 1.44134 1.67162 12.2954 52.439 67.9193 67.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 6.4e-05 512 360 384 28672 34.6293 6.4487 11.7798 192.758 245.87 246.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 0.000512 1024 150 768 33152 1.43133 1.6536 12.1491 52.1359 67.442 67.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 6.4e-05 512 360 384 32768 35.3254 6.54992 13.2956 198.314 253.734 253.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 0.000512 1024 150 768 32768 1.42912 1.64659 37.1307 52.018 92.3002 92.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 790 6.4e-05 512 360 360 86016 29.3254 6.44506 30.1226 192.624 258.771 258.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1030 0.000512 1024 150 720 33152 1.43155 1.64835 34.893 52.0973 90.1434 90.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 790 6.4e-05 512 360 384 57344 31.921 6.45354 20.8953 192.646 252.158 252.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1030 0.000512 1024 150 704 33152 1.43597 1.64986 33.7511 52.106 89.018 89.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 790 6.4e-05 512 360 350 71680 30.7467 6.45437 24.4297 192.815 254.697 254.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1030 0.000512 1024 150 700 33600 1.44128 1.66314 36.4026 52.3722 91.9501 92.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 790 6.4e-05 512 360 336 71680 30.7536 6.4545 23.6957 192.838 253.986 254.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1030 0.000512 1024 150 720 33600 1.44362 1.66205 37.4852 52.3741 93.0336 93.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 790 6.4e-05 512 360 352 114688 29.9467 6.72211 37.771 209.226 283.914 284.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1030 0.000512 1024 150 704 33792 1.44624 1.67046 35.077 52.5349 90.7997 90.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 6.4e-05 512 360 352 61440 34.2938 6.63574 29.0653 206.671 276.914 277.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1030 0.000512 1024 150 704 32640 1.43472 1.66022 46.9855 52.3081 102.458 102.537
