#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f910120 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
P_0x13f908360 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000101>;
P_0x13f9083a0 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v0x13f923080_0 .var "A1", 4 0;
v0x13f923150_0 .var "A2", 4 0;
v0x13f9231e0_0 .var "A3", 4 0;
v0x13f923290_0 .var "CLK", 0 0;
v0x13f923340_0 .net "RD1", 31 0, L_0x13f923940;  1 drivers
v0x13f923410_0 .net "RD2", 31 0, L_0x13f923c30;  1 drivers
v0x13f9234a0_0 .var "WD3", 31 0;
v0x13f923550_0 .var "WE3", 0 0;
v0x13f923600_0 .var/i "i", 31 0;
S_0x13f907e70 .scope module, "RF1" "RegisterFile" 2 16, 3 1 0, S_0x13f910120;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "WE3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
P_0x13f9052f0 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000000101>;
P_0x13f905330 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x13f923940 .functor BUFZ 32, L_0x13f923710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13f923c30 .functor BUFZ 32, L_0x13f923a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13f9106b0_0 .net "A1", 4 0, v0x13f923080_0;  1 drivers
v0x13f922660_0 .net "A2", 4 0, v0x13f923150_0;  1 drivers
v0x13f922700_0 .net "A3", 4 0, v0x13f9231e0_0;  1 drivers
v0x13f922790_0 .net "CLK", 0 0, v0x13f923290_0;  1 drivers
v0x13f922820_0 .net "RD1", 31 0, L_0x13f923940;  alias, 1 drivers
v0x13f9228f0_0 .net "RD2", 31 0, L_0x13f923c30;  alias, 1 drivers
v0x13f922990_0 .net "WD3", 31 0, v0x13f9234a0_0;  1 drivers
v0x13f922a40_0 .net "WE3", 0 0, v0x13f923550_0;  1 drivers
v0x13f922ae0_0 .net *"_ivl_0", 31 0, L_0x13f923710;  1 drivers
v0x13f922bf0_0 .net *"_ivl_10", 6 0, L_0x13f923ad0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f922ca0_0 .net *"_ivl_13", 1 0, L_0x130078058;  1 drivers
v0x13f922d50_0 .net *"_ivl_2", 6 0, L_0x13f9237e0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f922e00_0 .net *"_ivl_5", 1 0, L_0x130078010;  1 drivers
v0x13f922eb0_0 .net *"_ivl_8", 31 0, L_0x13f923a30;  1 drivers
v0x13f922f60 .array "regfile", 0 31, 31 0;
E_0x13f9093b0 .event posedge, v0x13f922790_0;
L_0x13f923710 .array/port v0x13f922f60, L_0x13f9237e0;
L_0x13f9237e0 .concat [ 5 2 0 0], v0x13f923080_0, L_0x130078010;
L_0x13f923a30 .array/port v0x13f922f60, L_0x13f923ad0;
L_0x13f923ad0 .concat [ 5 2 0 0], v0x13f923150_0, L_0x130078058;
    .scope S_0x13f907e70;
T_0 ;
    %wait E_0x13f9093b0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f922f60, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f907e70;
T_1 ;
    %wait E_0x13f9093b0;
    %load/vec4 v0x13f922a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13f922990_0;
    %load/vec4 v0x13f922700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f922f60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f910120;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x13f923290_0;
    %inv;
    %store/vec4 v0x13f923290_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13f910120;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f910120 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13f910120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f923290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f923550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f923600_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x13f923600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x13f923600_0;
    %pad/s 5;
    %store/vec4 v0x13f9231e0_0, 0, 5;
    %load/vec4 v0x13f923600_0;
    %store/vec4 v0x13f9234a0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x13f923600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f923600_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f923550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f923600_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x13f923600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 4000, 0;
    %vpi_func 2 40 "$urandom" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v0x13f923080_0, 0, 5;
    %delay 4000, 0;
    %vpi_func 2 41 "$urandom" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v0x13f923150_0, 0, 5;
    %load/vec4 v0x13f923600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f923600_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./RegisterFile.v";
