// Seed: 1439281687
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  tri id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wire  id_5
);
  wire  id_7;
  uwire id_8;
  wire  id_9 = id_2;
  module_0(
      id_9, id_9
  );
  always_ff @(id_8 or 1) id_0 <= 1;
endmodule
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    input tri id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    output wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input uwire id_14,
    output tri1 id_15,
    input wire id_16,
    output uwire id_17,
    output wor id_18,
    output wire id_19,
    output tri0 id_20,
    input wand id_21,
    input uwire id_22,
    input uwire id_23,
    input wor id_24,
    output wire id_25,
    input wire id_26,
    input wand id_27,
    output supply0 id_28,
    output wire id_29,
    input wor id_30,
    input supply0 id_31,
    output tri1 id_32,
    output tri1 id_33,
    output uwire id_34,
    input uwire id_35,
    input tri1 id_36,
    input uwire id_37
);
  always @(posedge (1) != -id_35 or posedge module_2[1])
    if ("") begin
      $display("");
      wait (1'b0);
    end
  assign id_12 = 1 !== id_22;
  wire id_39;
  module_0(
      id_19, id_0
  );
  wire id_40;
endmodule
