[{"DBLP title": "Shared-port register file architecture for low-energy VLIW processors.", "DBLP authors": ["Neeraj Goel", "Anshul Kumar", "Preeti Ranjan Panda"], "year": 2014, "doi": "https://doi.org/10.1145/2533397", "OA papers": [{"PaperId": "https://openalex.org/W2029077128", "PaperTitle": "Shared-port register file architecture for low-energy VLIW processors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Neeraj Goel", "Anshul Kumar", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Integrating profile-driven parallelism detection and machine-learning-based mapping.", "DBLP authors": ["Zheng Wang", "Georgios Tournavitis", "Bj\u00f6rn Franke", "Michael F. P. O'Boyle"], "year": 2014, "doi": "https://doi.org/10.1145/2579561", "OA papers": [{"PaperId": "https://openalex.org/W1987564528", "PaperTitle": "Integrating profile-driven parallelism detection and machine-learning-based mapping", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Lancaster University": 1.0, "Intel Barcelona Research Center, Spain#TAB#": 1.0, "University of Edinburgh": 2.0}, "Authors": ["Zheng Wang", "Georgios Tournavitis", "Bj\u00f6rn Franke", "Michael O'Boyle"]}]}, {"DBLP title": "Leveraging GPUs using cooperative loop speculation.", "DBLP authors": ["Mehrzad Samadi", "Amir Hormati", "Janghaeng Lee", "Scott A. Mahlke"], "year": 2014, "doi": "https://doi.org/10.1145/2579617", "OA papers": [{"PaperId": "https://openalex.org/W2088754683", "PaperTitle": "Leveraging GPUs using cooperative loop speculation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Google (United States)": 1.0}, "Authors": ["Mehrzad Samadi", "Amir Hormati", "Janghaeng Lee", "Scott Mahlke"]}]}, {"DBLP title": "Endurance-aware cache line management for non-volatile caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "year": 2014, "doi": "https://doi.org/10.1145/2579671", "OA papers": [{"PaperId": "https://openalex.org/W2076739924", "PaperTitle": "Endurance-aware cache line management for non-volatile caches", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pennsylvania State University": 2.0, "Qualcomm (United States)": 1.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"]}]}, {"DBLP title": "BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems.", "DBLP authors": ["Lei Liu", "Zehan Cui", "Yong Li", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "year": 2014, "doi": "https://doi.org/10.1145/2579672", "OA papers": [{"PaperId": "https://openalex.org/W2099280458", "PaperTitle": "BPM/BPM+", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"State Key Laboratory of Computer Architecture, ICT, CAS, China": 4.0, "State Key Laboratory of Computer Architecture, ICT, CAS, China; Graduate School, CAS, China": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Lei Liu", "Zehan Cui", "Yong Li", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"]}]}, {"DBLP title": "Trace transitioning and exception handling in a trace-based JIT compiler for java.", "DBLP authors": ["Christian H\u00e4ubl", "Christian Wimmer", "Hanspeter M\u00f6ssenb\u00f6ck"], "year": 2014, "doi": "https://doi.org/10.1145/2579673", "OA papers": [{"PaperId": "https://openalex.org/W2080508069", "PaperTitle": "Trace transitioning and exception handling in a trace-based JIT compiler for java", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Johannes Kepler University of Linz": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Christian H\u00e4ubl", "Christian Wimmer", "Hanspeter M\u00f6ssenb\u00f6ck"]}]}, {"DBLP title": "HMTT: A hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap.", "DBLP authors": ["Yongbing Huang", "Licheng Chen", "Zehan Cui", "Yuan Ruan", "Yungang Bao", "Mingyu Chen", "Ninghui Sun"], "year": 2014, "doi": "https://doi.org/10.1145/2579668", "OA papers": [{"PaperId": "https://openalex.org/W2147540684", "PaperTitle": "HMTT", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute of Computing Technology": 7.0}, "Authors": ["Yongbing Huang", "Li Chen", "Zehan Cui", "Yuan Ruan", "Yungang Bao", "Mingyu Chen", "Ninghui Sun"]}]}, {"DBLP title": "Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures.", "DBLP authors": ["Quan Chen", "Minyi Guo"], "year": 2014, "doi": "https://doi.org/10.1145/2579674", "OA papers": [{"PaperId": "https://openalex.org/W2055099017", "PaperTitle": "Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Shanghai Jiao Tong University": 2.0}, "Authors": ["Quan Chen", "Minyi Guo"]}]}, {"DBLP title": "Efficient hosted interpreters on the JVM.", "DBLP authors": ["G\u00fclfem Savrun-Yeni\u00e7eri", "Wei Zhang", "Huahan Zhang", "Eric Seckler", "Chen Li", "Stefan Brunthaler", "Per Larsen", "Michael Franz"], "year": 2014, "doi": "https://doi.org/10.1145/2532642", "OA papers": [{"PaperId": "https://openalex.org/W2033197452", "PaperTitle": "Efficient hosted interpreters on the JVM", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 8.0}, "Authors": ["G\u00fclfem Savrun-Yeni\u00e7eri", "Wei Zhang", "Huahan Zhang", "Eric Seckler", "Chen Li", "Stefan Brunthaler", "Per Larsen", "Michael Franz"]}]}, {"DBLP title": "Refresh pausing in DRAM memory systems.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "year": 2014, "doi": "https://doi.org/10.1145/2579669", "OA papers": [{"PaperId": "https://openalex.org/W2046826852", "PaperTitle": "Refresh pausing in DRAM memory systems", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Prashant Nair", "Chiachen Chou", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Tuning the continual flow pipeline architecture with virtual register renaming.", "DBLP authors": ["Komal Jothi", "Haitham Akkary"], "year": 2014, "doi": "https://doi.org/10.1145/2579675", "OA papers": [{"PaperId": "https://openalex.org/W2079746183", "PaperTitle": "Tuning the continual flow pipeline architecture with virtual register renaming", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"American University of Beirut": 2.0}, "Authors": ["Komal Jothi", "Haitham Akkary"]}]}, {"DBLP title": "Predicate-aware, makespan-preserving software pipelining of scheduling tables.", "DBLP authors": ["Thomas Carle", "Dumitru Potop-Butucaru"], "year": 2014, "doi": "https://doi.org/10.1145/2579676", "OA papers": [{"PaperId": "https://openalex.org/W2047686075", "PaperTitle": "Predicate-aware, makespan-preserving software pipelining of scheduling tables", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0}, "Authors": ["Thomas Carle", "Dumitru Potop-Butucaru"]}]}, {"DBLP title": "A scalable and near-optimal representation of access schemes for memory management.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2014, "doi": "https://doi.org/10.1145/2579677", "OA papers": [{"PaperId": "https://openalex.org/W2016647231", "PaperTitle": "A scalable and near-optimal representation of access schemes for memory management", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Patras": 3.0, "Imec": 0.5, "KU Leuven": 0.5}, "Authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios Kelefouras", "Costas E. Goutis"]}]}, {"DBLP title": "Automatic feature generation for machine learning-based optimising compilation.", "DBLP authors": ["Hugh Leather", "Edwin V. Bonilla", "Michael F. P. O'Boyle"], "year": 2014, "doi": "https://doi.org/10.1145/2536688", "OA papers": [{"PaperId": "https://openalex.org/W2101807486", "PaperTitle": "Automatic feature generation for machine learning--based optimising compilation", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Edinburgh": 2.0, "Data61": 0.5, "Australian National University": 0.5}, "Authors": ["Hugh Leather", "Edwin V. Bonilla", "Michael O'Boyle"]}]}, {"DBLP title": "Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage.", "DBLP authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2014, "doi": "https://doi.org/10.1145/2576877", "OA papers": [{"PaperId": "https://openalex.org/W2066498039", "PaperTitle": "Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Bern University of Applied Sciences": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of California, Riverside": 1.0, "Delft University of Technology": 1.0}, "Authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"]}]}, {"DBLP title": "A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures.", "DBLP authors": ["Bin Ren", "Todd Mytkowicz", "Gagan Agrawal"], "year": 2014, "doi": "https://doi.org/10.1145/2632215", "OA papers": [{"PaperId": "https://openalex.org/W1979790590", "PaperTitle": "A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The Ohio State University": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Bin Ren", "Todd Mytkowicz", "Gagan Agrawal"]}]}, {"DBLP title": "VGRIS: Virtualized GPU Resource Isolation and Scheduling in Cloud Gaming.", "DBLP authors": ["Zhengwei Qi", "Jianguo Yao", "Chao Zhang", "Miao Yu", "Zhizhou Yang", "Haibing Guan"], "year": 2014, "doi": "https://doi.org/10.1145/2632216", "OA papers": [{"PaperId": "https://openalex.org/W2015518316", "PaperTitle": "VGRIS: Virtualized GPU Resource Isolation and Scheduling in Cloud Gaming", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Shanghai Jiao Tong University": 6.0}, "Authors": ["Zhengwei Qi", "Jianguo Yao", "Chao Zhang", "Miao Yu", "Zhizhou Yang", "Haibing Guan"]}]}, {"DBLP title": "A Retargetable Static Binary Translator for the ARM Architecture.", "DBLP authors": ["Bor-Yeh Shen", "Wei-Chung Hsu", "Wuu Yang"], "year": 2014, "doi": "https://doi.org/10.1145/2629335", "OA papers": [{"PaperId": "https://openalex.org/W2064391085", "PaperTitle": "A Retargetable Static Binary Translator for the ARM Architecture", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Bor-Yeh Shen", "Wei-Chung Hsu", "Wuu Yang"]}]}, {"DBLP title": "Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Alexandra Ferrer\u00f3n-Labari", "Luis Montesano Del Campo", "Teresa Monreal Arnal", "V\u00edctor Vi\u00f1als Y\u00fafera"], "year": 2014, "doi": "https://doi.org/10.1145/2632217", "OA papers": [{"PaperId": "https://openalex.org/W2098817810", "PaperTitle": "Revisiting LP-NUCA Energy Consumption", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Qualcomm (United States)": 1.0, "Universidad de Zaragoza": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Dario Suarez Gracia", "Alexandra Ferrer\u00f3n", "Luis Montesano Del Campo", "Teresa Monreal", "V\u00edctor Vi\u00f1als Y\u00fafera"]}]}, {"DBLP title": "Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files.", "DBLP authors": ["Zhibin Liang", "Wei Zhang", "Yung-Cheng Ma"], "year": 2014, "doi": "https://doi.org/10.1145/2632218", "OA papers": [{"PaperId": "https://openalex.org/W1994185234", "PaperTitle": "Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tianjin University": 2.0, "Chang Gung University": 1.0}, "Authors": ["Zhibin Liang", "Wei Zhang", "Yung-Dae Ma"]}]}, {"DBLP title": "Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach.", "DBLP authors": ["Shuangde Fang", "Zidong Du", "Yuntan Fang", "Yuanjie Huang", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Huawei Li", "Yunji Chen", "Chengyong Wu"], "year": 2014, "doi": "https://doi.org/10.1145/2608253", "OA papers": [{"PaperId": "https://openalex.org/W2171601645", "PaperTitle": "Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"SKL Computer Architecture, ICT, CAS, China; Graduate School, CAS, China": 4.0, "Microsoft Research Asia (China)": 1.0, "Ghent University": 1.0, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "SKL Computer Architecture, ICT, CAS, China#TAB#": 3.0}, "Authors": ["Shuangde Fang", "Zidong Du", "Yuntan Fang", "Yuanjie Huang", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Huawei Li", "Yunji Chen", "Chengyong Wu"]}]}, {"DBLP title": "Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters.", "DBLP authors": ["Abdul Rahman Kaitoua", "Hazem M. Hajj", "Mazen A. R. Saghir", "Hassan Artail", "Haitham Akkary", "Mariette Awad", "Mageda Sharafeddine", "Khaleel W. Mershad"], "year": 2014, "doi": "https://doi.org/10.1145/2608199", "OA papers": [{"PaperId": "https://openalex.org/W1995383969", "PaperTitle": "Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"American University of Beirut": 7.0, "Texas A&M University at Qatar": 1.0}, "Authors": ["Abdulrahman Kaitoua", "Hazem Hajj", "Mazen A. R. Saghir", "Hassan Artail", "Haitham Akkary", "Mariette Awad", "Mageda Sharafeddine", "Khaleel Mershad"]}]}, {"DBLP title": "Preventing STT-RAM Last-Level Caches from Port Obstruction.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1145/2633046", "OA papers": [{"PaperId": "https://openalex.org/W2052391539", "PaperTitle": "Preventing STT-RAM Last-Level Caches from Port Obstruction", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 2.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Effective Transactional Memory Execution Management for Improved Concurrency.", "DBLP authors": ["Miguel A. Gonzalez-Mesa", "Eladio Guti\u00e9rrez", "Emilio L. Zapata", "Oscar G. Plata"], "year": 2014, "doi": "https://doi.org/10.1145/2633048", "OA papers": [{"PaperId": "https://openalex.org/W2047625235", "PaperTitle": "Effective Transactional Memory Execution Management for Improved Concurrency", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Malaga": 4.0}, "Authors": ["Miguel A. Gonzalez-Mesa", "Eladio Gutierrez", "Emilio L. Zapata", "Oscar Plata"]}]}, {"DBLP title": "Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment.", "DBLP authors": ["Rakesh Kumar", "Alejandro Mart\u00ednez", "Antonio Gonz\u00e1lez"], "year": 2014, "doi": "https://doi.org/10.1145/2629681", "OA papers": [{"PaperId": "https://openalex.org/W2002991280", "PaperTitle": "Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "FC Barcelona": 1.0, "[Intel Barcelona Research Center, Intel Laboratories, UPC, Barcelona, Spain]": 1.0}, "Authors": ["Rakesh Kumar", "Alejandro Mart\u00ednez", "Antonio Paz Gonz\u00e1lez"]}]}, {"DBLP title": "FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories.", "DBLP authors": ["Stefano Di Carlo", "Salvatore Galfano", "Marco Indaco", "Paolo Prinetto", "Davide Bertozzi", "Piero Olivo", "Cristian Zambelli"], "year": 2014, "doi": "https://doi.org/10.1145/2631919", "OA papers": [{"PaperId": "https://openalex.org/W2041662986", "PaperTitle": "FLARES", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Ferrara": 3.0}, "Authors": ["Stefano Di Carlo", "Salvatore Galfano", "Marco Indaco", "Paolo Prinetto", "Davide Bertozzi", "Piero Olivo", "Cristian Zambelli"]}]}, {"DBLP title": "Automated Fine-Grained CPU Provisioning for Virtual Machines.", "DBLP authors": ["Davide B. Bartolini", "Filippo Sironi", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2014, "doi": "https://doi.org/10.1145/2637480", "OA papers": [{"PaperId": "https://openalex.org/W1990731757", "PaperTitle": "Automated Fine-Grained CPU Provisioning for Virtual Machines", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Davide B. Bartolini", "Filippo Sironi", "Donatella Sciuto", "Marco D. Santambrogio"]}]}, {"DBLP title": "An Evaluation of High-Level Mechanistic Core Models.", "DBLP authors": ["Trevor E. Carlson", "Wim Heirman", "Stijn Eyerman", "Ibrahim Hur", "Lieven Eeckhout"], "year": 2014, "doi": "https://doi.org/10.1145/2629677", "OA papers": [{"PaperId": "https://openalex.org/W2154001575", "PaperTitle": "An Evaluation of High-Level Mechanistic Core Models", "Year": 2014, "CitationCount": 222, "EstimatedCitation": 222, "Affiliations": {"Ghent University": 3.0, "Intel ExaScience Lab, Leuven, Belgium": 2.0}, "Authors": ["Trevor E. Carlson", "Wim Heirman", "Stijn Eyerman", "Ibrahim Hur", "Lieven Eeckhout"]}]}, {"DBLP title": "NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages.", "DBLP authors": ["Farrukh Hijaz", "Omer Khan"], "year": 2014, "doi": "https://doi.org/10.1145/2631918", "OA papers": [{"PaperId": "https://openalex.org/W2047216488", "PaperTitle": "NUCA-L1", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Farrukh Hijaz", "Omer Khan"]}]}, {"DBLP title": "Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages.", "DBLP authors": ["Andi Drebes", "Karine Heydemann", "Nathalie Drach", "Antoniu Pop", "Albert Cohen"], "year": 2014, "doi": "https://doi.org/10.1145/2641764", "OA papers": [{"PaperId": "https://openalex.org/W2159184943", "PaperTitle": "Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Sorbonne University": 1.5, "Universit\u00e9 Paris Cit\u00e9": 1.5, "University of Manchester": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Andi Drebes", "Karine Heydemann", "Nathalie Drach", "Antoniu Pop", "Albert Cohen"]}]}, {"DBLP title": "EFGR: An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices.", "DBLP authors": ["Venkata Kalyan Tavva", "Ravi Kasha", "Madhu Mutyam"], "year": 2014, "doi": "https://doi.org/10.1145/2656340", "OA papers": [{"PaperId": "https://openalex.org/W2033846827", "PaperTitle": "EFGR", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Madras": 3.0}, "Authors": ["Venkata Kalyan Tavva", "Ravi Kasha", "Madhu Mutyam"]}]}, {"DBLP title": "Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection.", "DBLP authors": ["Gulay Yalcin", "Oguz Ergin", "Emrah Islek", "Osman Sabri Unsal", "Adri\u00e1n Cristal"], "year": 2014, "doi": "https://doi.org/10.1145/2656341", "OA papers": [{"PaperId": "https://openalex.org/W2013033442", "PaperTitle": "Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "TOBB University of Economics and Technology": 2.0}, "Authors": ["Gulay Yalcin", "Oguz Ergin", "Eylul Ece Islek", "Osman Unsal", "Adrian Cristal"]}]}, {"DBLP title": "Hardware Fault Recovery for I/O Intensive Applications.", "DBLP authors": ["Pradeep Ramachandran", "Siva Kumar Sastry Hari", "Man-Lap Li", "Sarita V. Adve"], "year": 2014, "doi": "https://doi.org/10.1145/2656342", "OA papers": [{"PaperId": "https://openalex.org/W1997195086", "PaperTitle": "Hardware Fault Recovery for I/O Intensive Applications", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United States)": 1.0, "Nvidia (United States)": 1.0, "Latham & Watkins (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Pradeep Ramachandran", "Siva Kumar Sastry Hari", "Man-Lap Li", "Sarita V. Adve"]}]}, {"DBLP title": "Multiprogram Throughput Metrics: A Systematic Approach.", "DBLP authors": ["Stijn Eyerman", "Pierre Michaud", "Wouter Rogiest"], "year": 2014, "doi": "https://doi.org/10.1145/2663346", "OA papers": [{"PaperId": "https://openalex.org/W2070744914", "PaperTitle": "Multiprogram Throughput Metrics", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ghent University": 2.0, "Inria Rennes - Bretagne Atlantique Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Stijn Eyerman", "Pierre Michaud", "Wouter Rogiest"]}]}, {"DBLP title": "Bones: An Automatic Skeleton-Based C-to-CUDA Compiler for GPUs.", "DBLP authors": ["Cedric Nugteren", "Henk Corporaal"], "year": 2014, "doi": "https://doi.org/10.1145/2665079", "OA papers": [{"PaperId": "https://openalex.org/W2033485113", "PaperTitle": "Bones", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Eindhoven University of Technology": 2.0}, "Authors": ["Cedric Nugteren", "Henk Corporaal"]}]}, {"DBLP title": "Building and Optimizing MRAM-Based Commodity Memories.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1145/2667105", "OA papers": [{"PaperId": "https://openalex.org/W1984195439", "PaperTitle": "Building and Optimizing MRAM-Based Commodity Memories", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 1.0, "Qualcomm (United Kingdom)": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Revisiting the Complexity of Hardware Cache Coherence and Some Implications.", "DBLP authors": ["Rakesh Komuravelli", "Sarita V. Adve", "Ching-Tsun Chou"], "year": 2014, "doi": "https://doi.org/10.1145/2663345", "OA papers": [{"PaperId": "https://openalex.org/W2095319311", "PaperTitle": "Revisiting the Complexity of Hardware Cache Coherence and Some Implications", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 1.0}, "Authors": ["Rakesh Komuravelli", "Sarita V. Adve", "Ching-Tsun Chou"]}]}, {"DBLP title": "Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy.", "DBLP authors": ["Gabriel Rodr\u00edguez", "Juan Touri\u00f1o", "Mahmut T. Kandemir"], "year": 2014, "doi": "https://doi.org/10.1145/2669556", "OA papers": [{"PaperId": "https://openalex.org/W1986890602", "PaperTitle": "Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of A Coru\u00f1a": 2.0, "Pennsylvania State University": 1.0}, "Authors": ["Gabriel Rodr\u00edguez", "Juan Touri\u00f1o", "Mahmut Kandemir"]}]}, {"DBLP title": "Topological Characterization of Hamming and Dragonfly Networks and Its Implications on Routing.", "DBLP authors": ["Cristobal Camarero", "Enrique Vallejo", "Ram\u00f3n Beivide"], "year": 2014, "doi": "https://doi.org/10.1145/2677038", "OA papers": [{"PaperId": "https://openalex.org/W1979056866", "PaperTitle": "Topological Characterization of Hamming and Dragonfly Networks and Its Implications on Routing", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Cristobal Camarero", "Enrique Vallejo", "Ramon Beivide"]}]}, {"DBLP title": "Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories.", "DBLP authors": ["HanBin Yoon", "Justin Meza", "Naveen Muralimanohar", "Norman P. Jouppi", "Onur Mutlu"], "year": 2014, "doi": "https://doi.org/10.1145/2669365", "OA papers": [{"PaperId": "https://openalex.org/W2027435840", "PaperTitle": "Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories", "Year": 2014, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Carnegie Mellon University": 3.0, "Hewlett-Packard (United States)": 1.0, "Google (United States)": 1.0}, "Authors": ["HanBin Yoon", "Justin Meza", "Naveen Muralimanohar", "Norman P. Jouppi", "Onur Mutlu"]}]}, {"DBLP title": "Efficient Out-of-Order Execution of Guarded ISAs.", "DBLP authors": ["Nathana\u00ebl Pr\u00e9millieu", "Andr\u00e9 Seznec"], "year": 2014, "doi": "https://doi.org/10.1145/2677037", "OA papers": [{"PaperId": "https://openalex.org/W2049815754", "PaperTitle": "Efficient Out-of-Order Execution of Guarded ISAs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ARM (United Kingdom)": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Nathanael Premillieu", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Automatic and Portable Mapping of Data Parallel Programs to OpenCL for GPU-Based Heterogeneous Systems.", "DBLP authors": ["Zheng Wang", "Dominik Grewe", "Michael F. P. O'Boyle"], "year": 2014, "doi": "https://doi.org/10.1145/2677036", "OA papers": [{"PaperId": "https://openalex.org/W2070897293", "PaperTitle": "Automatic and Portable Mapping of Data Parallel Programs to OpenCL for GPU-Based Heterogeneous Systems", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Lancaster University": 1.0, "University of Edinburgh": 2.0}, "Authors": ["Zheng Wang", "Dominik Grewe", "Michael W. O'Boyle"]}]}, {"DBLP title": "Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks.", "DBLP authors": ["Dan He", "Fang Wang", "Hong Jiang", "Dan Feng", "Jingning Liu", "Wei Tong", "Zheng Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2677160", "OA papers": [{"PaperId": "https://openalex.org/W1988725660", "PaperTitle": "Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 5.333333333333333, "Nanchang Hangkong University": 0.3333333333333333, "Huazhong University of Science and Technology": 0.3333333333333333, "University of Nebraska\u2013Lincoln": 1.0}, "Authors": ["Dan He", "Fang Wang", "Hong Jiang", "Dan Feng", "Jingning Liu", "Wei Tong", "Zheng Gang Zhang"]}]}, {"DBLP title": "MAPS: Optimizing Massively Parallel Applications Using Device-Level Memory Abstraction.", "DBLP authors": ["Eri Rubin", "Ely Levy", "Amnon Barak", "Tal Ben-Nun"], "year": 2014, "doi": "https://doi.org/10.1145/2680544", "OA papers": [{"PaperId": "https://openalex.org/W2030961306", "PaperTitle": "MAPS", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Hebrew University of Jerusalem": 4.0}, "Authors": ["Eri Rubin", "Ely Levy", "Amnon Barak", "Tal Ben-Nun"]}]}]