
*** Running vivado
    with args -log userMapTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source userMapTop.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jun 21 16:20:37 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source userMapTop.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 666.586 ; gain = 236.281
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top userMapTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1554.855 ; gain = 445.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'userMapTop' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/sources_1/new/userMapTop.v:3]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1329]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_1_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_1_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_intc_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_intc_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1994]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:145]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:360]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:360]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:360]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:360]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_0' has 56 connections declared, but only 52 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:360]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:145]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:415]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:630]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:630]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:630]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:630]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_1' has 56 connections declared, but only 52 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:630]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:415]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:685]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:685]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_E2VWV5' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:817]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_E2VWV5' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:817]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1183]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1183]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (15) of module 'system_xbar_0' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:2941]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (15) of module 'system_xbar_0' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:2945]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1994]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:949]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1095]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'system_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1095]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1141]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'system_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1141]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1166]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1166]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'system_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:949]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_xlconcat_0' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_xlconcat_0' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_reset_inv_0_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_reset_inv_0_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_1_100M_0' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1983]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1983]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1983]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/synth/system.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spram_2048x32' [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/spram_2048x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spram_2048x32' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/.Xil/Vivado-15864-ST04/realtime/spram_2048x32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ax_reg' [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/ax_reg.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ax_reg' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/ax_reg.v:32]
INFO: [Synth 8-6157] synthesizing module 'pwm_top' [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/pwm_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'mcu_pwm' [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/mcu_pwm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mcu_pwm' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/mcu_pwm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pwm_top' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/userMap_Verilog_source/pwm_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'userMapTop' (0#1) [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/sources_1/new/userMapTop.v:3]
WARNING: [Synth 8-7129] Port din[31] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[27] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[26] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[25] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[24] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[23] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[22] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[21] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[20] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[19] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[18] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[17] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[16] in module ax_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.223 ; gain = 568.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.223 ; gain = 568.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.223 ; gain = 568.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1677.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_gpio_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_gpio_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0_in_context.xdc] for cell 'system_wrapper/system_i/axi_bram_ctrl_1'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_1_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_1_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_1_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_1_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_wrapper/system_i/mdm_1'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_wrapper/system_i/mdm_1'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_wrapper/system_i/clk_wiz_1'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_wrapper/system_i/clk_wiz_1'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_reset_inv_0_0/system_reset_inv_0_0/system_reset_inv_0_0_in_context.xdc] for cell 'system_wrapper/system_i/reset_inv_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_reset_inv_0_0/system_reset_inv_0_0/system_reset_inv_0_0_in_context.xdc] for cell 'system_wrapper/system_i/reset_inv_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/ip/spram_2048x32/spram_2048x32/spram_2048x32_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/ip/spram_2048x32/spram_2048x32/spram_2048x32_in_context.xdc] for cell 'mem1'
Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/constrs_1/new/userMapTop.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/constrs_1/new/userMapTop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/constrs_1/new/userMapTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/userMapTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/userMapTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1757.516 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_wrapper/system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_wrapper/system_i/reset_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |spram_2048x32                  |         1|
|2     |system_axi_bram_ctrl_0_0       |         1|
|3     |system_axi_bram_ctrl_1_0       |         1|
|4     |system_axi_gpio_0_0            |         1|
|5     |system_axi_uartlite_0_0        |         1|
|6     |system_clk_wiz_1_0             |         1|
|7     |system_mdm_1_0                 |         1|
|8     |system_microblaze_0_0          |         1|
|9     |system_microblaze_0_axi_intc_0 |         1|
|10    |system_xbar_0                  |         1|
|11    |system_auto_pc_0               |         1|
|12    |system_auto_pc_1               |         1|
|13    |system_reset_inv_0_0           |         1|
|14    |system_rst_clk_wiz_1_100M_0    |         1|
|15    |system_dlmb_bram_if_cntlr_0    |         1|
|16    |system_dlmb_v10_0              |         1|
|17    |system_ilmb_bram_if_cntlr_0    |         1|
|18    |system_ilmb_v10_0              |         1|
|19    |system_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |spram_2048x32                |     1|
|2     |system_auto_pc               |     2|
|4     |system_axi_bram_ctrl_0       |     1|
|5     |system_axi_bram_ctrl_1       |     1|
|6     |system_axi_gpio_0            |     1|
|7     |system_axi_uartlite_0        |     1|
|8     |system_clk_wiz_1             |     1|
|9     |system_dlmb_bram_if_cntlr    |     1|
|10    |system_dlmb_v10              |     1|
|11    |system_ilmb_bram_if_cntlr    |     1|
|12    |system_ilmb_v10              |     1|
|13    |system_lmb_bram              |     1|
|14    |system_mdm_1                 |     1|
|15    |system_microblaze_0          |     1|
|16    |system_microblaze_0_axi_intc |     1|
|17    |system_reset_inv_0           |     1|
|18    |system_rst_clk_wiz_1_100M    |     1|
|19    |system_xbar                  |     1|
|20    |CARRY4                       |    24|
|21    |LUT1                         |     1|
|22    |LUT2                         |    72|
|23    |LUT3                         |     9|
|24    |LUT4                         |   101|
|25    |LUT5                         |    17|
|26    |LUT6                         |    74|
|27    |FDCE                         |   176|
|28    |FDPE                         |    12|
|29    |IBUF                         |     2|
|30    |OBUF                         |     9|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.355 ; gain = 568.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1758.355 ; gain = 649.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1758.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ba40993
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1758.355 ; gain = 1049.797
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1758.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/synth_1/userMapTop.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file userMapTop_utilization_synth.rpt -pb userMapTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 16:21:48 2024...
