# Create project and configure IP
create_project system ./build_system -part xc7z020clg400-2
set_property  ip_repo_paths  . [current_project]
update_ip_catalog -rebuild




# Create block design and add main IPs
create_bd_design "system"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:forward:1.0 forward
create_bd_cell -type ip -vlnv xilinx.com:hls:backward:1.0 backward
create_bd_cell -type ip -vlnv xilinx.com:hls:grad_extractor:1.0 grad_extractor
create_bd_cell -type ip -vlnv xilinx.com:hls:param_loader:1.0 param_loader
endgroup





# ZYNQ system
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {$system_clk_mhz} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {32} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {32} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}] [get_bd_cells processing_system7_0]
endgroup





# Reset ip
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
endgroup





# Clock & Reset
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins param_loader/ap_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins param_loader/ap_rst_n]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins grad_extractor/ap_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins grad_extractor/ap_rst_n]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins forward/ap_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins forward/ap_rst_n]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins backward/ap_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins backward/ap_rst_n]
endgroup





# Control IP
startgroup
create_bd_cell -type ip -vlnv h1msk.cc:fpga_nn.hls:ap_controller:1.0 apcon_fw
connect_bd_intf_net [get_bd_intf_pins apcon_fw/ap_ctrl] [get_bd_intf_pins forward/ap_ctrl]
connect_bd_net [get_bd_pins apcon_fw/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins apcon_fw/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
create_bd_cell -type ip -vlnv h1msk.cc:fpga_nn.hls:ap_controller:1.0 apcon_bw
connect_bd_intf_net [get_bd_intf_pins apcon_bw/ap_ctrl] [get_bd_intf_pins backward/ap_ctrl]
connect_bd_net [get_bd_pins apcon_bw/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins apcon_bw/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
create_bd_cell -type ip -vlnv h1msk.cc:fpga_nn.hls:ap_controller:1.0 apcon_param
connect_bd_intf_net [get_bd_intf_pins apcon_param/ap_ctrl] [get_bd_intf_pins param_loader/ap_ctrl]
connect_bd_net [get_bd_pins apcon_param/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins apcon_param/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
create_bd_cell -type ip -vlnv h1msk.cc:fpga_nn.hls:ap_controller:1.0 apcon_grad
connect_bd_intf_net [get_bd_intf_pins apcon_grad/ap_ctrl] [get_bd_intf_pins grad_extractor/ap_ctrl]
connect_bd_net [get_bd_pins apcon_grad/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins apcon_grad/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
endgroup





# Create memories and their connections
startgroup
$memory_scripts
endgroup





# Memory reset signals
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat_param_reset
set_property -dict [list CONFIG.NUM_PORTS {$param_count}] [get_bd_cells concat_param_reset]
$param_rsta_busy_out_scripts
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_param_reset
set_property -dict [list CONFIG.C_SIZE {$param_count} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells reduce_param_reset]
connect_bd_net [get_bd_pins reduce_param_reset/Op1] [get_bd_pins concat_param_reset/dout]

create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat_grad_reset
set_property -dict [list CONFIG.NUM_PORTS {$param_count}] [get_bd_cells concat_grad_reset]
$grad_rsta_busy_out_scripts
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_grad_reset
set_property -dict [list CONFIG.C_SIZE {$param_count} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells reduce_grad_reset]
connect_bd_net [get_bd_pins reduce_grad_reset/Op1] [get_bd_pins concat_grad_reset/dout]
endgroup





# Create caches and their connections
startgroup
$cache_scripts
endgroup





# AXI Interconnect fw&param_loader <==> HP0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property name axi_mem_intercon_fw_pl [get_bd_cells axi_mem_intercon]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon_fw_pl]
connect_bd_intf_net [get_bd_intf_pins param_loader/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon_fw_pl/S01_AXI]
connect_bd_net [get_bd_pins axi_mem_intercon_fw_pl/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon_fw_pl/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
endgroup





# AXI Interconnect bw&grad_extractor <==> HP1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0} Clk_slave {Auto} Clk_xbar {Auto} Master {/backward/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
set_property name axi_mem_intercon_bw_ge [get_bd_cells axi_mem_intercon]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon_bw_ge]
connect_bd_intf_net [get_bd_intf_pins grad_extractor/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon_bw_ge/S01_AXI]
assign_bd_address -target_address_space /grad_extractor/Data_m_axi_gmem [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
connect_bd_net [get_bd_pins axi_mem_intercon_bw_ge/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon_bw_ge/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
endgroup





# AXI Slave GP 0 to DMAs
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward/s_axi_control} ddr_seg {0x4000_0000} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins forward/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/backward/s_axi_control} ddr_seg {0x4001_0000} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins backward/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/param_loader/s_axi_control} ddr_seg {0x4002_0000} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins param_loader/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/grad_extractor/s_axi_control} ddr_seg {0x4003_0000} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins grad_extractor/s_axi_control]
endgroup





# GPIO Connection
startgroup
create_bd_cell -type ip -vlnv h1msk.cc:fpga_nn.hls:gpio_connection:1.0 gpio_connection
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GPIO_0] [get_bd_intf_pins gpio_connection/GPIO]
connect_bd_net [get_bd_pins gpio_connection/fw_start] [get_bd_pins apcon_fw/start_trig]
connect_bd_net [get_bd_pins gpio_connection/fw_idle] [get_bd_pins apcon_fw/idle]
connect_bd_net [get_bd_pins gpio_connection/fw_done] [get_bd_pins apcon_fw/finish]

connect_bd_net [get_bd_pins gpio_connection/bw_start] [get_bd_pins apcon_bw/start_trig]
connect_bd_net [get_bd_pins gpio_connection/bw_idle] [get_bd_pins apcon_bw/idle]
connect_bd_net [get_bd_pins gpio_connection/bw_done] [get_bd_pins apcon_bw/finish]

connect_bd_net [get_bd_pins gpio_connection/param_start] [get_bd_pins apcon_param/start_trig]
connect_bd_net [get_bd_pins gpio_connection/param_idle] [get_bd_pins apcon_param/idle]
connect_bd_net [get_bd_pins gpio_connection/param_done] [get_bd_pins apcon_param/finish]

connect_bd_net [get_bd_pins gpio_connection/grad_start] [get_bd_pins apcon_grad/start_trig]
connect_bd_net [get_bd_pins gpio_connection/grad_idle] [get_bd_pins apcon_grad/idle]
connect_bd_net [get_bd_pins gpio_connection/grad_done] [get_bd_pins apcon_grad/finish]

connect_bd_net [get_bd_pins forward/cache_en] [get_bd_pins gpio_connection/cache_en]
connect_bd_net [get_bd_pins gpio_connection/param_reset_busy] [get_bd_pins reduce_param_reset/Res]
connect_bd_net [get_bd_pins gpio_connection/grad_reset_busy] [get_bd_pins reduce_grad_reset/Res]
$bram_mux_sel_connections

$bram_rst_connections
endgroup





# Interrupts





regenerate_bd_layout

# Todo: Connect other ports

save_bd_design

generate_target all [get_files  ./build_system/system.srcs/sources_1/bd/system/system.bd]
make_wrapper -files [get_files ./build_system/system.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse ./build_system/system.gen/sources_1/bd/system/hdl/system_wrapper.v

reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2

# Todo: synthesis, implement, export

exit
