// Seed: 2588567363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri id_3;
  input wire id_2;
  input wire id_1;
  wor id_5 = -1 && id_3;
  assign id_3 = 1;
  parameter id_6 = -1 == "";
  assign module_1.id_5 = 0;
  logic id_7 = id_6;
  wire  id_8;
  ;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
