INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN-sourcecode/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:39:07 CST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
Execute       create_platform xc7a200tfbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.35 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.43 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     source directives.tcl 
Execute       set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute       set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute       set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute       set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute       set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute       set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute       set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute       set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute       set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Command   ap_source done; 0.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN-sourcecode/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:39:37 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.43 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.59 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.51 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.79 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN-sourcecode/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:40:04 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.43 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.59 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.13 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.67 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.67 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 11.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN-sourcecode/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:40:41 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.42 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.59 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.01 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN-sourcecode/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:41:08 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.39 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.55 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.4 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.93 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.93 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 15.65 sec.
Execute cleanup_all 
