Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,93
design__inferred_latch__count,0
design__instance__count,3393
design__instance__area,39151.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.014324052259325981
power__switching__total,0.016688484698534012
power__leakage__total,0.0000016091576071630698
power__total,0.03101414628326893
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2618576540831395
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2618576540831395
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10953432915160417
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.370930519021508
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109534
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,13.370931
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2756170092389432
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2756170092389432
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6181071385233079
timing__setup__ws__corner:nom_slow_1p08V_125C,4.570370877783426
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.618107
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,4.570371
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2661969886531873
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2661969886531873
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29704312073042904
timing__setup__ws__corner:nom_typ_1p20V_25C,10.093986376896968
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297043
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,10.093987
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2618576540831395
clock__skew__worst_setup,0.2618576540831395
timing__hold__ws,0.10953432915160417
timing__setup__ws,4.570370877783426
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109534
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.570371
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3393
design__instance__area__stdcell,39151.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.651333
design__instance__utilization__stdcell,0.651333
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,111
design__instance__area__class:inverter,644.112
design__instance__count__class:sequential_cell,78
design__instance__area__class:sequential_cell,3679.6
design__instance__count__class:multi_input_combinational_cell,2861
design__instance__area__class:multi_input_combinational_cell,30670.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,319
design__instance__area__class:timing_repair_buffer,3960.84
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,87704.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,91
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
design__instance__area__class:antenna_cell,16.3296
route__net,3485
route__net__special,2
route__drc_errors__iter:0,2058
route__wirelength__iter:0,97168
route__drc_errors__iter:1,1213
route__wirelength__iter:1,96416
route__drc_errors__iter:2,1081
route__wirelength__iter:2,96156
route__drc_errors__iter:3,307
route__wirelength__iter:3,95666
route__drc_errors__iter:4,52
route__wirelength__iter:4,95646
route__drc_errors__iter:5,2
route__wirelength__iter:5,95663
route__drc_errors__iter:6,0
route__wirelength__iter:6,95654
route__drc_errors,0
route__wirelength,95654
route__vias,22883
route__vias__singlecut,22883
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,318.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,55
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,55
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,55
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19895
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19981
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00104893
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000940683
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000173536
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000940683
design_powergrid__voltage__worst,0.000940683
design_powergrid__voltage__worst__net:VPWR,1.19895
design_powergrid__drop__worst,0.00104893
design_powergrid__drop__worst__net:VPWR,0.00104893
design_powergrid__voltage__worst__net:VGND,0.000940683
design_powergrid__drop__worst__net:VGND,0.000940683
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001900000000000000104603825601401467793039046227931976318359375
ir__drop__worst,0.00104999999999999993512134199846741466899402439594268798828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
