10

dir
34
https://asim.csail.mit.edu/svn/leap-platforms-usrp/branches/v11.10/tools/leap-platforms-usrp/usrp2/opencores/i2c/rtl/verilog
https://asim.csail.mit.edu/svn/leap-platforms-usrp



2011-03-21T18:38:25.159199Z
3
mcn02














751fde84-ef8c-429c-bd22-514f4c0f7ffb

i2c_master_byte_ctrl.v
file




2012-11-05T18:26:42.231757Z
3206348807a41607b17154eb82efbfb7
2011-03-21T18:38:25.159199Z
3
mcn02





















10547

i2c_master_defines.v
file




2012-11-05T18:26:42.231757Z
96c43ffc0443f1f29cf336c46bd1840d
2011-03-21T18:38:25.159199Z
3
mcn02





















3219

timescale.v
file




2012-11-05T18:26:42.231757Z
37271dfad171745685f638454b851a03
2011-03-21T18:38:25.159199Z
3
mcn02





















23

i2c_master_bit_ctrl.v
file




2012-11-05T18:26:42.231757Z
a29d7f48523ae2d51a3805880aebf3d6
2011-03-21T18:38:25.159199Z
3
mcn02





















17487

i2c_master_top.v
file




2012-11-05T18:26:42.231757Z
6fe5f71b45eb790c91524474baf5f41a
2011-03-21T18:38:25.159199Z
3
mcn02





















10108

