/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire [11:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_4z & celloutsig_1_1z[2]);
  assign celloutsig_1_12z = ~celloutsig_1_3z[11];
  assign celloutsig_1_16z = ~celloutsig_1_3z[10];
  assign celloutsig_0_16z = ~celloutsig_0_15z[2];
  assign celloutsig_0_22z = ~celloutsig_0_21z[1];
  assign celloutsig_0_28z = ~celloutsig_0_20z;
  assign celloutsig_1_18z = ~((in_data[157] | celloutsig_1_17z) & celloutsig_1_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_11z) & celloutsig_0_8z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[5] | celloutsig_1_1z[1]) & (celloutsig_1_0z[2] | celloutsig_1_1z[0]));
  assign celloutsig_0_53z = celloutsig_0_30z[1] | ~(celloutsig_0_19z[10]);
  assign celloutsig_1_4z = celloutsig_1_1z[2] | ~(in_data[113]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_2z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z[0] ^ celloutsig_0_3z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[25:23];
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z } & { celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[34:30], celloutsig_0_0z, celloutsig_0_2z, _00_ } / { 1'h1, in_data[6:3], celloutsig_0_0z, celloutsig_0_2z, _00_[2:1], in_data[0] };
  assign celloutsig_0_30z = { 2'h3, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_14z } / { 1'h1, celloutsig_0_23z[8:0], 1'h1 };
  assign celloutsig_0_6z = { in_data[88], celloutsig_0_2z, celloutsig_0_4z } == in_data[27:23];
  assign celloutsig_1_7z = celloutsig_1_0z[5:0] <= { in_data[139:136], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_0z[7:6], celloutsig_1_4z, celloutsig_1_16z } <= in_data[183:180];
  assign celloutsig_0_20z = celloutsig_0_11z & ~(celloutsig_0_17z[5]);
  assign celloutsig_0_15z = celloutsig_0_12z % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_17z = { in_data[68:62], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_16z } % { 1'h1, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_13z[2], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_15z } % { 1'h1, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_2z = in_data[20:18] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_31z = { celloutsig_0_29z[3:1], celloutsig_0_18z, celloutsig_0_28z } % { 1'h1, celloutsig_0_17z[7:4] };
  assign celloutsig_1_2z = in_data[172:163] % { 1'h1, in_data[106:102], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_15z[8:1] % { 1'h1, celloutsig_1_3z[12:6] };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_74z = celloutsig_0_54z ? celloutsig_0_5z[8:5] : celloutsig_0_29z;
  assign celloutsig_1_1z = celloutsig_1_0z[5] ? in_data[185:182] : { celloutsig_1_0z[7:6], 1'h0, celloutsig_1_0z[4] };
  assign celloutsig_0_75z = ~ { celloutsig_0_40z[10:8], celloutsig_0_40z[11], celloutsig_0_40z[6:0], celloutsig_0_53z };
  assign celloutsig_0_21z = ~ { _00_[1:0], celloutsig_0_14z };
  assign celloutsig_0_19z = { in_data[47], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_8z } | { in_data[65:55], celloutsig_0_16z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, _00_, in_data[48:46], celloutsig_0_0z };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_7z = | { in_data[60:58], celloutsig_0_6z };
  assign celloutsig_0_32z = | { celloutsig_0_19z[2:0], celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_31z };
  assign celloutsig_0_3z = celloutsig_0_0z[1] & celloutsig_0_2z[0];
  assign celloutsig_1_0z = in_data[176:169] <<< in_data[144:137];
  assign celloutsig_1_5z = celloutsig_1_2z[3:0] <<< in_data[138:135];
  assign celloutsig_0_10z = celloutsig_0_2z <<< { in_data[69], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[46:44] ~^ in_data[43:41];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } ~^ in_data[111:98];
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z } ~^ { celloutsig_0_10z[1:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_13z ~^ { celloutsig_0_21z[1:0], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_14z[9:3], celloutsig_1_6z, celloutsig_1_12z } ^ { celloutsig_1_3z[7:0], celloutsig_1_10z };
  assign celloutsig_0_54z = ~((celloutsig_0_19z[10] & 1'h1) | celloutsig_0_53z);
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_3z) | celloutsig_0_7z);
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_0z[0]) | celloutsig_1_8z);
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_4z);
  assign { celloutsig_0_40z[4], celloutsig_0_40z[6], celloutsig_0_40z[3:1], celloutsig_0_40z[11], celloutsig_0_40z[0], celloutsig_0_40z[5], celloutsig_0_40z[10:8] } = ~ { celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_40z[7] = celloutsig_0_40z[11];
  assign { out_data[128], out_data[103:96], out_data[35:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
