module VCR( // @[:@3.2]
  input         clock, // @[:@4.4]
  input         reset, // @[:@5.4]
  output        io_host_aw_ready, // @[:@6.4]
  input         io_host_aw_valid, // @[:@6.4]
  input  [15:0] io_host_aw_bits_addr, // @[:@6.4]
  output        io_host_w_ready, // @[:@6.4]
  input         io_host_w_valid, // @[:@6.4]
  input  [31:0] io_host_w_bits_data, // @[:@6.4]
  input         io_host_b_ready, // @[:@6.4]
  output        io_host_b_valid, // @[:@6.4]
  output        io_host_ar_ready, // @[:@6.4]
  input         io_host_ar_valid, // @[:@6.4]
  input  [15:0] io_host_ar_bits_addr, // @[:@6.4]
  input         io_host_r_ready, // @[:@6.4]
  output        io_host_r_valid, // @[:@6.4]
  output [31:0] io_host_r_bits_data, // @[:@6.4]
  output        io_vcr_launch, // @[:@6.4]
  input         io_vcr_finish, // @[:@6.4]
  input         io_vcr_ecnt_0_valid, // @[:@6.4]
  input  [31:0] io_vcr_ecnt_0_bits, // @[:@6.4]
  output [31:0] io_vcr_vals_0, // @[:@6.4]
  output [31:0] io_vcr_ptrs_0, // @[:@6.4]
  output [31:0] io_vcr_ptrs_1, // @[:@6.4]
  output [31:0] io_vcr_ptrs_2, // @[:@6.4]
  output [31:0] io_vcr_ptrs_3, // @[:@6.4]
  output [31:0] io_vcr_ptrs_4, // @[:@6.4]
  output [31:0] io_vcr_ptrs_5 // @[:@6.4]
);
  reg [15:0] waddr; // @[VCR.scala 93:22:@8.4]
  reg [31:0] _RAND_0;
  reg [1:0] wstate; // @[VCR.scala 96:23:@9.4]
  reg [31:0] _RAND_1;
  reg  rstate; // @[VCR.scala 100:23:@10.4]
  reg [31:0] _RAND_2;
  reg [31:0] rdata; // @[VCR.scala 101:22:@11.4]
  reg [31:0] _RAND_3;
  reg [31:0] reg_0; // @[VCR.scala 105:37:@12.4]
  reg [31:0] _RAND_4;
  reg [31:0] reg_1; // @[VCR.scala 105:37:@13.4]
  reg [31:0] _RAND_5;
  reg [31:0] reg_2; // @[VCR.scala 105:37:@14.4]
  reg [31:0] _RAND_6;
  reg [31:0] reg_3; // @[VCR.scala 105:37:@15.4]
  reg [31:0] _RAND_7;
  reg [31:0] reg_4; // @[VCR.scala 105:37:@16.4]
  reg [31:0] _RAND_8;
  reg [31:0] reg_5; // @[VCR.scala 105:37:@17.4]
  reg [31:0] _RAND_9;
  reg [31:0] reg_6; // @[VCR.scala 105:37:@18.4]
  reg [31:0] _RAND_10;
  reg [31:0] reg_7; // @[VCR.scala 105:37:@19.4]
  reg [31:0] _RAND_11;
  reg [31:0] reg_8; // @[VCR.scala 105:37:@20.4]
  reg [31:0] _RAND_12;
  reg [31:0] reg_9; // @[VCR.scala 105:37:@21.4]
  reg [31:0] _RAND_13;
  reg [31:0] reg_10; // @[VCR.scala 105:37:@22.4]
  reg [31:0] _RAND_14;
  reg [31:0] reg_11; // @[VCR.scala 105:37:@23.4]
  reg [31:0] _RAND_15;
  reg [31:0] reg_12; // @[VCR.scala 105:37:@24.4]
  reg [31:0] _RAND_16;
  reg [31:0] reg_13; // @[VCR.scala 105:37:@25.4]
  reg [31:0] _RAND_17;
  reg [31:0] reg_14; // @[VCR.scala 105:37:@26.4]
  reg [31:0] _RAND_18;
  wire  _T_158; // @[Conditional.scala 37:30:@27.4]
  wire [1:0] _GEN_0; // @[VCR.scala 114:31:@29.6]
  wire  _T_159; // @[Conditional.scala 37:30:@34.6]
  wire [1:0] _GEN_1; // @[VCR.scala 119:30:@36.8]
  wire  _T_160; // @[Conditional.scala 37:30:@41.8]
  wire [1:0] _GEN_2; // @[VCR.scala 124:30:@43.10]
  wire [1:0] _GEN_3; // @[Conditional.scala 39:67:@42.8]
  wire [1:0] _GEN_4; // @[Conditional.scala 39:67:@35.6]
  wire [1:0] _GEN_5; // @[Conditional.scala 40:58:@28.4]
  wire  _T_161; // @[Decoupled.scala 37:37:@47.4]
  wire [15:0] _GEN_6; // @[VCR.scala 130:28:@48.4]
  wire  _T_166; // @[Conditional.scala 37:30:@58.4]
  wire  _GEN_7; // @[VCR.scala 140:31:@60.6]
  wire  _GEN_8; // @[VCR.scala 145:30:@67.8]
  wire  _GEN_9; // @[Conditional.scala 39:67:@66.6]
  wire  _GEN_10; // @[Conditional.scala 40:58:@59.4]
  wire  _T_172; // @[Decoupled.scala 37:37:@81.6]
  wire  _T_174; // @[VCR.scala 158:46:@82.6]
  wire  _T_175; // @[VCR.scala 158:33:@83.6]
  wire [31:0] _GEN_11; // @[VCR.scala 158:57:@84.6]
  wire [31:0] _GEN_12; // @[VCR.scala 156:24:@77.4]
  wire  _T_178; // @[VCR.scala 165:53:@92.6]
  wire  _T_179; // @[VCR.scala 165:35:@93.6]
  wire [31:0] _GEN_13; // @[VCR.scala 165:64:@94.6]
  wire [31:0] _GEN_14; // @[VCR.scala 163:33:@87.4]
  wire  _T_182; // @[VCR.scala 171:46:@98.4]
  wire  _T_183; // @[VCR.scala 171:28:@99.4]
  wire [31:0] _GEN_15; // @[VCR.scala 171:57:@100.4]
  wire  _T_186; // @[VCR.scala 171:46:@104.4]
  wire  _T_187; // @[VCR.scala 171:28:@105.4]
  wire [31:0] _GEN_16; // @[VCR.scala 171:57:@106.4]
  wire  _T_190; // @[VCR.scala 171:46:@110.4]
  wire  _T_191; // @[VCR.scala 171:28:@111.4]
  wire [31:0] _GEN_17; // @[VCR.scala 171:57:@112.4]
  wire  _T_194; // @[VCR.scala 171:46:@116.4]
  wire  _T_195; // @[VCR.scala 171:28:@117.4]
  wire [31:0] _GEN_18; // @[VCR.scala 171:57:@118.4]
  wire  _T_198; // @[VCR.scala 171:46:@122.4]
  wire  _T_199; // @[VCR.scala 171:28:@123.4]
  wire [31:0] _GEN_19; // @[VCR.scala 171:57:@124.4]
  wire  _T_202; // @[VCR.scala 171:46:@128.4]
  wire  _T_203; // @[VCR.scala 171:28:@129.4]
  wire [31:0] _GEN_20; // @[VCR.scala 171:57:@130.4]
  wire  _T_206; // @[VCR.scala 171:46:@134.4]
  wire  _T_207; // @[VCR.scala 171:28:@135.4]
  wire [31:0] _GEN_21; // @[VCR.scala 171:57:@136.4]
  wire  _T_210; // @[VCR.scala 171:46:@140.4]
  wire  _T_211; // @[VCR.scala 171:28:@141.4]
  wire [31:0] _GEN_22; // @[VCR.scala 171:57:@142.4]
  wire  _T_214; // @[VCR.scala 171:46:@146.4]
  wire  _T_215; // @[VCR.scala 171:28:@147.4]
  wire [31:0] _GEN_23; // @[VCR.scala 171:57:@148.4]
  wire  _T_218; // @[VCR.scala 171:46:@152.4]
  wire  _T_219; // @[VCR.scala 171:28:@153.4]
  wire [31:0] _GEN_24; // @[VCR.scala 171:57:@154.4]
  wire  _T_222; // @[VCR.scala 171:46:@158.4]
  wire  _T_223; // @[VCR.scala 171:28:@159.4]
  wire [31:0] _GEN_25; // @[VCR.scala 171:57:@160.4]
  wire  _T_226; // @[VCR.scala 171:46:@164.4]
  wire  _T_227; // @[VCR.scala 171:28:@165.4]
  wire [31:0] _GEN_26; // @[VCR.scala 171:57:@166.4]
  wire  _T_230; // @[VCR.scala 171:46:@170.4]
  wire  _T_231; // @[VCR.scala 171:28:@171.4]
  wire [31:0] _GEN_27; // @[VCR.scala 171:57:@172.4]
  wire  _T_232; // @[Decoupled.scala 37:37:@175.4]
  wire  _T_234; // @[Mux.scala 46:19:@177.6]
  wire [31:0] _T_235; // @[Mux.scala 46:16:@178.6]
  wire  _T_236; // @[Mux.scala 46:19:@179.6]
  wire [31:0] _T_237; // @[Mux.scala 46:16:@180.6]
  wire  _T_238; // @[Mux.scala 46:19:@181.6]
  wire [31:0] _T_239; // @[Mux.scala 46:16:@182.6]
  wire  _T_240; // @[Mux.scala 46:19:@183.6]
  wire [31:0] _T_241; // @[Mux.scala 46:16:@184.6]
  wire  _T_242; // @[Mux.scala 46:19:@185.6]
  wire [31:0] _T_243; // @[Mux.scala 46:16:@186.6]
  wire  _T_244; // @[Mux.scala 46:19:@187.6]
  wire [31:0] _T_245; // @[Mux.scala 46:16:@188.6]
  wire  _T_246; // @[Mux.scala 46:19:@189.6]
  wire [31:0] _T_247; // @[Mux.scala 46:16:@190.6]
  wire  _T_248; // @[Mux.scala 46:19:@191.6]
  wire [31:0] _T_249; // @[Mux.scala 46:16:@192.6]
  wire  _T_250; // @[Mux.scala 46:19:@193.6]
  wire [31:0] _T_251; // @[Mux.scala 46:16:@194.6]
  wire  _T_252; // @[Mux.scala 46:19:@195.6]
  wire [31:0] _T_253; // @[Mux.scala 46:16:@196.6]
  wire  _T_254; // @[Mux.scala 46:19:@197.6]
  wire [31:0] _T_255; // @[Mux.scala 46:16:@198.6]
  wire  _T_256; // @[Mux.scala 46:19:@199.6]
  wire [31:0] _T_257; // @[Mux.scala 46:16:@200.6]
  wire  _T_258; // @[Mux.scala 46:19:@201.6]
  wire [31:0] _T_259; // @[Mux.scala 46:16:@202.6]
  wire  _T_260; // @[Mux.scala 46:19:@203.6]
  wire [31:0] _T_261; // @[Mux.scala 46:16:@204.6]
  wire  _T_262; // @[Mux.scala 46:19:@205.6]
  wire [31:0] _T_263; // @[Mux.scala 46:16:@206.6]
  wire [31:0] _GEN_28; // @[VCR.scala 176:28:@176.4]
  wire [63:0] _T_265; // @[Cat.scala 30:58:@212.4]
  wire [63:0] _T_266; // @[Cat.scala 30:58:@214.4]
  wire [63:0] _T_267; // @[Cat.scala 30:58:@216.4]
  wire [63:0] _T_268; // @[Cat.scala 30:58:@218.4]
  wire [63:0] _T_269; // @[Cat.scala 30:58:@220.4]
  wire [63:0] _T_270; // @[Cat.scala 30:58:@222.4]
  assign _T_158 = 2'h0 == wstate; // @[Conditional.scala 37:30:@27.4]
  assign _GEN_0 = io_host_aw_valid ? 2'h1 : wstate; // @[VCR.scala 114:31:@29.6]
  assign _T_159 = 2'h1 == wstate; // @[Conditional.scala 37:30:@34.6]
  assign _GEN_1 = io_host_w_valid ? 2'h2 : wstate; // @[VCR.scala 119:30:@36.8]
  assign _T_160 = 2'h2 == wstate; // @[Conditional.scala 37:30:@41.8]
  assign _GEN_2 = io_host_b_ready ? 2'h0 : wstate; // @[VCR.scala 124:30:@43.10]
  assign _GEN_3 = _T_160 ? _GEN_2 : wstate; // @[Conditional.scala 39:67:@42.8]
  assign _GEN_4 = _T_159 ? _GEN_1 : _GEN_3; // @[Conditional.scala 39:67:@35.6]
  assign _GEN_5 = _T_158 ? _GEN_0 : _GEN_4; // @[Conditional.scala 40:58:@28.4]
  assign _T_161 = io_host_aw_ready & io_host_aw_valid; // @[Decoupled.scala 37:37:@47.4]
  assign _GEN_6 = _T_161 ? io_host_aw_bits_addr : waddr; // @[VCR.scala 130:28:@48.4]
  assign _T_166 = 1'h0 == rstate; // @[Conditional.scala 37:30:@58.4]
  assign _GEN_7 = io_host_ar_valid ? 1'h1 : rstate; // @[VCR.scala 140:31:@60.6]
  assign _GEN_8 = io_host_r_ready ? 1'h0 : rstate; // @[VCR.scala 145:30:@67.8]
  assign _GEN_9 = rstate ? _GEN_8 : rstate; // @[Conditional.scala 39:67:@66.6]
  assign _GEN_10 = _T_166 ? _GEN_7 : _GEN_9; // @[Conditional.scala 40:58:@59.4]
  assign _T_172 = io_host_w_ready & io_host_w_valid; // @[Decoupled.scala 37:37:@81.6]
  assign _T_174 = 16'h0 == waddr; // @[VCR.scala 158:46:@82.6]
  assign _T_175 = _T_172 & _T_174; // @[VCR.scala 158:33:@83.6]
  assign _GEN_11 = _T_175 ? io_host_w_bits_data : reg_0; // @[VCR.scala 158:57:@84.6]
  assign _GEN_12 = io_vcr_finish ? 32'h2 : _GEN_11; // @[VCR.scala 156:24:@77.4]
  assign _T_178 = 16'h4 == waddr; // @[VCR.scala 165:53:@92.6]
  assign _T_179 = _T_172 & _T_178; // @[VCR.scala 165:35:@93.6]
  assign _GEN_13 = _T_179 ? io_host_w_bits_data : reg_1; // @[VCR.scala 165:64:@94.6]
  assign _GEN_14 = io_vcr_ecnt_0_valid ? io_vcr_ecnt_0_bits : _GEN_13; // @[VCR.scala 163:33:@87.4]
  assign _T_182 = 16'h8 == waddr; // @[VCR.scala 171:46:@98.4]
  assign _T_183 = _T_172 & _T_182; // @[VCR.scala 171:28:@99.4]
  assign _GEN_15 = _T_183 ? io_host_w_bits_data : reg_2; // @[VCR.scala 171:57:@100.4]
  assign _T_186 = 16'hc == waddr; // @[VCR.scala 171:46:@104.4]
  assign _T_187 = _T_172 & _T_186; // @[VCR.scala 171:28:@105.4]
  assign _GEN_16 = _T_187 ? io_host_w_bits_data : reg_3; // @[VCR.scala 171:57:@106.4]
  assign _T_190 = 16'h10 == waddr; // @[VCR.scala 171:46:@110.4]
  assign _T_191 = _T_172 & _T_190; // @[VCR.scala 171:28:@111.4]
  assign _GEN_17 = _T_191 ? io_host_w_bits_data : reg_4; // @[VCR.scala 171:57:@112.4]
  assign _T_194 = 16'h14 == waddr; // @[VCR.scala 171:46:@116.4]
  assign _T_195 = _T_172 & _T_194; // @[VCR.scala 171:28:@117.4]
  assign _GEN_18 = _T_195 ? io_host_w_bits_data : reg_5; // @[VCR.scala 171:57:@118.4]
  assign _T_198 = 16'h18 == waddr; // @[VCR.scala 171:46:@122.4]
  assign _T_199 = _T_172 & _T_198; // @[VCR.scala 171:28:@123.4]
  assign _GEN_19 = _T_199 ? io_host_w_bits_data : reg_6; // @[VCR.scala 171:57:@124.4]
  assign _T_202 = 16'h1c == waddr; // @[VCR.scala 171:46:@128.4]
  assign _T_203 = _T_172 & _T_202; // @[VCR.scala 171:28:@129.4]
  assign _GEN_20 = _T_203 ? io_host_w_bits_data : reg_7; // @[VCR.scala 171:57:@130.4]
  assign _T_206 = 16'h20 == waddr; // @[VCR.scala 171:46:@134.4]
  assign _T_207 = _T_172 & _T_206; // @[VCR.scala 171:28:@135.4]
  assign _GEN_21 = _T_207 ? io_host_w_bits_data : reg_8; // @[VCR.scala 171:57:@136.4]
  assign _T_210 = 16'h24 == waddr; // @[VCR.scala 171:46:@140.4]
  assign _T_211 = _T_172 & _T_210; // @[VCR.scala 171:28:@141.4]
  assign _GEN_22 = _T_211 ? io_host_w_bits_data : reg_9; // @[VCR.scala 171:57:@142.4]
  assign _T_214 = 16'h28 == waddr; // @[VCR.scala 171:46:@146.4]
  assign _T_215 = _T_172 & _T_214; // @[VCR.scala 171:28:@147.4]
  assign _GEN_23 = _T_215 ? io_host_w_bits_data : reg_10; // @[VCR.scala 171:57:@148.4]
  assign _T_218 = 16'h2c == waddr; // @[VCR.scala 171:46:@152.4]
  assign _T_219 = _T_172 & _T_218; // @[VCR.scala 171:28:@153.4]
  assign _GEN_24 = _T_219 ? io_host_w_bits_data : reg_11; // @[VCR.scala 171:57:@154.4]
  assign _T_222 = 16'h30 == waddr; // @[VCR.scala 171:46:@158.4]
  assign _T_223 = _T_172 & _T_222; // @[VCR.scala 171:28:@159.4]
  assign _GEN_25 = _T_223 ? io_host_w_bits_data : reg_12; // @[VCR.scala 171:57:@160.4]
  assign _T_226 = 16'h34 == waddr; // @[VCR.scala 171:46:@164.4]
  assign _T_227 = _T_172 & _T_226; // @[VCR.scala 171:28:@165.4]
  assign _GEN_26 = _T_227 ? io_host_w_bits_data : reg_13; // @[VCR.scala 171:57:@166.4]
  assign _T_230 = 16'h38 == waddr; // @[VCR.scala 171:46:@170.4]
  assign _T_231 = _T_172 & _T_230; // @[VCR.scala 171:28:@171.4]
  assign _GEN_27 = _T_231 ? io_host_w_bits_data : reg_14; // @[VCR.scala 171:57:@172.4]
  assign _T_232 = io_host_ar_ready & io_host_ar_valid; // @[Decoupled.scala 37:37:@175.4]
  assign _T_234 = 16'h38 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@177.6]
  assign _T_235 = _T_234 ? reg_14 : 32'h0; // @[Mux.scala 46:16:@178.6]
  assign _T_236 = 16'h34 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@179.6]
  assign _T_237 = _T_236 ? reg_13 : _T_235; // @[Mux.scala 46:16:@180.6]
  assign _T_238 = 16'h30 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@181.6]
  assign _T_239 = _T_238 ? reg_12 : _T_237; // @[Mux.scala 46:16:@182.6]
  assign _T_240 = 16'h2c == io_host_ar_bits_addr; // @[Mux.scala 46:19:@183.6]
  assign _T_241 = _T_240 ? reg_11 : _T_239; // @[Mux.scala 46:16:@184.6]
  assign _T_242 = 16'h28 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@185.6]
  assign _T_243 = _T_242 ? reg_10 : _T_241; // @[Mux.scala 46:16:@186.6]
  assign _T_244 = 16'h24 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@187.6]
  assign _T_245 = _T_244 ? reg_9 : _T_243; // @[Mux.scala 46:16:@188.6]
  assign _T_246 = 16'h20 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@189.6]
  assign _T_247 = _T_246 ? reg_8 : _T_245; // @[Mux.scala 46:16:@190.6]
  assign _T_248 = 16'h1c == io_host_ar_bits_addr; // @[Mux.scala 46:19:@191.6]
  assign _T_249 = _T_248 ? reg_7 : _T_247; // @[Mux.scala 46:16:@192.6]
  assign _T_250 = 16'h18 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@193.6]
  assign _T_251 = _T_250 ? reg_6 : _T_249; // @[Mux.scala 46:16:@194.6]
  assign _T_252 = 16'h14 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@195.6]
  assign _T_253 = _T_252 ? reg_5 : _T_251; // @[Mux.scala 46:16:@196.6]
  assign _T_254 = 16'h10 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@197.6]
  assign _T_255 = _T_254 ? reg_4 : _T_253; // @[Mux.scala 46:16:@198.6]
  assign _T_256 = 16'hc == io_host_ar_bits_addr; // @[Mux.scala 46:19:@199.6]
  assign _T_257 = _T_256 ? reg_3 : _T_255; // @[Mux.scala 46:16:@200.6]
  assign _T_258 = 16'h8 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@201.6]
  assign _T_259 = _T_258 ? reg_2 : _T_257; // @[Mux.scala 46:16:@202.6]
  assign _T_260 = 16'h4 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@203.6]
  assign _T_261 = _T_260 ? reg_1 : _T_259; // @[Mux.scala 46:16:@204.6]
  assign _T_262 = 16'h0 == io_host_ar_bits_addr; // @[Mux.scala 46:19:@205.6]
  assign _T_263 = _T_262 ? reg_0 : _T_261; // @[Mux.scala 46:16:@206.6]
  assign _GEN_28 = _T_232 ? _T_263 : rdata; // @[VCR.scala 176:28:@176.4]
  assign _T_265 = {reg_4,reg_3}; // @[Cat.scala 30:58:@212.4]
  assign _T_266 = {reg_6,reg_5}; // @[Cat.scala 30:58:@214.4]
  assign _T_267 = {reg_8,reg_7}; // @[Cat.scala 30:58:@216.4]
  assign _T_268 = {reg_10,reg_9}; // @[Cat.scala 30:58:@218.4]
  assign _T_269 = {reg_12,reg_11}; // @[Cat.scala 30:58:@220.4]
  assign _T_270 = {reg_14,reg_13}; // @[Cat.scala 30:58:@222.4]
  assign io_host_aw_ready = wstate == 2'h0; // @[VCR.scala 132:20:@52.4]
  assign io_host_w_ready = wstate == 2'h1; // @[VCR.scala 133:19:@54.4]
  assign io_host_b_valid = wstate == 2'h2; // @[VCR.scala 134:19:@56.4]
  assign io_host_ar_ready = rstate == 1'h0; // @[VCR.scala 151:20:@72.4]
  assign io_host_r_valid = rstate; // @[VCR.scala 152:19:@74.4]
  assign io_host_r_bits_data = rdata; // @[VCR.scala 153:23:@75.4]
  assign io_vcr_launch = reg_0[0]; // @[VCR.scala 180:17:@210.4]
  assign io_vcr_vals_0 = reg_2; // @[VCR.scala 183:20:@211.4]
  assign io_vcr_ptrs_0 = _T_265[31:0]; // @[VCR.scala 187:20:@213.4]
  assign io_vcr_ptrs_1 = _T_266[31:0]; // @[VCR.scala 187:20:@215.4]
  assign io_vcr_ptrs_2 = _T_267[31:0]; // @[VCR.scala 187:20:@217.4]
  assign io_vcr_ptrs_3 = _T_268[31:0]; // @[VCR.scala 187:20:@219.4]
  assign io_vcr_ptrs_4 = _T_269[31:0]; // @[VCR.scala 187:20:@221.4]
  assign io_vcr_ptrs_5 = _T_270[31:0]; // @[VCR.scala 187:20:@223.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  waddr = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  wstate = _RAND_1[1:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  rstate = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  rdata = _RAND_3[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  reg_0 = _RAND_4[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  reg_1 = _RAND_5[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  reg_2 = _RAND_6[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  reg_3 = _RAND_7[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  reg_4 = _RAND_8[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  reg_5 = _RAND_9[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  reg_6 = _RAND_10[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  reg_7 = _RAND_11[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  reg_8 = _RAND_12[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_13 = {1{`RANDOM}};
  reg_9 = _RAND_13[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_14 = {1{`RANDOM}};
  reg_10 = _RAND_14[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_15 = {1{`RANDOM}};
  reg_11 = _RAND_15[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_16 = {1{`RANDOM}};
  reg_12 = _RAND_16[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_17 = {1{`RANDOM}};
  reg_13 = _RAND_17[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_18 = {1{`RANDOM}};
  reg_14 = _RAND_18[31:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      waddr <= 16'hffff;
    end else begin
      if (_T_161) begin
        waddr <= io_host_aw_bits_addr;
      end
    end
    if (reset) begin
      wstate <= 2'h0;
    end else begin
      if (_T_158) begin
        if (io_host_aw_valid) begin
          wstate <= 2'h1;
        end
      end else begin
        if (_T_159) begin
          if (io_host_w_valid) begin
            wstate <= 2'h2;
          end
        end else begin
          if (_T_160) begin
            if (io_host_b_ready) begin
              wstate <= 2'h0;
            end
          end
        end
      end
    end
    if (reset) begin
      rstate <= 1'h0;
    end else begin
      if (_T_166) begin
        if (io_host_ar_valid) begin
          rstate <= 1'h1;
        end
      end else begin
        if (rstate) begin
          if (io_host_r_ready) begin
            rstate <= 1'h0;
          end
        end
      end
    end
    if (reset) begin
      rdata <= 32'h0;
    end else begin
      if (_T_232) begin
        if (_T_262) begin
          rdata <= reg_0;
        end else begin
          if (_T_260) begin
            rdata <= reg_1;
          end else begin
            if (_T_258) begin
              rdata <= reg_2;
            end else begin
              if (_T_256) begin
                rdata <= reg_3;
              end else begin
                if (_T_254) begin
                  rdata <= reg_4;
                end else begin
                  if (_T_252) begin
                    rdata <= reg_5;
                  end else begin
                    if (_T_250) begin
                      rdata <= reg_6;
                    end else begin
                      if (_T_248) begin
                        rdata <= reg_7;
                      end else begin
                        if (_T_246) begin
                          rdata <= reg_8;
                        end else begin
                          if (_T_244) begin
                            rdata <= reg_9;
                          end else begin
                            if (_T_242) begin
                              rdata <= reg_10;
                            end else begin
                              if (_T_240) begin
                                rdata <= reg_11;
                              end else begin
                                if (_T_238) begin
                                  rdata <= reg_12;
                                end else begin
                                  if (_T_236) begin
                                    rdata <= reg_13;
                                  end else begin
                                    if (_T_234) begin
                                      rdata <= reg_14;
                                    end else begin
                                      rdata <= 32'h0;
                                    end
                                  end
                                end
                              end
                            end
                          end
                        end
                      end
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    if (reset) begin
      reg_0 <= 32'h0;
    end else begin
      if (io_vcr_finish) begin
        reg_0 <= 32'h2;
      end else begin
        if (_T_175) begin
          reg_0 <= io_host_w_bits_data;
        end
      end
    end
    if (reset) begin
      reg_1 <= 32'h0;
    end else begin
      if (io_vcr_ecnt_0_valid) begin
        reg_1 <= io_vcr_ecnt_0_bits;
      end else begin
        if (_T_179) begin
          reg_1 <= io_host_w_bits_data;
        end
      end
    end
    if (reset) begin
      reg_2 <= 32'h0;
    end else begin
      if (_T_183) begin
        reg_2 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_3 <= 32'h0;
    end else begin
      if (_T_187) begin
        reg_3 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_4 <= 32'h0;
    end else begin
      if (_T_191) begin
        reg_4 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_5 <= 32'h0;
    end else begin
      if (_T_195) begin
        reg_5 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_6 <= 32'h0;
    end else begin
      if (_T_199) begin
        reg_6 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_7 <= 32'h0;
    end else begin
      if (_T_203) begin
        reg_7 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_8 <= 32'h0;
    end else begin
      if (_T_207) begin
        reg_8 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_9 <= 32'h0;
    end else begin
      if (_T_211) begin
        reg_9 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_10 <= 32'h0;
    end else begin
      if (_T_215) begin
        reg_10 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_11 <= 32'h0;
    end else begin
      if (_T_219) begin
        reg_11 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_12 <= 32'h0;
    end else begin
      if (_T_223) begin
        reg_12 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_13 <= 32'h0;
    end else begin
      if (_T_227) begin
        reg_13 <= io_host_w_bits_data;
      end
    end
    if (reset) begin
      reg_14 <= 32'h0;
    end else begin
      if (_T_231) begin
        reg_14 <= io_host_w_bits_data;
      end
    end
  end
endmodule
module Arbiter( // @[:@225.2]
  output        io_in_0_ready, // @[:@228.4]
  input         io_in_0_valid, // @[:@228.4]
  input  [31:0] io_in_0_bits_addr, // @[:@228.4]
  input  [7:0]  io_in_0_bits_len, // @[:@228.4]
  output        io_in_1_ready, // @[:@228.4]
  input         io_in_1_valid, // @[:@228.4]
  input  [31:0] io_in_1_bits_addr, // @[:@228.4]
  input  [7:0]  io_in_1_bits_len, // @[:@228.4]
  output        io_in_2_ready, // @[:@228.4]
  input         io_in_2_valid, // @[:@228.4]
  input  [31:0] io_in_2_bits_addr, // @[:@228.4]
  input  [7:0]  io_in_2_bits_len, // @[:@228.4]
  output        io_in_3_ready, // @[:@228.4]
  input         io_in_3_valid, // @[:@228.4]
  input  [31:0] io_in_3_bits_addr, // @[:@228.4]
  input  [7:0]  io_in_3_bits_len, // @[:@228.4]
  output        io_in_4_ready, // @[:@228.4]
  input         io_in_4_valid, // @[:@228.4]
  input  [31:0] io_in_4_bits_addr, // @[:@228.4]
  input  [7:0]  io_in_4_bits_len, // @[:@228.4]
  input         io_out_ready, // @[:@228.4]
  output        io_out_valid, // @[:@228.4]
  output [31:0] io_out_bits_addr, // @[:@228.4]
  output [7:0]  io_out_bits_len, // @[:@228.4]
  output [2:0]  io_chosen // @[:@228.4]
);
  wire [2:0] _GEN_0; // @[Arbiter.scala 126:27:@233.4]
  wire [7:0] _GEN_1; // @[Arbiter.scala 126:27:@233.4]
  wire [31:0] _GEN_2; // @[Arbiter.scala 126:27:@233.4]
  wire [2:0] _GEN_3; // @[Arbiter.scala 126:27:@238.4]
  wire [7:0] _GEN_4; // @[Arbiter.scala 126:27:@238.4]
  wire [31:0] _GEN_5; // @[Arbiter.scala 126:27:@238.4]
  wire [2:0] _GEN_6; // @[Arbiter.scala 126:27:@243.4]
  wire [7:0] _GEN_7; // @[Arbiter.scala 126:27:@243.4]
  wire [31:0] _GEN_8; // @[Arbiter.scala 126:27:@243.4]
  wire  _T_114; // @[Arbiter.scala 31:68:@253.4]
  wire  _T_115; // @[Arbiter.scala 31:68:@254.4]
  wire  _T_116; // @[Arbiter.scala 31:68:@255.4]
  wire  _T_118; // @[Arbiter.scala 31:78:@256.4]
  wire  _T_120; // @[Arbiter.scala 31:78:@257.4]
  wire  _T_122; // @[Arbiter.scala 31:78:@258.4]
  wire  _T_124; // @[Arbiter.scala 31:78:@259.4]
  wire  _T_131; // @[Arbiter.scala 135:19:@270.4]
  assign _GEN_0 = io_in_3_valid ? 3'h3 : 3'h4; // @[Arbiter.scala 126:27:@233.4]
  assign _GEN_1 = io_in_3_valid ? io_in_3_bits_len : io_in_4_bits_len; // @[Arbiter.scala 126:27:@233.4]
  assign _GEN_2 = io_in_3_valid ? io_in_3_bits_addr : io_in_4_bits_addr; // @[Arbiter.scala 126:27:@233.4]
  assign _GEN_3 = io_in_2_valid ? 3'h2 : _GEN_0; // @[Arbiter.scala 126:27:@238.4]
  assign _GEN_4 = io_in_2_valid ? io_in_2_bits_len : _GEN_1; // @[Arbiter.scala 126:27:@238.4]
  assign _GEN_5 = io_in_2_valid ? io_in_2_bits_addr : _GEN_2; // @[Arbiter.scala 126:27:@238.4]
  assign _GEN_6 = io_in_1_valid ? 3'h1 : _GEN_3; // @[Arbiter.scala 126:27:@243.4]
  assign _GEN_7 = io_in_1_valid ? io_in_1_bits_len : _GEN_4; // @[Arbiter.scala 126:27:@243.4]
  assign _GEN_8 = io_in_1_valid ? io_in_1_bits_addr : _GEN_5; // @[Arbiter.scala 126:27:@243.4]
  assign _T_114 = io_in_0_valid | io_in_1_valid; // @[Arbiter.scala 31:68:@253.4]
  assign _T_115 = _T_114 | io_in_2_valid; // @[Arbiter.scala 31:68:@254.4]
  assign _T_116 = _T_115 | io_in_3_valid; // @[Arbiter.scala 31:68:@255.4]
  assign _T_118 = io_in_0_valid == 1'h0; // @[Arbiter.scala 31:78:@256.4]
  assign _T_120 = _T_114 == 1'h0; // @[Arbiter.scala 31:78:@257.4]
  assign _T_122 = _T_115 == 1'h0; // @[Arbiter.scala 31:78:@258.4]
  assign _T_124 = _T_116 == 1'h0; // @[Arbiter.scala 31:78:@259.4]
  assign _T_131 = _T_124 == 1'h0; // @[Arbiter.scala 135:19:@270.4]
  assign io_in_0_ready = io_out_ready; // @[Arbiter.scala 134:14:@261.4]
  assign io_in_1_ready = _T_118 & io_out_ready; // @[Arbiter.scala 134:14:@263.4]
  assign io_in_2_ready = _T_120 & io_out_ready; // @[Arbiter.scala 134:14:@265.4]
  assign io_in_3_ready = _T_122 & io_out_ready; // @[Arbiter.scala 134:14:@267.4]
  assign io_in_4_ready = _T_124 & io_out_ready; // @[Arbiter.scala 134:14:@269.4]
  assign io_out_valid = _T_131 | io_in_4_valid; // @[Arbiter.scala 135:16:@272.4]
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : _GEN_8; // @[Arbiter.scala 124:15:@232.4 Arbiter.scala 128:19:@236.6 Arbiter.scala 128:19:@241.6 Arbiter.scala 128:19:@246.6 Arbiter.scala 128:19:@251.6]
  assign io_out_bits_len = io_in_0_valid ? io_in_0_bits_len : _GEN_7; // @[Arbiter.scala 124:15:@231.4 Arbiter.scala 128:19:@235.6 Arbiter.scala 128:19:@240.6 Arbiter.scala 128:19:@245.6 Arbiter.scala 128:19:@250.6]
  assign io_chosen = io_in_0_valid ? 3'h0 : _GEN_6; // @[Arbiter.scala 123:13:@230.4 Arbiter.scala 127:17:@234.6 Arbiter.scala 127:17:@239.6 Arbiter.scala 127:17:@244.6 Arbiter.scala 127:17:@249.6]
endmodule
module VME( // @[:@274.2]
  input         clock, // @[:@275.4]
  input         reset, // @[:@276.4]
  input         io_mem_aw_ready, // @[:@277.4]
  output        io_mem_aw_valid, // @[:@277.4]
  output [31:0] io_mem_aw_bits_addr, // @[:@277.4]
  output [7:0]  io_mem_aw_bits_len, // @[:@277.4]
  input         io_mem_w_ready, // @[:@277.4]
  output        io_mem_w_valid, // @[:@277.4]
  output [63:0] io_mem_w_bits_data, // @[:@277.4]
  output        io_mem_w_bits_last, // @[:@277.4]
  output        io_mem_b_ready, // @[:@277.4]
  input         io_mem_b_valid, // @[:@277.4]
  input         io_mem_ar_ready, // @[:@277.4]
  output        io_mem_ar_valid, // @[:@277.4]
  output [31:0] io_mem_ar_bits_addr, // @[:@277.4]
  output [7:0]  io_mem_ar_bits_len, // @[:@277.4]
  output        io_mem_r_ready, // @[:@277.4]
  input         io_mem_r_valid, // @[:@277.4]
  input  [63:0] io_mem_r_bits_data, // @[:@277.4]
  input         io_mem_r_bits_last, // @[:@277.4]
  output        io_vme_rd_0_cmd_ready, // @[:@277.4]
  input         io_vme_rd_0_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_rd_0_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_rd_0_cmd_bits_len, // @[:@277.4]
  input         io_vme_rd_0_data_ready, // @[:@277.4]
  output        io_vme_rd_0_data_valid, // @[:@277.4]
  output [63:0] io_vme_rd_0_data_bits, // @[:@277.4]
  output        io_vme_rd_1_cmd_ready, // @[:@277.4]
  input         io_vme_rd_1_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_rd_1_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_rd_1_cmd_bits_len, // @[:@277.4]
  input         io_vme_rd_1_data_ready, // @[:@277.4]
  output        io_vme_rd_1_data_valid, // @[:@277.4]
  output [63:0] io_vme_rd_1_data_bits, // @[:@277.4]
  output        io_vme_rd_2_cmd_ready, // @[:@277.4]
  input         io_vme_rd_2_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_rd_2_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_rd_2_cmd_bits_len, // @[:@277.4]
  input         io_vme_rd_2_data_ready, // @[:@277.4]
  output        io_vme_rd_2_data_valid, // @[:@277.4]
  output [63:0] io_vme_rd_2_data_bits, // @[:@277.4]
  output        io_vme_rd_3_cmd_ready, // @[:@277.4]
  input         io_vme_rd_3_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_rd_3_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_rd_3_cmd_bits_len, // @[:@277.4]
  input         io_vme_rd_3_data_ready, // @[:@277.4]
  output        io_vme_rd_3_data_valid, // @[:@277.4]
  output [63:0] io_vme_rd_3_data_bits, // @[:@277.4]
  output        io_vme_rd_4_cmd_ready, // @[:@277.4]
  input         io_vme_rd_4_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_rd_4_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_rd_4_cmd_bits_len, // @[:@277.4]
  input         io_vme_rd_4_data_ready, // @[:@277.4]
  output        io_vme_rd_4_data_valid, // @[:@277.4]
  output [63:0] io_vme_rd_4_data_bits, // @[:@277.4]
  output        io_vme_wr_0_cmd_ready, // @[:@277.4]
  input         io_vme_wr_0_cmd_valid, // @[:@277.4]
  input  [31:0] io_vme_wr_0_cmd_bits_addr, // @[:@277.4]
  input  [7:0]  io_vme_wr_0_cmd_bits_len, // @[:@277.4]
  output        io_vme_wr_0_data_ready, // @[:@277.4]
  input         io_vme_wr_0_data_valid, // @[:@277.4]
  input  [63:0] io_vme_wr_0_data_bits, // @[:@277.4]
  output        io_vme_wr_0_ack // @[:@277.4]
);
  wire  rd_arb_io_in_0_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_0_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_in_0_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_in_0_bits_len; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_1_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_1_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_in_1_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_in_1_bits_len; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_2_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_2_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_in_2_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_in_2_bits_len; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_3_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_3_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_in_3_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_in_3_bits_len; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_4_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_in_4_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_in_4_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_in_4_bits_len; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_out_ready; // @[VME.scala 144:22:@279.4]
  wire  rd_arb_io_out_valid; // @[VME.scala 144:22:@279.4]
  wire [31:0] rd_arb_io_out_bits_addr; // @[VME.scala 144:22:@279.4]
  wire [7:0] rd_arb_io_out_bits_len; // @[VME.scala 144:22:@279.4]
  wire [2:0] rd_arb_io_chosen; // @[VME.scala 144:22:@279.4]
  wire  _T_260; // @[Decoupled.scala 37:37:@282.4]
  reg [2:0] rd_arb_chosen; // @[Reg.scala 11:16:@283.4]
  reg [31:0] _RAND_0;
  reg [1:0] rstate; // @[VME.scala 150:23:@307.4]
  reg [31:0] _RAND_1;
  wire  _T_263; // @[Conditional.scala 37:30:@308.4]
  wire [1:0] _GEN_1; // @[VME.scala 154:34:@310.6]
  wire  _T_264; // @[Conditional.scala 37:30:@315.6]
  wire [1:0] _GEN_2; // @[VME.scala 159:30:@317.8]
  wire  _T_265; // @[Conditional.scala 37:30:@322.8]
  wire  _T_266; // @[Decoupled.scala 37:37:@324.10]
  wire  _T_267; // @[VME.scala 164:29:@325.10]
  wire [1:0] _GEN_3; // @[VME.scala 164:52:@326.10]
  wire [1:0] _GEN_4; // @[Conditional.scala 39:67:@323.8]
  wire [1:0] _GEN_5; // @[Conditional.scala 39:67:@316.6]
  wire [1:0] _GEN_6; // @[Conditional.scala 40:58:@309.4]
  reg [1:0] wstate; // @[VME.scala 171:23:@330.4]
  reg [31:0] _RAND_2;
  reg [7:0] wr_cnt; // @[VME.scala 174:23:@331.4]
  reg [31:0] _RAND_3;
  wire  _T_271; // @[VME.scala 176:16:@332.4]
  wire  _T_273; // @[Decoupled.scala 37:37:@337.6]
  wire [8:0] _T_275; // @[VME.scala 179:22:@339.8]
  wire [7:0] _T_276; // @[VME.scala 179:22:@340.8]
  wire [7:0] _GEN_7; // @[VME.scala 178:33:@338.6]
  wire [7:0] _GEN_8; // @[VME.scala 176:32:@333.4]
  wire  _T_277; // @[Conditional.scala 37:30:@343.4]
  wire [1:0] _GEN_9; // @[VME.scala 184:37:@345.6]
  wire  _T_278; // @[Conditional.scala 37:30:@350.6]
  wire [1:0] _GEN_10; // @[VME.scala 189:30:@352.8]
  wire  _T_279; // @[Conditional.scala 37:30:@357.8]
  wire  _T_280; // @[VME.scala 194:38:@359.10]
  wire  _T_281; // @[VME.scala 194:28:@360.10]
  wire [1:0] _GEN_11; // @[VME.scala 194:69:@361.10]
  wire  _T_282; // @[Conditional.scala 37:30:@366.10]
  wire [1:0] _GEN_12; // @[VME.scala 199:29:@368.12]
  wire [1:0] _GEN_13; // @[Conditional.scala 39:67:@367.10]
  wire [1:0] _GEN_14; // @[Conditional.scala 39:67:@358.8]
  wire [1:0] _GEN_15; // @[Conditional.scala 39:67:@351.6]
  wire [1:0] _GEN_16; // @[Conditional.scala 40:58:@344.4]
  reg [7:0] rd_len; // @[VME.scala 207:23:@372.4]
  reg [31:0] _RAND_4;
  reg [7:0] wr_len; // @[VME.scala 208:23:@373.4]
  reg [31:0] _RAND_5;
  reg [31:0] rd_addr; // @[VME.scala 209:24:@374.4]
  reg [31:0] _RAND_6;
  reg [31:0] wr_addr; // @[VME.scala 210:24:@375.4]
  reg [31:0] _RAND_7;
  wire [7:0] _GEN_17; // @[VME.scala 212:31:@377.4]
  wire [31:0] _GEN_18; // @[VME.scala 212:31:@377.4]
  wire  _T_292; // @[Decoupled.scala 37:37:@381.4]
  wire [7:0] _GEN_19; // @[VME.scala 217:34:@382.4]
  wire [31:0] _GEN_20; // @[VME.scala 217:34:@382.4]
  wire  _T_295; // @[VME.scala 227:46:@388.4]
  wire  _T_298; // @[VME.scala 227:46:@392.4]
  wire  _T_301; // @[VME.scala 227:46:@396.4]
  wire  _T_304; // @[VME.scala 227:46:@400.4]
  wire  _T_307; // @[VME.scala 227:46:@404.4]
  wire  _T_311; // @[VME.scala 233:37:@412.4]
  wire  _T_319; // @[VME.scala 250:28:@431.4]
  wire  _GEN_32; // @[VME.scala 250:42:@432.4]
  wire  _GEN_39; // @[VME.scala 250:42:@432.4]
  wire  _GEN_46; // @[VME.scala 250:42:@432.4]
  wire  _GEN_53; // @[VME.scala 250:42:@432.4]
  Arbiter rd_arb ( // @[VME.scala 144:22:@279.4]
    .io_in_0_ready(rd_arb_io_in_0_ready),
    .io_in_0_valid(rd_arb_io_in_0_valid),
    .io_in_0_bits_addr(rd_arb_io_in_0_bits_addr),
    .io_in_0_bits_len(rd_arb_io_in_0_bits_len),
    .io_in_1_ready(rd_arb_io_in_1_ready),
    .io_in_1_valid(rd_arb_io_in_1_valid),
    .io_in_1_bits_addr(rd_arb_io_in_1_bits_addr),
    .io_in_1_bits_len(rd_arb_io_in_1_bits_len),
    .io_in_2_ready(rd_arb_io_in_2_ready),
    .io_in_2_valid(rd_arb_io_in_2_valid),
    .io_in_2_bits_addr(rd_arb_io_in_2_bits_addr),
    .io_in_2_bits_len(rd_arb_io_in_2_bits_len),
    .io_in_3_ready(rd_arb_io_in_3_ready),
    .io_in_3_valid(rd_arb_io_in_3_valid),
    .io_in_3_bits_addr(rd_arb_io_in_3_bits_addr),
    .io_in_3_bits_len(rd_arb_io_in_3_bits_len),
    .io_in_4_ready(rd_arb_io_in_4_ready),
    .io_in_4_valid(rd_arb_io_in_4_valid),
    .io_in_4_bits_addr(rd_arb_io_in_4_bits_addr),
    .io_in_4_bits_len(rd_arb_io_in_4_bits_len),
    .io_out_ready(rd_arb_io_out_ready),
    .io_out_valid(rd_arb_io_out_valid),
    .io_out_bits_addr(rd_arb_io_out_bits_addr),
    .io_out_bits_len(rd_arb_io_out_bits_len),
    .io_chosen(rd_arb_io_chosen)
  );
  assign _T_260 = rd_arb_io_out_ready & rd_arb_io_out_valid; // @[Decoupled.scala 37:37:@282.4]
  assign _T_263 = 2'h0 == rstate; // @[Conditional.scala 37:30:@308.4]
  assign _GEN_1 = rd_arb_io_out_valid ? 2'h1 : rstate; // @[VME.scala 154:34:@310.6]
  assign _T_264 = 2'h1 == rstate; // @[Conditional.scala 37:30:@315.6]
  assign _GEN_2 = io_mem_ar_ready ? 2'h2 : rstate; // @[VME.scala 159:30:@317.8]
  assign _T_265 = 2'h2 == rstate; // @[Conditional.scala 37:30:@322.8]
  assign _T_266 = io_mem_r_ready & io_mem_r_valid; // @[Decoupled.scala 37:37:@324.10]
  assign _T_267 = _T_266 & io_mem_r_bits_last; // @[VME.scala 164:29:@325.10]
  assign _GEN_3 = _T_267 ? 2'h0 : rstate; // @[VME.scala 164:52:@326.10]
  assign _GEN_4 = _T_265 ? _GEN_3 : rstate; // @[Conditional.scala 39:67:@323.8]
  assign _GEN_5 = _T_264 ? _GEN_2 : _GEN_4; // @[Conditional.scala 39:67:@316.6]
  assign _GEN_6 = _T_263 ? _GEN_1 : _GEN_5; // @[Conditional.scala 40:58:@309.4]
  assign _T_271 = wstate == 2'h0; // @[VME.scala 176:16:@332.4]
  assign _T_273 = io_mem_w_ready & io_mem_w_valid; // @[Decoupled.scala 37:37:@337.6]
  assign _T_275 = wr_cnt + 8'h1; // @[VME.scala 179:22:@339.8]
  assign _T_276 = wr_cnt + 8'h1; // @[VME.scala 179:22:@340.8]
  assign _GEN_7 = _T_273 ? _T_276 : wr_cnt; // @[VME.scala 178:33:@338.6]
  assign _GEN_8 = _T_271 ? 8'h0 : _GEN_7; // @[VME.scala 176:32:@333.4]
  assign _T_277 = 2'h0 == wstate; // @[Conditional.scala 37:30:@343.4]
  assign _GEN_9 = io_vme_wr_0_cmd_valid ? 2'h1 : wstate; // @[VME.scala 184:37:@345.6]
  assign _T_278 = 2'h1 == wstate; // @[Conditional.scala 37:30:@350.6]
  assign _GEN_10 = io_mem_aw_ready ? 2'h2 : wstate; // @[VME.scala 189:30:@352.8]
  assign _T_279 = 2'h2 == wstate; // @[Conditional.scala 37:30:@357.8]
  assign _T_280 = wr_cnt == io_vme_wr_0_cmd_bits_len; // @[VME.scala 194:38:@359.10]
  assign _T_281 = io_mem_w_ready & _T_280; // @[VME.scala 194:28:@360.10]
  assign _GEN_11 = _T_281 ? 2'h3 : wstate; // @[VME.scala 194:69:@361.10]
  assign _T_282 = 2'h3 == wstate; // @[Conditional.scala 37:30:@366.10]
  assign _GEN_12 = io_mem_b_valid ? 2'h0 : wstate; // @[VME.scala 199:29:@368.12]
  assign _GEN_13 = _T_282 ? _GEN_12 : wstate; // @[Conditional.scala 39:67:@367.10]
  assign _GEN_14 = _T_279 ? _GEN_11 : _GEN_13; // @[Conditional.scala 39:67:@358.8]
  assign _GEN_15 = _T_278 ? _GEN_10 : _GEN_14; // @[Conditional.scala 39:67:@351.6]
  assign _GEN_16 = _T_277 ? _GEN_9 : _GEN_15; // @[Conditional.scala 40:58:@344.4]
  assign _GEN_17 = _T_260 ? rd_arb_io_out_bits_len : rd_len; // @[VME.scala 212:31:@377.4]
  assign _GEN_18 = _T_260 ? rd_arb_io_out_bits_addr : rd_addr; // @[VME.scala 212:31:@377.4]
  assign _T_292 = io_vme_wr_0_cmd_ready & io_vme_wr_0_cmd_valid; // @[Decoupled.scala 37:37:@381.4]
  assign _GEN_19 = _T_292 ? io_vme_wr_0_cmd_bits_len : wr_len; // @[VME.scala 217:34:@382.4]
  assign _GEN_20 = _T_292 ? io_vme_wr_0_cmd_bits_addr : wr_addr; // @[VME.scala 217:34:@382.4]
  assign _T_295 = rd_arb_chosen == 3'h0; // @[VME.scala 227:46:@388.4]
  assign _T_298 = rd_arb_chosen == 3'h1; // @[VME.scala 227:46:@392.4]
  assign _T_301 = rd_arb_chosen == 3'h2; // @[VME.scala 227:46:@396.4]
  assign _T_304 = rd_arb_chosen == 3'h3; // @[VME.scala 227:46:@400.4]
  assign _T_307 = rd_arb_chosen == 3'h4; // @[VME.scala 227:46:@404.4]
  assign _T_311 = wstate == 2'h2; // @[VME.scala 233:37:@412.4]
  assign _T_319 = rstate == 2'h2; // @[VME.scala 250:28:@431.4]
  assign _GEN_32 = 3'h1 == rd_arb_chosen ? io_vme_rd_1_data_ready : io_vme_rd_0_data_ready; // @[VME.scala 250:42:@432.4]
  assign _GEN_39 = 3'h2 == rd_arb_chosen ? io_vme_rd_2_data_ready : _GEN_32; // @[VME.scala 250:42:@432.4]
  assign _GEN_46 = 3'h3 == rd_arb_chosen ? io_vme_rd_3_data_ready : _GEN_39; // @[VME.scala 250:42:@432.4]
  assign _GEN_53 = 3'h4 == rd_arb_chosen ? io_vme_rd_4_data_ready : _GEN_46; // @[VME.scala 250:42:@432.4]
  assign io_mem_aw_valid = wstate == 2'h1; // @[VME.scala 236:19:@416.4]
  assign io_mem_aw_bits_addr = wr_addr; // @[VME.scala 237:23:@417.4]
  assign io_mem_aw_bits_len = wr_len; // @[VME.scala 238:22:@418.4]
  assign io_mem_w_valid = _T_311 & io_vme_wr_0_data_valid; // @[VME.scala 240:18:@421.4]
  assign io_mem_w_bits_data = io_vme_wr_0_data_bits; // @[VME.scala 241:22:@422.4]
  assign io_mem_w_bits_last = wr_cnt == io_vme_wr_0_cmd_bits_len; // @[VME.scala 242:22:@424.4]
  assign io_mem_b_ready = wstate == 2'h3; // @[VME.scala 244:18:@426.4]
  assign io_mem_ar_valid = rstate == 2'h1; // @[VME.scala 246:19:@428.4]
  assign io_mem_ar_bits_addr = rd_addr; // @[VME.scala 247:23:@429.4]
  assign io_mem_ar_bits_len = rd_len; // @[VME.scala 248:22:@430.4]
  assign io_mem_r_ready = _T_319 & _GEN_53; // @[VME.scala 250:18:@433.4]
  assign io_vme_rd_0_cmd_ready = rd_arb_io_in_0_ready; // @[VME.scala 147:53:@290.4]
  assign io_vme_rd_0_data_valid = _T_295 & io_mem_r_valid; // @[VME.scala 227:29:@390.4]
  assign io_vme_rd_0_data_bits = io_mem_r_bits_data; // @[VME.scala 228:28:@391.4]
  assign io_vme_rd_1_cmd_ready = rd_arb_io_in_1_ready; // @[VME.scala 147:53:@294.4]
  assign io_vme_rd_1_data_valid = _T_298 & io_mem_r_valid; // @[VME.scala 227:29:@394.4]
  assign io_vme_rd_1_data_bits = io_mem_r_bits_data; // @[VME.scala 228:28:@395.4]
  assign io_vme_rd_2_cmd_ready = rd_arb_io_in_2_ready; // @[VME.scala 147:53:@298.4]
  assign io_vme_rd_2_data_valid = _T_301 & io_mem_r_valid; // @[VME.scala 227:29:@398.4]
  assign io_vme_rd_2_data_bits = io_mem_r_bits_data; // @[VME.scala 228:28:@399.4]
  assign io_vme_rd_3_cmd_ready = rd_arb_io_in_3_ready; // @[VME.scala 147:53:@302.4]
  assign io_vme_rd_3_data_valid = _T_304 & io_mem_r_valid; // @[VME.scala 227:29:@402.4]
  assign io_vme_rd_3_data_bits = io_mem_r_bits_data; // @[VME.scala 228:28:@403.4]
  assign io_vme_rd_4_cmd_ready = rd_arb_io_in_4_ready; // @[VME.scala 147:53:@306.4]
  assign io_vme_rd_4_data_valid = _T_307 & io_mem_r_valid; // @[VME.scala 227:29:@406.4]
  assign io_vme_rd_4_data_bits = io_mem_r_bits_data; // @[VME.scala 228:28:@407.4]
  assign io_vme_wr_0_cmd_ready = wstate == 2'h0; // @[VME.scala 231:26:@409.4]
  assign io_vme_wr_0_data_ready = _T_311 & io_mem_w_ready; // @[VME.scala 233:27:@414.4]
  assign io_vme_wr_0_ack = io_mem_b_ready & io_mem_b_valid; // @[VME.scala 232:20:@411.4]
  assign rd_arb_io_in_0_valid = io_vme_rd_0_cmd_valid; // @[VME.scala 147:53:@289.4]
  assign rd_arb_io_in_0_bits_addr = io_vme_rd_0_cmd_bits_addr; // @[VME.scala 147:53:@288.4]
  assign rd_arb_io_in_0_bits_len = io_vme_rd_0_cmd_bits_len; // @[VME.scala 147:53:@287.4]
  assign rd_arb_io_in_1_valid = io_vme_rd_1_cmd_valid; // @[VME.scala 147:53:@293.4]
  assign rd_arb_io_in_1_bits_addr = io_vme_rd_1_cmd_bits_addr; // @[VME.scala 147:53:@292.4]
  assign rd_arb_io_in_1_bits_len = io_vme_rd_1_cmd_bits_len; // @[VME.scala 147:53:@291.4]
  assign rd_arb_io_in_2_valid = io_vme_rd_2_cmd_valid; // @[VME.scala 147:53:@297.4]
  assign rd_arb_io_in_2_bits_addr = io_vme_rd_2_cmd_bits_addr; // @[VME.scala 147:53:@296.4]
  assign rd_arb_io_in_2_bits_len = io_vme_rd_2_cmd_bits_len; // @[VME.scala 147:53:@295.4]
  assign rd_arb_io_in_3_valid = io_vme_rd_3_cmd_valid; // @[VME.scala 147:53:@301.4]
  assign rd_arb_io_in_3_bits_addr = io_vme_rd_3_cmd_bits_addr; // @[VME.scala 147:53:@300.4]
  assign rd_arb_io_in_3_bits_len = io_vme_rd_3_cmd_bits_len; // @[VME.scala 147:53:@299.4]
  assign rd_arb_io_in_4_valid = io_vme_rd_4_cmd_valid; // @[VME.scala 147:53:@305.4]
  assign rd_arb_io_in_4_bits_addr = io_vme_rd_4_cmd_bits_addr; // @[VME.scala 147:53:@304.4]
  assign rd_arb_io_in_4_bits_len = io_vme_rd_4_cmd_bits_len; // @[VME.scala 147:53:@303.4]
  assign rd_arb_io_out_ready = rstate == 2'h0; // @[VME.scala 223:23:@387.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rd_arb_chosen = _RAND_0[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rstate = _RAND_1[1:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  wstate = _RAND_2[1:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  wr_cnt = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  rd_len = _RAND_4[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  wr_len = _RAND_5[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  rd_addr = _RAND_6[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  wr_addr = _RAND_7[31:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_260) begin
      rd_arb_chosen <= rd_arb_io_chosen;
    end
    if (reset) begin
      rstate <= 2'h0;
    end else begin
      if (_T_263) begin
        if (rd_arb_io_out_valid) begin
          rstate <= 2'h1;
        end
      end else begin
        if (_T_264) begin
          if (io_mem_ar_ready) begin
            rstate <= 2'h2;
          end
        end else begin
          if (_T_265) begin
            if (_T_267) begin
              rstate <= 2'h0;
            end
          end
        end
      end
    end
    if (reset) begin
      wstate <= 2'h0;
    end else begin
      if (_T_277) begin
        if (io_vme_wr_0_cmd_valid) begin
          wstate <= 2'h1;
        end
      end else begin
        if (_T_278) begin
          if (io_mem_aw_ready) begin
            wstate <= 2'h2;
          end
        end else begin
          if (_T_279) begin
            if (_T_281) begin
              wstate <= 2'h3;
            end
          end else begin
            if (_T_282) begin
              if (io_mem_b_valid) begin
                wstate <= 2'h0;
              end
            end
          end
        end
      end
    end
    if (reset) begin
      wr_cnt <= 8'h0;
    end else begin
      if (_T_271) begin
        wr_cnt <= 8'h0;
      end else begin
        if (_T_273) begin
          wr_cnt <= _T_276;
        end
      end
    end
    if (reset) begin
      rd_len <= 8'h0;
    end else begin
      if (_T_260) begin
        rd_len <= rd_arb_io_out_bits_len;
      end
    end
    if (reset) begin
      wr_len <= 8'h0;
    end else begin
      if (_T_292) begin
        wr_len <= io_vme_wr_0_cmd_bits_len;
      end
    end
    if (reset) begin
      rd_addr <= 32'h0;
    end else begin
      if (_T_260) begin
        rd_addr <= rd_arb_io_out_bits_addr;
      end
    end
    if (reset) begin
      wr_addr <= 32'h0;
    end else begin
      if (_T_292) begin
        wr_addr <= io_vme_wr_0_cmd_bits_addr;
      end
    end
  end
endmodule
module Queue( // @[:@457.2]
  input          clock, // @[:@458.4]
  input          reset, // @[:@459.4]
  output         io_enq_ready, // @[:@460.4]
  input          io_enq_valid, // @[:@460.4]
  input  [127:0] io_enq_bits, // @[:@460.4]
  input          io_deq_ready, // @[:@460.4]
  output         io_deq_valid, // @[:@460.4]
  output [127:0] io_deq_bits, // @[:@460.4]
  output [7:0]   io_count // @[:@460.4]
);
  (* ramstyle="M20K" *) reg [127:0] ram [0:127]; // @[Decoupled.scala 215:24:@462.4]
  reg [127:0] _RAND_0;
  wire [127:0] ram__T_63_data; // @[Decoupled.scala 215:24:@462.4]
  wire [6:0] ram__T_63_addr; // @[Decoupled.scala 215:24:@462.4]
  wire [127:0] ram__T_49_data; // @[Decoupled.scala 215:24:@462.4]
  wire [6:0] ram__T_49_addr; // @[Decoupled.scala 215:24:@462.4]
  wire  ram__T_49_mask; // @[Decoupled.scala 215:24:@462.4]
  wire  ram__T_49_en; // @[Decoupled.scala 215:24:@462.4]
  reg [6:0] value; // @[Counter.scala 26:33:@463.4]
  reg [31:0] _RAND_1;
  reg [6:0] value_1; // @[Counter.scala 26:33:@464.4]
  reg [31:0] _RAND_2;
  reg  maybe_full; // @[Decoupled.scala 218:35:@465.4]
  reg [31:0] _RAND_3;
  wire  _T_41; // @[Decoupled.scala 220:41:@466.4]
  wire  _T_43; // @[Decoupled.scala 221:36:@467.4]
  wire  empty; // @[Decoupled.scala 221:33:@468.4]
  wire  _T_44; // @[Decoupled.scala 222:32:@469.4]
  wire  do_enq; // @[Decoupled.scala 37:37:@470.4]
  wire  do_deq; // @[Decoupled.scala 37:37:@473.4]
  wire [7:0] _T_52; // @[Counter.scala 35:22:@480.6]
  wire [6:0] _T_53; // @[Counter.scala 35:22:@481.6]
  wire [6:0] _GEN_5; // @[Decoupled.scala 226:17:@476.4]
  wire [7:0] _T_56; // @[Counter.scala 35:22:@486.6]
  wire [6:0] _T_57; // @[Counter.scala 35:22:@487.6]
  wire [6:0] _GEN_6; // @[Decoupled.scala 230:17:@484.4]
  wire  _T_58; // @[Decoupled.scala 233:16:@490.4]
  wire  _GEN_7; // @[Decoupled.scala 233:28:@491.4]
  wire [7:0] _T_64; // @[Decoupled.scala 254:40:@500.4]
  wire [7:0] _T_65; // @[Decoupled.scala 254:40:@501.4]
  wire [6:0] _T_66; // @[Decoupled.scala 254:40:@502.4]
  wire  _T_67; // @[Decoupled.scala 256:32:@503.4]
  wire [7:0] _T_70; // @[Decoupled.scala 256:20:@504.4]
  wire [7:0] _GEN_14; // @[Decoupled.scala 256:62:@505.4]
  assign ram__T_63_addr = value_1;
  assign ram__T_63_data = ram[ram__T_63_addr]; // @[Decoupled.scala 215:24:@462.4]
  assign ram__T_49_data = io_enq_bits;
  assign ram__T_49_addr = value;
  assign ram__T_49_mask = 1'h1;
  assign ram__T_49_en = io_enq_ready & io_enq_valid;
  assign _T_41 = value == value_1; // @[Decoupled.scala 220:41:@466.4]
  assign _T_43 = maybe_full == 1'h0; // @[Decoupled.scala 221:36:@467.4]
  assign empty = _T_41 & _T_43; // @[Decoupled.scala 221:33:@468.4]
  assign _T_44 = _T_41 & maybe_full; // @[Decoupled.scala 222:32:@469.4]
  assign do_enq = io_enq_ready & io_enq_valid; // @[Decoupled.scala 37:37:@470.4]
  assign do_deq = io_deq_ready & io_deq_valid; // @[Decoupled.scala 37:37:@473.4]
  assign _T_52 = value + 7'h1; // @[Counter.scala 35:22:@480.6]
  assign _T_53 = value + 7'h1; // @[Counter.scala 35:22:@481.6]
  assign _GEN_5 = do_enq ? _T_53 : value; // @[Decoupled.scala 226:17:@476.4]
  assign _T_56 = value_1 + 7'h1; // @[Counter.scala 35:22:@486.6]
  assign _T_57 = value_1 + 7'h1; // @[Counter.scala 35:22:@487.6]
  assign _GEN_6 = do_deq ? _T_57 : value_1; // @[Decoupled.scala 230:17:@484.4]
  assign _T_58 = do_enq != do_deq; // @[Decoupled.scala 233:16:@490.4]
  assign _GEN_7 = _T_58 ? do_enq : maybe_full; // @[Decoupled.scala 233:28:@491.4]
  assign _T_64 = value - value_1; // @[Decoupled.scala 254:40:@500.4]
  assign _T_65 = $unsigned(_T_64); // @[Decoupled.scala 254:40:@501.4]
  assign _T_66 = _T_65[6:0]; // @[Decoupled.scala 254:40:@502.4]
  assign _T_67 = maybe_full & _T_41; // @[Decoupled.scala 256:32:@503.4]
  assign _T_70 = _T_67 ? 8'h80 : 8'h0; // @[Decoupled.scala 256:20:@504.4]
  assign _GEN_14 = {{1'd0}, _T_66}; // @[Decoupled.scala 256:62:@505.4]
  assign io_enq_ready = _T_44 == 1'h0; // @[Decoupled.scala 238:16:@497.4]
  assign io_deq_valid = empty == 1'h0; // @[Decoupled.scala 237:16:@495.4]
  assign io_deq_bits = ram__T_63_data; // @[Decoupled.scala 239:15:@499.4]
  assign io_count = _T_70 | _GEN_14; // @[Decoupled.scala 256:14:@506.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {4{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 128; initvar = initvar+1)
    ram[initvar] = _RAND_0[127:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  value = _RAND_1[6:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  value_1 = _RAND_2[6:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  maybe_full = _RAND_3[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(ram__T_49_en & ram__T_49_mask) begin
      ram[ram__T_49_addr] <= ram__T_49_data; // @[Decoupled.scala 215:24:@462.4]
    end
    if (reset) begin
      value <= 7'h0;
    end else begin
      if (do_enq) begin
        value <= _T_53;
      end
    end
    if (reset) begin
      value_1 <= 7'h0;
    end else begin
      if (do_deq) begin
        value_1 <= _T_57;
      end
    end
    if (reset) begin
      maybe_full <= 1'h0;
    end else begin
      if (_T_58) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module FetchDecode( // @[:@508.2]
  input  [127:0] io_inst, // @[:@511.4]
  output         io_isLoad, // @[:@511.4]
  output         io_isCompute, // @[:@511.4]
  output         io_isStore // @[:@511.4]
);
  wire [127:0] _T_15; // @[Lookup.scala 9:38:@513.4]
  wire  _T_16; // @[Lookup.scala 9:38:@514.4]
  wire  _T_20; // @[Lookup.scala 9:38:@516.4]
  wire  _T_24; // @[Lookup.scala 9:38:@518.4]
  wire  _T_28; // @[Lookup.scala 9:38:@520.4]
  wire [127:0] _T_31; // @[Lookup.scala 9:38:@521.4]
  wire  _T_32; // @[Lookup.scala 9:38:@522.4]
  wire  _T_36; // @[Lookup.scala 9:38:@524.4]
  wire  _T_40; // @[Lookup.scala 9:38:@526.4]
  wire [127:0] _T_43; // @[Lookup.scala 9:38:@527.4]
  wire  _T_44; // @[Lookup.scala 9:38:@528.4]
  wire  _T_48; // @[Lookup.scala 9:38:@530.4]
  wire  _T_52; // @[Lookup.scala 9:38:@532.4]
  wire  _T_56; // @[Lookup.scala 9:38:@534.4]
  wire  _T_58; // @[Lookup.scala 11:37:@536.4]
  wire  _T_59; // @[Lookup.scala 11:37:@537.4]
  wire  _T_60; // @[Lookup.scala 11:37:@538.4]
  wire  _T_61; // @[Lookup.scala 11:37:@539.4]
  wire  _T_62; // @[Lookup.scala 11:37:@540.4]
  wire  _T_63; // @[Lookup.scala 11:37:@541.4]
  wire  _T_64; // @[Lookup.scala 11:37:@542.4]
  wire  _T_65; // @[Lookup.scala 11:37:@543.4]
  wire  _T_66; // @[Lookup.scala 11:37:@544.4]
  wire  cs_val_inst; // @[Lookup.scala 11:37:@545.4]
  wire [2:0] _T_67; // @[Lookup.scala 11:37:@546.4]
  wire [2:0] _T_68; // @[Lookup.scala 11:37:@547.4]
  wire [2:0] _T_69; // @[Lookup.scala 11:37:@548.4]
  wire [2:0] _T_70; // @[Lookup.scala 11:37:@549.4]
  wire [2:0] _T_71; // @[Lookup.scala 11:37:@550.4]
  wire [2:0] _T_72; // @[Lookup.scala 11:37:@551.4]
  wire [2:0] _T_73; // @[Lookup.scala 11:37:@552.4]
  wire [2:0] _T_74; // @[Lookup.scala 11:37:@553.4]
  wire [2:0] _T_75; // @[Lookup.scala 11:37:@554.4]
  wire [2:0] _T_76; // @[Lookup.scala 11:37:@555.4]
  wire [2:0] cs_op_type; // @[Lookup.scala 11:37:@556.4]
  wire  _T_77; // @[Decode.scala 155:41:@557.4]
  wire  _T_79; // @[Decode.scala 156:44:@560.4]
  wire  _T_81; // @[Decode.scala 157:42:@563.4]
  assign _T_15 = io_inst & 128'h187; // @[Lookup.scala 9:38:@513.4]
  assign _T_16 = 128'h0 == _T_15; // @[Lookup.scala 9:38:@514.4]
  assign _T_20 = 128'h80 == _T_15; // @[Lookup.scala 9:38:@516.4]
  assign _T_24 = 128'h100 == _T_15; // @[Lookup.scala 9:38:@518.4]
  assign _T_28 = 128'h180 == _T_15; // @[Lookup.scala 9:38:@520.4]
  assign _T_31 = io_inst & 128'h7; // @[Lookup.scala 9:38:@521.4]
  assign _T_32 = 128'h1 == _T_31; // @[Lookup.scala 9:38:@522.4]
  assign _T_36 = 128'h2 == _T_31; // @[Lookup.scala 9:38:@524.4]
  assign _T_40 = 128'h3 == _T_31; // @[Lookup.scala 9:38:@526.4]
  assign _T_43 = io_inst & 128'h3000000000000000000000000007; // @[Lookup.scala 9:38:@527.4]
  assign _T_44 = 128'h4 == _T_43; // @[Lookup.scala 9:38:@528.4]
  assign _T_48 = 128'h1000000000000000000000000004 == _T_43; // @[Lookup.scala 9:38:@530.4]
  assign _T_52 = 128'h2000000000000000000000000004 == _T_43; // @[Lookup.scala 9:38:@532.4]
  assign _T_56 = 128'h3000000000000000000000000004 == _T_43; // @[Lookup.scala 9:38:@534.4]
  assign _T_58 = _T_52 ? 1'h1 : _T_56; // @[Lookup.scala 11:37:@536.4]
  assign _T_59 = _T_48 ? 1'h1 : _T_58; // @[Lookup.scala 11:37:@537.4]
  assign _T_60 = _T_44 ? 1'h1 : _T_59; // @[Lookup.scala 11:37:@538.4]
  assign _T_61 = _T_40 ? 1'h1 : _T_60; // @[Lookup.scala 11:37:@539.4]
  assign _T_62 = _T_36 ? 1'h1 : _T_61; // @[Lookup.scala 11:37:@540.4]
  assign _T_63 = _T_32 ? 1'h1 : _T_62; // @[Lookup.scala 11:37:@541.4]
  assign _T_64 = _T_28 ? 1'h1 : _T_63; // @[Lookup.scala 11:37:@542.4]
  assign _T_65 = _T_24 ? 1'h1 : _T_64; // @[Lookup.scala 11:37:@543.4]
  assign _T_66 = _T_20 ? 1'h1 : _T_65; // @[Lookup.scala 11:37:@544.4]
  assign cs_val_inst = _T_16 ? 1'h1 : _T_66; // @[Lookup.scala 11:37:@545.4]
  assign _T_67 = _T_56 ? 3'h2 : 3'h5; // @[Lookup.scala 11:37:@546.4]
  assign _T_68 = _T_52 ? 3'h2 : _T_67; // @[Lookup.scala 11:37:@547.4]
  assign _T_69 = _T_48 ? 3'h2 : _T_68; // @[Lookup.scala 11:37:@548.4]
  assign _T_70 = _T_44 ? 3'h2 : _T_69; // @[Lookup.scala 11:37:@549.4]
  assign _T_71 = _T_40 ? 3'h2 : _T_70; // @[Lookup.scala 11:37:@550.4]
  assign _T_72 = _T_36 ? 3'h2 : _T_71; // @[Lookup.scala 11:37:@551.4]
  assign _T_73 = _T_32 ? 3'h1 : _T_72; // @[Lookup.scala 11:37:@552.4]
  assign _T_74 = _T_28 ? 3'h2 : _T_73; // @[Lookup.scala 11:37:@553.4]
  assign _T_75 = _T_24 ? 3'h0 : _T_74; // @[Lookup.scala 11:37:@554.4]
  assign _T_76 = _T_20 ? 3'h0 : _T_75; // @[Lookup.scala 11:37:@555.4]
  assign cs_op_type = _T_16 ? 3'h2 : _T_76; // @[Lookup.scala 11:37:@556.4]
  assign _T_77 = cs_op_type == 3'h0; // @[Decode.scala 155:41:@557.4]
  assign _T_79 = cs_op_type == 3'h2; // @[Decode.scala 156:44:@560.4]
  assign _T_81 = cs_op_type == 3'h1; // @[Decode.scala 157:42:@563.4]
  assign io_isLoad = cs_val_inst & _T_77; // @[Decode.scala 155:13:@559.4]
  assign io_isCompute = cs_val_inst & _T_79; // @[Decode.scala 156:16:@562.4]
  assign io_isStore = cs_val_inst & _T_81; // @[Decode.scala 157:14:@565.4]
endmodule
module Fetch( // @[:@567.2]
  input          clock, // @[:@568.4]
  input          reset, // @[:@569.4]
  input          io_launch, // @[:@570.4]
  input  [31:0]  io_ins_baddr, // @[:@570.4]
  input  [31:0]  io_ins_count, // @[:@570.4]
  input          io_vme_rd_cmd_ready, // @[:@570.4]
  output         io_vme_rd_cmd_valid, // @[:@570.4]
  output [31:0]  io_vme_rd_cmd_bits_addr, // @[:@570.4]
  output [7:0]   io_vme_rd_cmd_bits_len, // @[:@570.4]
  output         io_vme_rd_data_ready, // @[:@570.4]
  input          io_vme_rd_data_valid, // @[:@570.4]
  input  [63:0]  io_vme_rd_data_bits, // @[:@570.4]
  input          io_inst_ld_ready, // @[:@570.4]
  output         io_inst_ld_valid, // @[:@570.4]
  output [127:0] io_inst_ld_bits, // @[:@570.4]
  input          io_inst_co_ready, // @[:@570.4]
  output         io_inst_co_valid, // @[:@570.4]
  output [127:0] io_inst_co_bits, // @[:@570.4]
  input          io_inst_st_ready, // @[:@570.4]
  output         io_inst_st_valid, // @[:@570.4]
  output [127:0] io_inst_st_bits // @[:@570.4]
);
  wire  inst_q_clock; // @[Fetch.scala 57:22:@572.4]
  wire  inst_q_reset; // @[Fetch.scala 57:22:@572.4]
  wire  inst_q_io_enq_ready; // @[Fetch.scala 57:22:@572.4]
  wire  inst_q_io_enq_valid; // @[Fetch.scala 57:22:@572.4]
  wire [127:0] inst_q_io_enq_bits; // @[Fetch.scala 57:22:@572.4]
  wire  inst_q_io_deq_ready; // @[Fetch.scala 57:22:@572.4]
  wire  inst_q_io_deq_valid; // @[Fetch.scala 57:22:@572.4]
  wire [127:0] inst_q_io_deq_bits; // @[Fetch.scala 57:22:@572.4]
  wire [7:0] inst_q_io_count; // @[Fetch.scala 57:22:@572.4]
  wire [127:0] dec_io_inst; // @[Fetch.scala 58:19:@575.4]
  wire  dec_io_isLoad; // @[Fetch.scala 58:19:@575.4]
  wire  dec_io_isCompute; // @[Fetch.scala 58:19:@575.4]
  wire  dec_io_isStore; // @[Fetch.scala 58:19:@575.4]
  reg  s1_launch; // @[Fetch.scala 60:26:@578.4]
  reg [31:0] _RAND_0;
  wire  _T_65; // @[Fetch.scala 61:27:@580.4]
  wire  pulse; // @[Fetch.scala 61:25:@581.4]
  reg [31:0] raddr; // @[Fetch.scala 63:18:@582.4]
  reg [31:0] _RAND_1;
  reg [7:0] rlen; // @[Fetch.scala 64:17:@583.4]
  reg [31:0] _RAND_2;
  reg [7:0] ilen; // @[Fetch.scala 65:17:@584.4]
  reg [31:0] _RAND_3;
  reg [31:0] xrem; // @[Fetch.scala 67:17:@585.4]
  reg [31:0] _RAND_4;
  wire [32:0] _GEN_46; // @[Fetch.scala 68:29:@586.4]
  wire [32:0] _T_71; // @[Fetch.scala 68:29:@586.4]
  wire [33:0] _T_73; // @[Fetch.scala 68:37:@587.4]
  wire [33:0] _T_74; // @[Fetch.scala 68:37:@588.4]
  wire [32:0] xsize; // @[Fetch.scala 68:37:@589.4]
  reg [2:0] state; // @[Fetch.scala 73:22:@590.4]
  reg [31:0] _RAND_5;
  wire  _T_76; // @[Conditional.scala 37:30:@591.4]
  wire  _T_77; // @[Fetch.scala 80:21:@595.8]
  wire [32:0] _T_79; // @[Fetch.scala 82:25:@598.10]
  wire [9:0] _T_82; // @[Fetch.scala 85:24:@603.10]
  wire [9:0] _T_83; // @[Fetch.scala 85:24:@604.10]
  wire [8:0] _T_84; // @[Fetch.scala 85:24:@605.10]
  wire [8:0] _T_86; // @[Fetch.scala 86:25:@607.10]
  wire [9:0] _T_88; // @[Fetch.scala 86:33:@608.10]
  wire [9:0] _T_89; // @[Fetch.scala 86:33:@609.10]
  wire [8:0] _T_90; // @[Fetch.scala 86:33:@610.10]
  wire [33:0] _T_91; // @[Fetch.scala 87:25:@612.10]
  wire [33:0] _T_92; // @[Fetch.scala 87:25:@613.10]
  wire [32:0] _T_93; // @[Fetch.scala 87:25:@614.10]
  wire [32:0] _GEN_0; // @[Fetch.scala 80:29:@596.8]
  wire [32:0] _GEN_1; // @[Fetch.scala 80:29:@596.8]
  wire [32:0] _GEN_2; // @[Fetch.scala 80:29:@596.8]
  wire [2:0] _GEN_3; // @[Fetch.scala 78:20:@593.6]
  wire [32:0] _GEN_4; // @[Fetch.scala 78:20:@593.6]
  wire [32:0] _GEN_5; // @[Fetch.scala 78:20:@593.6]
  wire [32:0] _GEN_6; // @[Fetch.scala 78:20:@593.6]
  wire  _T_94; // @[Conditional.scala 37:30:@620.6]
  wire [2:0] _GEN_7; // @[Fetch.scala 92:34:@622.8]
  wire  _T_95; // @[Conditional.scala 37:30:@627.8]
  wire [2:0] _GEN_8; // @[Fetch.scala 97:35:@629.10]
  wire  _T_96; // @[Conditional.scala 37:30:@634.10]
  wire  _T_97; // @[Fetch.scala 103:31:@637.14]
  wire [2:0] _GEN_9; // @[Fetch.scala 103:41:@638.14]
  wire [2:0] _GEN_10; // @[Fetch.scala 102:35:@636.12]
  wire  _T_98; // @[Conditional.scala 37:30:@647.12]
  wire  _T_100; // @[Fetch.scala 111:29:@649.14]
  wire  _T_102; // @[Fetch.scala 112:20:@651.16]
  wire  _T_103; // @[Fetch.scala 114:27:@656.18]
  wire [31:0] _T_105; // @[Fetch.scala 117:24:@660.20]
  wire [32:0] _T_117; // @[Fetch.scala 123:24:@675.20]
  wire [32:0] _T_118; // @[Fetch.scala 123:24:@676.20]
  wire [31:0] _T_119; // @[Fetch.scala 123:24:@677.20]
  wire [31:0] _GEN_12; // @[Fetch.scala 114:35:@657.18]
  wire [31:0] _GEN_13; // @[Fetch.scala 114:35:@657.18]
  wire [31:0] _GEN_14; // @[Fetch.scala 114:35:@657.18]
  wire [2:0] _GEN_15; // @[Fetch.scala 112:29:@652.16]
  wire [31:0] _GEN_16; // @[Fetch.scala 112:29:@652.16]
  wire [31:0] _GEN_17; // @[Fetch.scala 112:29:@652.16]
  wire [31:0] _GEN_18; // @[Fetch.scala 112:29:@652.16]
  wire [2:0] _GEN_19; // @[Fetch.scala 111:38:@650.14]
  wire [31:0] _GEN_20; // @[Fetch.scala 111:38:@650.14]
  wire [31:0] _GEN_21; // @[Fetch.scala 111:38:@650.14]
  wire [31:0] _GEN_22; // @[Fetch.scala 111:38:@650.14]
  wire [2:0] _GEN_23; // @[Conditional.scala 39:67:@648.12]
  wire [31:0] _GEN_24; // @[Conditional.scala 39:67:@648.12]
  wire [31:0] _GEN_25; // @[Conditional.scala 39:67:@648.12]
  wire [31:0] _GEN_26; // @[Conditional.scala 39:67:@648.12]
  wire [2:0] _GEN_27; // @[Conditional.scala 39:67:@635.10]
  wire [31:0] _GEN_28; // @[Conditional.scala 39:67:@635.10]
  wire [31:0] _GEN_29; // @[Conditional.scala 39:67:@635.10]
  wire [31:0] _GEN_30; // @[Conditional.scala 39:67:@635.10]
  wire [2:0] _GEN_31; // @[Conditional.scala 39:67:@628.8]
  wire [31:0] _GEN_32; // @[Conditional.scala 39:67:@628.8]
  wire [31:0] _GEN_33; // @[Conditional.scala 39:67:@628.8]
  wire [31:0] _GEN_34; // @[Conditional.scala 39:67:@628.8]
  wire [2:0] _GEN_35; // @[Conditional.scala 39:67:@621.6]
  wire [31:0] _GEN_36; // @[Conditional.scala 39:67:@621.6]
  wire [31:0] _GEN_37; // @[Conditional.scala 39:67:@621.6]
  wire [31:0] _GEN_38; // @[Conditional.scala 39:67:@621.6]
  wire [2:0] _GEN_39; // @[Conditional.scala 40:58:@592.4]
  wire [32:0] _GEN_40; // @[Conditional.scala 40:58:@592.4]
  wire [32:0] _GEN_41; // @[Conditional.scala 40:58:@592.4]
  wire [32:0] _GEN_42; // @[Conditional.scala 40:58:@592.4]
  wire  _T_120; // @[Fetch.scala 130:15:@682.4]
  wire  _T_121; // @[Fetch.scala 132:22:@687.6]
  wire  _T_124; // @[Fetch.scala 132:33:@689.6]
  wire  _T_126; // @[Fetch.scala 132:68:@690.6]
  wire  _T_127; // @[Fetch.scala 132:60:@691.6]
  wire [32:0] _T_128; // @[Fetch.scala 133:20:@693.8]
  wire [31:0] _T_129; // @[Fetch.scala 133:20:@694.8]
  wire [31:0] _GEN_43; // @[Fetch.scala 132:77:@692.6]
  reg [63:0] lsb; // @[Fetch.scala 142:16:@702.4]
  reg [63:0] _RAND_6;
  wire  _T_132; // @[Fetch.scala 146:15:@704.4]
  wire  _T_133; // @[Fetch.scala 148:55:@708.4]
  wire  _T_135; // @[Fetch.scala 155:37:@713.4]
  wire  _T_138; // @[Fetch.scala 156:40:@717.4]
  wire  _T_141; // @[Fetch.scala 157:38:@721.4]
  wire [2:0] deq_sel; // @[Cat.scala 30:58:@729.4]
  wire  _T_149; // @[Mux.scala 46:19:@730.4]
  wire  _T_150; // @[Mux.scala 46:16:@731.4]
  wire  _T_151; // @[Mux.scala 46:19:@732.4]
  wire  _T_152; // @[Mux.scala 46:16:@733.4]
  wire  _T_153; // @[Mux.scala 46:19:@734.4]
  wire  deq_ready; // @[Mux.scala 46:16:@735.4]
  wire  _T_154; // @[Fetch.scala 176:36:@736.4]
  Queue inst_q ( // @[Fetch.scala 57:22:@572.4]
    .clock(inst_q_clock),
    .reset(inst_q_reset),
    .io_enq_ready(inst_q_io_enq_ready),
    .io_enq_valid(inst_q_io_enq_valid),
    .io_enq_bits(inst_q_io_enq_bits),
    .io_deq_ready(inst_q_io_deq_ready),
    .io_deq_valid(inst_q_io_deq_valid),
    .io_deq_bits(inst_q_io_deq_bits),
    .io_count(inst_q_io_count)
  );
  FetchDecode dec ( // @[Fetch.scala 58:19:@575.4]
    .io_inst(dec_io_inst),
    .io_isLoad(dec_io_isLoad),
    .io_isCompute(dec_io_isCompute),
    .io_isStore(dec_io_isStore)
  );
  assign _T_65 = ~ s1_launch; // @[Fetch.scala 61:27:@580.4]
  assign pulse = io_launch & _T_65; // @[Fetch.scala 61:25:@581.4]
  assign _GEN_46 = {{1'd0}, io_ins_count}; // @[Fetch.scala 68:29:@586.4]
  assign _T_71 = _GEN_46 << 1'h1; // @[Fetch.scala 68:29:@586.4]
  assign _T_73 = _T_71 - 33'h1; // @[Fetch.scala 68:37:@587.4]
  assign _T_74 = $unsigned(_T_73); // @[Fetch.scala 68:37:@588.4]
  assign xsize = _T_74[32:0]; // @[Fetch.scala 68:37:@589.4]
  assign _T_76 = 3'h0 == state; // @[Conditional.scala 37:30:@591.4]
  assign _T_77 = xsize < 33'h100; // @[Fetch.scala 80:21:@595.8]
  assign _T_79 = xsize >> 1'h1; // @[Fetch.scala 82:25:@598.10]
  assign _T_82 = 9'h100 - 9'h1; // @[Fetch.scala 85:24:@603.10]
  assign _T_83 = $unsigned(_T_82); // @[Fetch.scala 85:24:@604.10]
  assign _T_84 = _T_83[8:0]; // @[Fetch.scala 85:24:@605.10]
  assign _T_86 = 9'h100 >> 1'h1; // @[Fetch.scala 86:25:@607.10]
  assign _T_88 = _T_86 - 9'h1; // @[Fetch.scala 86:33:@608.10]
  assign _T_89 = $unsigned(_T_88); // @[Fetch.scala 86:33:@609.10]
  assign _T_90 = _T_89[8:0]; // @[Fetch.scala 86:33:@610.10]
  assign _T_91 = xsize - 33'h100; // @[Fetch.scala 87:25:@612.10]
  assign _T_92 = $unsigned(_T_91); // @[Fetch.scala 87:25:@613.10]
  assign _T_93 = _T_92[32:0]; // @[Fetch.scala 87:25:@614.10]
  assign _GEN_0 = _T_77 ? xsize : {{24'd0}, _T_84}; // @[Fetch.scala 80:29:@596.8]
  assign _GEN_1 = _T_77 ? _T_79 : {{24'd0}, _T_90}; // @[Fetch.scala 80:29:@596.8]
  assign _GEN_2 = _T_77 ? 33'h0 : _T_93; // @[Fetch.scala 80:29:@596.8]
  assign _GEN_3 = pulse ? 3'h1 : state; // @[Fetch.scala 78:20:@593.6]
  assign _GEN_4 = pulse ? _GEN_0 : {{25'd0}, rlen}; // @[Fetch.scala 78:20:@593.6]
  assign _GEN_5 = pulse ? _GEN_1 : {{25'd0}, ilen}; // @[Fetch.scala 78:20:@593.6]
  assign _GEN_6 = pulse ? _GEN_2 : {{1'd0}, xrem}; // @[Fetch.scala 78:20:@593.6]
  assign _T_94 = 3'h1 == state; // @[Conditional.scala 37:30:@620.6]
  assign _GEN_7 = io_vme_rd_cmd_ready ? 3'h2 : state; // @[Fetch.scala 92:34:@622.8]
  assign _T_95 = 3'h2 == state; // @[Conditional.scala 37:30:@627.8]
  assign _GEN_8 = io_vme_rd_data_valid ? 3'h3 : state; // @[Fetch.scala 97:35:@629.10]
  assign _T_96 = 3'h3 == state; // @[Conditional.scala 37:30:@634.10]
  assign _T_97 = inst_q_io_count == ilen; // @[Fetch.scala 103:31:@637.14]
  assign _GEN_9 = _T_97 ? 3'h4 : 3'h2; // @[Fetch.scala 103:41:@638.14]
  assign _GEN_10 = io_vme_rd_data_valid ? _GEN_9 : state; // @[Fetch.scala 102:35:@636.12]
  assign _T_98 = 3'h4 == state; // @[Conditional.scala 37:30:@647.12]
  assign _T_100 = inst_q_io_count == 8'h0; // @[Fetch.scala 111:29:@649.14]
  assign _T_102 = xrem == 32'h0; // @[Fetch.scala 112:20:@651.16]
  assign _T_103 = xrem < 32'h100; // @[Fetch.scala 114:27:@656.18]
  assign _T_105 = xrem >> 1'h1; // @[Fetch.scala 117:24:@660.20]
  assign _T_117 = xrem - 32'h100; // @[Fetch.scala 123:24:@675.20]
  assign _T_118 = $unsigned(_T_117); // @[Fetch.scala 123:24:@676.20]
  assign _T_119 = _T_118[31:0]; // @[Fetch.scala 123:24:@677.20]
  assign _GEN_12 = _T_103 ? xrem : {{23'd0}, _T_84}; // @[Fetch.scala 114:35:@657.18]
  assign _GEN_13 = _T_103 ? _T_105 : {{23'd0}, _T_90}; // @[Fetch.scala 114:35:@657.18]
  assign _GEN_14 = _T_103 ? 32'h0 : _T_119; // @[Fetch.scala 114:35:@657.18]
  assign _GEN_15 = _T_102 ? 3'h0 : 3'h1; // @[Fetch.scala 112:29:@652.16]
  assign _GEN_16 = _T_102 ? {{24'd0}, rlen} : _GEN_12; // @[Fetch.scala 112:29:@652.16]
  assign _GEN_17 = _T_102 ? {{24'd0}, ilen} : _GEN_13; // @[Fetch.scala 112:29:@652.16]
  assign _GEN_18 = _T_102 ? xrem : _GEN_14; // @[Fetch.scala 112:29:@652.16]
  assign _GEN_19 = _T_100 ? _GEN_15 : state; // @[Fetch.scala 111:38:@650.14]
  assign _GEN_20 = _T_100 ? _GEN_16 : {{24'd0}, rlen}; // @[Fetch.scala 111:38:@650.14]
  assign _GEN_21 = _T_100 ? _GEN_17 : {{24'd0}, ilen}; // @[Fetch.scala 111:38:@650.14]
  assign _GEN_22 = _T_100 ? _GEN_18 : xrem; // @[Fetch.scala 111:38:@650.14]
  assign _GEN_23 = _T_98 ? _GEN_19 : state; // @[Conditional.scala 39:67:@648.12]
  assign _GEN_24 = _T_98 ? _GEN_20 : {{24'd0}, rlen}; // @[Conditional.scala 39:67:@648.12]
  assign _GEN_25 = _T_98 ? _GEN_21 : {{24'd0}, ilen}; // @[Conditional.scala 39:67:@648.12]
  assign _GEN_26 = _T_98 ? _GEN_22 : xrem; // @[Conditional.scala 39:67:@648.12]
  assign _GEN_27 = _T_96 ? _GEN_10 : _GEN_23; // @[Conditional.scala 39:67:@635.10]
  assign _GEN_28 = _T_96 ? {{24'd0}, rlen} : _GEN_24; // @[Conditional.scala 39:67:@635.10]
  assign _GEN_29 = _T_96 ? {{24'd0}, ilen} : _GEN_25; // @[Conditional.scala 39:67:@635.10]
  assign _GEN_30 = _T_96 ? xrem : _GEN_26; // @[Conditional.scala 39:67:@635.10]
  assign _GEN_31 = _T_95 ? _GEN_8 : _GEN_27; // @[Conditional.scala 39:67:@628.8]
  assign _GEN_32 = _T_95 ? {{24'd0}, rlen} : _GEN_28; // @[Conditional.scala 39:67:@628.8]
  assign _GEN_33 = _T_95 ? {{24'd0}, ilen} : _GEN_29; // @[Conditional.scala 39:67:@628.8]
  assign _GEN_34 = _T_95 ? xrem : _GEN_30; // @[Conditional.scala 39:67:@628.8]
  assign _GEN_35 = _T_94 ? _GEN_7 : _GEN_31; // @[Conditional.scala 39:67:@621.6]
  assign _GEN_36 = _T_94 ? {{24'd0}, rlen} : _GEN_32; // @[Conditional.scala 39:67:@621.6]
  assign _GEN_37 = _T_94 ? {{24'd0}, ilen} : _GEN_33; // @[Conditional.scala 39:67:@621.6]
  assign _GEN_38 = _T_94 ? xrem : _GEN_34; // @[Conditional.scala 39:67:@621.6]
  assign _GEN_39 = _T_76 ? _GEN_3 : _GEN_35; // @[Conditional.scala 40:58:@592.4]
  assign _GEN_40 = _T_76 ? _GEN_4 : {{1'd0}, _GEN_36}; // @[Conditional.scala 40:58:@592.4]
  assign _GEN_41 = _T_76 ? _GEN_5 : {{1'd0}, _GEN_37}; // @[Conditional.scala 40:58:@592.4]
  assign _GEN_42 = _T_76 ? _GEN_6 : {{1'd0}, _GEN_38}; // @[Conditional.scala 40:58:@592.4]
  assign _T_120 = state == 3'h0; // @[Fetch.scala 130:15:@682.4]
  assign _T_121 = state == 3'h4; // @[Fetch.scala 132:22:@687.6]
  assign _T_124 = _T_121 & _T_100; // @[Fetch.scala 132:33:@689.6]
  assign _T_126 = xrem != 32'h0; // @[Fetch.scala 132:68:@690.6]
  assign _T_127 = _T_124 & _T_126; // @[Fetch.scala 132:60:@691.6]
  assign _T_128 = raddr + 32'h800; // @[Fetch.scala 133:20:@693.8]
  assign _T_129 = raddr + 32'h800; // @[Fetch.scala 133:20:@694.8]
  assign _GEN_43 = _T_127 ? _T_129 : raddr; // @[Fetch.scala 132:77:@692.6]
  assign _T_132 = state == 3'h2; // @[Fetch.scala 146:15:@704.4]
  assign _T_133 = state == 3'h3; // @[Fetch.scala 148:55:@708.4]
  assign _T_135 = dec_io_isLoad & inst_q_io_deq_valid; // @[Fetch.scala 155:37:@713.4]
  assign _T_138 = dec_io_isCompute & inst_q_io_deq_valid; // @[Fetch.scala 156:40:@717.4]
  assign _T_141 = dec_io_isStore & inst_q_io_deq_valid; // @[Fetch.scala 157:38:@721.4]
  assign deq_sel = {dec_io_isCompute,dec_io_isStore,dec_io_isLoad}; // @[Cat.scala 30:58:@729.4]
  assign _T_149 = 3'h4 == deq_sel; // @[Mux.scala 46:19:@730.4]
  assign _T_150 = _T_149 ? io_inst_co_ready : 1'h0; // @[Mux.scala 46:16:@731.4]
  assign _T_151 = 3'h2 == deq_sel; // @[Mux.scala 46:19:@732.4]
  assign _T_152 = _T_151 ? io_inst_st_ready : _T_150; // @[Mux.scala 46:16:@733.4]
  assign _T_153 = 3'h1 == deq_sel; // @[Mux.scala 46:19:@734.4]
  assign deq_ready = _T_153 ? io_inst_ld_ready : _T_152; // @[Mux.scala 46:16:@735.4]
  assign _T_154 = deq_ready & inst_q_io_deq_valid; // @[Fetch.scala 176:36:@736.4]
  assign io_vme_rd_cmd_valid = state == 3'h1; // @[Fetch.scala 136:23:@698.4]
  assign io_vme_rd_cmd_bits_addr = raddr; // @[Fetch.scala 137:27:@699.4]
  assign io_vme_rd_cmd_bits_len = rlen; // @[Fetch.scala 138:26:@700.4]
  assign io_vme_rd_data_ready = inst_q_io_enq_ready; // @[Fetch.scala 140:24:@701.4]
  assign io_inst_ld_valid = _T_135 & _T_121; // @[Fetch.scala 155:20:@716.4]
  assign io_inst_ld_bits = inst_q_io_deq_bits; // @[Fetch.scala 159:19:@725.4]
  assign io_inst_co_valid = _T_138 & _T_121; // @[Fetch.scala 156:20:@720.4]
  assign io_inst_co_bits = inst_q_io_deq_bits; // @[Fetch.scala 160:19:@726.4]
  assign io_inst_st_valid = _T_141 & _T_121; // @[Fetch.scala 157:20:@724.4]
  assign io_inst_st_bits = inst_q_io_deq_bits; // @[Fetch.scala 161:19:@727.4]
  assign inst_q_clock = clock; // @[:@573.4]
  assign inst_q_reset = reset; // @[:@574.4]
  assign inst_q_io_enq_valid = io_vme_rd_data_valid & _T_133; // @[Fetch.scala 148:23:@710.4]
  assign inst_q_io_enq_bits = {io_vme_rd_data_bits,lsb}; // @[Fetch.scala 149:22:@711.4]
  assign inst_q_io_deq_ready = _T_154 & _T_121; // @[Fetch.scala 176:23:@739.4]
  assign dec_io_inst = inst_q_io_deq_bits; // @[Fetch.scala 152:15:@712.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  s1_launch = _RAND_0[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  raddr = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  rlen = _RAND_2[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ilen = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xrem = _RAND_4[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  state = _RAND_5[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {2{`RANDOM}};
  lsb = _RAND_6[63:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    s1_launch <= io_launch;
    if (_T_120) begin
      raddr <= io_ins_baddr;
    end else begin
      if (_T_127) begin
        raddr <= _T_129;
      end
    end
    rlen <= _GEN_40[7:0];
    ilen <= _GEN_41[7:0];
    xrem <= _GEN_42[31:0];
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_76) begin
        if (pulse) begin
          state <= 3'h1;
        end
      end else begin
        if (_T_94) begin
          if (io_vme_rd_cmd_ready) begin
            state <= 3'h2;
          end
        end else begin
          if (_T_95) begin
            if (io_vme_rd_data_valid) begin
              state <= 3'h3;
            end
          end else begin
            if (_T_96) begin
              if (io_vme_rd_data_valid) begin
                if (_T_97) begin
                  state <= 3'h4;
                end else begin
                  state <= 3'h2;
                end
              end
            end else begin
              if (_T_98) begin
                if (_T_100) begin
                  if (_T_102) begin
                    state <= 3'h0;
                  end else begin
                    state <= 3'h1;
                  end
                end
              end
            end
          end
        end
      end
    end
    if (_T_132) begin
      lsb <= io_vme_rd_data_bits;
    end
  end
endmodule
module Semaphore( // @[:@741.2]
  input   clock, // @[:@742.4]
  input   reset, // @[:@743.4]
  input   io_spost, // @[:@744.4]
  input   io_swait, // @[:@744.4]
  output  io_sready // @[:@744.4]
);
  reg [7:0] cnt; // @[Semaphore.scala 38:20:@746.4]
  reg [31:0] _RAND_0;
  wire  _T_14; // @[Semaphore.scala 39:21:@747.4]
  wire  _T_15; // @[Semaphore.scala 39:18:@748.4]
  wire  _T_17; // @[Semaphore.scala 39:38:@749.4]
  wire  _T_18; // @[Semaphore.scala 39:31:@750.4]
  wire [8:0] _T_20; // @[Semaphore.scala 39:88:@752.6]
  wire [7:0] _T_21; // @[Semaphore.scala 39:88:@753.6]
  wire [7:0] _GEN_0; // @[Semaphore.scala 39:75:@751.4]
  wire  _T_23; // @[Semaphore.scala 40:9:@756.4]
  wire  _T_24; // @[Semaphore.scala 40:19:@757.4]
  wire  _T_26; // @[Semaphore.scala 40:38:@758.4]
  wire  _T_27; // @[Semaphore.scala 40:31:@759.4]
  wire [8:0] _T_29; // @[Semaphore.scala 40:60:@761.6]
  wire [8:0] _T_30; // @[Semaphore.scala 40:60:@762.6]
  wire [7:0] _T_31; // @[Semaphore.scala 40:60:@763.6]
  wire [7:0] _GEN_1; // @[Semaphore.scala 40:47:@760.4]
  assign _T_14 = io_swait == 1'h0; // @[Semaphore.scala 39:21:@747.4]
  assign _T_15 = io_spost & _T_14; // @[Semaphore.scala 39:18:@748.4]
  assign _T_17 = cnt != 8'hff; // @[Semaphore.scala 39:38:@749.4]
  assign _T_18 = _T_15 & _T_17; // @[Semaphore.scala 39:31:@750.4]
  assign _T_20 = cnt + 8'h1; // @[Semaphore.scala 39:88:@752.6]
  assign _T_21 = cnt + 8'h1; // @[Semaphore.scala 39:88:@753.6]
  assign _GEN_0 = _T_18 ? _T_21 : cnt; // @[Semaphore.scala 39:75:@751.4]
  assign _T_23 = io_spost == 1'h0; // @[Semaphore.scala 40:9:@756.4]
  assign _T_24 = _T_23 & io_swait; // @[Semaphore.scala 40:19:@757.4]
  assign _T_26 = cnt != 8'h0; // @[Semaphore.scala 40:38:@758.4]
  assign _T_27 = _T_24 & _T_26; // @[Semaphore.scala 40:31:@759.4]
  assign _T_29 = cnt - 8'h1; // @[Semaphore.scala 40:60:@761.6]
  assign _T_30 = $unsigned(_T_29); // @[Semaphore.scala 40:60:@762.6]
  assign _T_31 = _T_30[7:0]; // @[Semaphore.scala 40:60:@763.6]
  assign _GEN_1 = _T_27 ? _T_31 : _GEN_0; // @[Semaphore.scala 40:47:@760.4]
  assign io_sready = cnt != 8'h0; // @[Semaphore.scala 41:13:@767.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  cnt = _RAND_0[7:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      cnt <= 8'h0;
    end else begin
      if (_T_27) begin
        cnt <= _T_31;
      end else begin
        if (_T_18) begin
          cnt <= _T_21;
        end
      end
    end
  end
endmodule
module Queue_1( // @[:@769.2]
  input          clock, // @[:@770.4]
  input          reset, // @[:@771.4]
  output         io_enq_ready, // @[:@772.4]
  input          io_enq_valid, // @[:@772.4]
  input  [127:0] io_enq_bits, // @[:@772.4]
  input          io_deq_ready, // @[:@772.4]
  output         io_deq_valid, // @[:@772.4]
  output [127:0] io_deq_bits // @[:@772.4]
);
  (* ramstyle="M20K" *) reg [127:0] ram [0:511]; // @[Decoupled.scala 215:24:@774.4]
  reg [127:0] _RAND_0;
  wire [127:0] ram__T_63_data; // @[Decoupled.scala 215:24:@774.4]
  wire [8:0] ram__T_63_addr; // @[Decoupled.scala 215:24:@774.4]
  wire [127:0] ram__T_49_data; // @[Decoupled.scala 215:24:@774.4]
  wire [8:0] ram__T_49_addr; // @[Decoupled.scala 215:24:@774.4]
  wire  ram__T_49_mask; // @[Decoupled.scala 215:24:@774.4]
  wire  ram__T_49_en; // @[Decoupled.scala 215:24:@774.4]
  reg [8:0] value; // @[Counter.scala 26:33:@775.4]
  reg [31:0] _RAND_1;
  reg [8:0] value_1; // @[Counter.scala 26:33:@776.4]
  reg [31:0] _RAND_2;
  reg  maybe_full; // @[Decoupled.scala 218:35:@777.4]
  reg [31:0] _RAND_3;
  wire  _T_41; // @[Decoupled.scala 220:41:@778.4]
  wire  _T_43; // @[Decoupled.scala 221:36:@779.4]
  wire  empty; // @[Decoupled.scala 221:33:@780.4]
  wire  _T_44; // @[Decoupled.scala 222:32:@781.4]
  wire  do_enq; // @[Decoupled.scala 37:37:@782.4]
  wire  do_deq; // @[Decoupled.scala 37:37:@785.4]
  wire [9:0] _T_52; // @[Counter.scala 35:22:@792.6]
  wire [8:0] _T_53; // @[Counter.scala 35:22:@793.6]
  wire [8:0] _GEN_5; // @[Decoupled.scala 226:17:@788.4]
  wire [9:0] _T_56; // @[Counter.scala 35:22:@798.6]
  wire [8:0] _T_57; // @[Counter.scala 35:22:@799.6]
  wire [8:0] _GEN_6; // @[Decoupled.scala 230:17:@796.4]
  wire  _T_58; // @[Decoupled.scala 233:16:@802.4]
  wire  _GEN_7; // @[Decoupled.scala 233:28:@803.4]
  assign ram__T_63_addr = value_1;
  assign ram__T_63_data = ram[ram__T_63_addr]; // @[Decoupled.scala 215:24:@774.4]
  assign ram__T_49_data = io_enq_bits;
  assign ram__T_49_addr = value;
  assign ram__T_49_mask = 1'h1;
  assign ram__T_49_en = io_enq_ready & io_enq_valid;
  assign _T_41 = value == value_1; // @[Decoupled.scala 220:41:@778.4]
  assign _T_43 = maybe_full == 1'h0; // @[Decoupled.scala 221:36:@779.4]
  assign empty = _T_41 & _T_43; // @[Decoupled.scala 221:33:@780.4]
  assign _T_44 = _T_41 & maybe_full; // @[Decoupled.scala 222:32:@781.4]
  assign do_enq = io_enq_ready & io_enq_valid; // @[Decoupled.scala 37:37:@782.4]
  assign do_deq = io_deq_ready & io_deq_valid; // @[Decoupled.scala 37:37:@785.4]
  assign _T_52 = value + 9'h1; // @[Counter.scala 35:22:@792.6]
  assign _T_53 = value + 9'h1; // @[Counter.scala 35:22:@793.6]
  assign _GEN_5 = do_enq ? _T_53 : value; // @[Decoupled.scala 226:17:@788.4]
  assign _T_56 = value_1 + 9'h1; // @[Counter.scala 35:22:@798.6]
  assign _T_57 = value_1 + 9'h1; // @[Counter.scala 35:22:@799.6]
  assign _GEN_6 = do_deq ? _T_57 : value_1; // @[Decoupled.scala 230:17:@796.4]
  assign _T_58 = do_enq != do_deq; // @[Decoupled.scala 233:16:@802.4]
  assign _GEN_7 = _T_58 ? do_enq : maybe_full; // @[Decoupled.scala 233:28:@803.4]
  assign io_enq_ready = _T_44 == 1'h0; // @[Decoupled.scala 238:16:@809.4]
  assign io_deq_valid = empty == 1'h0; // @[Decoupled.scala 237:16:@807.4]
  assign io_deq_bits = ram__T_63_data; // @[Decoupled.scala 239:15:@811.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {4{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 512; initvar = initvar+1)
    ram[initvar] = _RAND_0[127:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  value = _RAND_1[8:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  value_1 = _RAND_2[8:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  maybe_full = _RAND_3[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(ram__T_49_en & ram__T_49_mask) begin
      ram[ram__T_49_addr] <= ram__T_49_data; // @[Decoupled.scala 215:24:@774.4]
    end
    if (reset) begin
      value <= 9'h0;
    end else begin
      if (do_enq) begin
        value <= _T_53;
      end
    end
    if (reset) begin
      value_1 <= 9'h0;
    end else begin
      if (do_deq) begin
        value_1 <= _T_57;
      end
    end
    if (reset) begin
      maybe_full <= 1'h0;
    end else begin
      if (_T_58) begin
        maybe_full <= do_enq;
      end
    end
  end
endmodule
module LoadDecode( // @[:@820.2]
  input  [127:0] io_inst, // @[:@823.4]
  output         io_push_next, // @[:@823.4]
  output         io_pop_next, // @[:@823.4]
  output         io_isInput, // @[:@823.4]
  output         io_isWeight, // @[:@823.4]
  output         io_isSync // @[:@823.4]
);
  wire [15:0] dec_xsize; // @[Decode.scala 173:29:@848.4]
  wire [127:0] _T_39; // @[Decode.scala 176:25:@862.4]
  wire  _T_40; // @[Decode.scala 176:25:@863.4]
  wire  _T_42; // @[Decode.scala 176:46:@864.4]
  wire  _T_47; // @[Decode.scala 177:26:@868.4]
  wire  _T_59; // @[Decode.scala 178:34:@876.4]
  wire  _T_61; // @[Decode.scala 178:66:@877.4]
  assign dec_xsize = io_inst[95:80]; // @[Decode.scala 173:29:@848.4]
  assign _T_39 = io_inst & 128'h187; // @[Decode.scala 176:25:@862.4]
  assign _T_40 = 128'h100 == _T_39; // @[Decode.scala 176:25:@863.4]
  assign _T_42 = dec_xsize != 16'h0; // @[Decode.scala 176:46:@864.4]
  assign _T_47 = 128'h80 == _T_39; // @[Decode.scala 177:26:@868.4]
  assign _T_59 = _T_40 | _T_47; // @[Decode.scala 178:34:@876.4]
  assign _T_61 = dec_xsize == 16'h0; // @[Decode.scala 178:66:@877.4]
  assign io_push_next = io_inst[6]; // @[Decode.scala 174:16:@860.4]
  assign io_pop_next = io_inst[4]; // @[Decode.scala 175:15:@861.4]
  assign io_isInput = _T_40 & _T_42; // @[Decode.scala 176:14:@866.4]
  assign io_isWeight = _T_47 & _T_42; // @[Decode.scala 177:15:@871.4]
  assign io_isSync = _T_59 & _T_61; // @[Decode.scala 178:13:@879.4]
endmodule
module TensorDataCtrl( // @[:@881.2]
  input          clock, // @[:@882.4]
  input          io_start, // @[:@884.4]
  output         io_done, // @[:@884.4]
  input  [127:0] io_inst, // @[:@884.4]
  input  [31:0]  io_baddr, // @[:@884.4]
  input          io_xinit, // @[:@884.4]
  input          io_xupdate, // @[:@884.4]
  input          io_yupdate, // @[:@884.4]
  output         io_stride, // @[:@884.4]
  output         io_split, // @[:@884.4]
  output [31:0]  io_addr, // @[:@884.4]
  output [7:0]   io_len // @[:@884.4]
);
  wire [31:0] dec_dram_offset; // @[TensorUtil.scala 234:29:@903.4]
  wire [15:0] dec_ysize; // @[TensorUtil.scala 234:29:@907.4]
  wire [15:0] dec_xsize; // @[TensorUtil.scala 234:29:@909.4]
  wire [15:0] dec_xstride; // @[TensorUtil.scala 234:29:@911.4]
  reg [31:0] caddr; // @[TensorUtil.scala 236:18:@921.4]
  reg [31:0] _RAND_0;
  reg [31:0] baddr; // @[TensorUtil.scala 237:18:@922.4]
  reg [31:0] _RAND_1;
  reg [7:0] len; // @[TensorUtil.scala 239:16:@923.4]
  reg [31:0] _RAND_2;
  reg [7:0] xcnt; // @[TensorUtil.scala 242:17:@924.4]
  reg [31:0] _RAND_3;
  reg [15:0] xrem; // @[TensorUtil.scala 243:17:@925.4]
  reg [31:0] _RAND_4;
  wire [16:0] _GEN_20; // @[TensorUtil.scala 244:26:@926.4]
  wire [16:0] _T_54; // @[TensorUtil.scala 244:26:@926.4]
  wire [17:0] _T_56; // @[TensorUtil.scala 244:51:@927.4]
  wire [17:0] _T_57; // @[TensorUtil.scala 244:51:@928.4]
  wire [16:0] xsize; // @[TensorUtil.scala 244:51:@929.4]
  reg [15:0] ycnt; // @[TensorUtil.scala 246:17:@930.4]
  reg [31:0] _RAND_5;
  wire  _T_59; // @[TensorUtil.scala 248:21:@931.4]
  wire  _T_61; // @[TensorUtil.scala 249:21:@932.4]
  wire  _T_62; // @[TensorUtil.scala 248:29:@933.4]
  wire [16:0] _T_64; // @[TensorUtil.scala 250:35:@934.4]
  wire [16:0] _T_65; // @[TensorUtil.scala 250:35:@935.4]
  wire [15:0] _T_66; // @[TensorUtil.scala 250:35:@936.4]
  wire  _T_67; // @[TensorUtil.scala 250:21:@937.4]
  wire  stride; // @[TensorUtil.scala 249:29:@938.4]
  wire  _T_70; // @[TensorUtil.scala 252:35:@940.4]
  wire  split; // @[TensorUtil.scala 252:28:@941.4]
  wire  _T_71; // @[TensorUtil.scala 254:33:@942.4]
  wire  _T_72; // @[TensorUtil.scala 254:18:@943.4]
  wire  _T_73; // @[TensorUtil.scala 255:17:@945.6]
  wire [9:0] _T_76; // @[TensorUtil.scala 259:19:@951.8]
  wire [9:0] _T_77; // @[TensorUtil.scala 259:19:@952.8]
  wire [8:0] _T_78; // @[TensorUtil.scala 259:19:@953.8]
  wire [17:0] _T_79; // @[TensorUtil.scala 260:21:@955.8]
  wire [17:0] _T_80; // @[TensorUtil.scala 260:21:@956.8]
  wire [16:0] _T_81; // @[TensorUtil.scala 260:21:@957.8]
  wire [16:0] _GEN_0; // @[TensorUtil.scala 255:25:@946.6]
  wire [16:0] _GEN_1; // @[TensorUtil.scala 255:25:@946.6]
  wire  _T_82; // @[TensorUtil.scala 262:27:@962.6]
  wire  _T_83; // @[TensorUtil.scala 263:16:@964.8]
  wire [16:0] _T_89; // @[TensorUtil.scala 268:20:@974.10]
  wire [16:0] _T_90; // @[TensorUtil.scala 268:20:@975.10]
  wire [15:0] _T_91; // @[TensorUtil.scala 268:20:@976.10]
  wire [15:0] _GEN_2; // @[TensorUtil.scala 263:24:@965.8]
  wire [15:0] _GEN_3; // @[TensorUtil.scala 263:24:@965.8]
  wire [15:0] _GEN_4; // @[TensorUtil.scala 262:37:@963.6]
  wire [15:0] _GEN_5; // @[TensorUtil.scala 262:37:@963.6]
  wire [16:0] _GEN_6; // @[TensorUtil.scala 254:45:@944.4]
  wire [16:0] _GEN_7; // @[TensorUtil.scala 254:45:@944.4]
  wire [8:0] _T_94; // @[TensorUtil.scala 275:18:@985.8]
  wire [7:0] _T_95; // @[TensorUtil.scala 275:18:@986.8]
  wire [7:0] _GEN_8; // @[TensorUtil.scala 274:28:@984.6]
  wire  _T_97; // @[TensorUtil.scala 280:27:@993.6]
  wire [16:0] _T_99; // @[TensorUtil.scala 281:18:@995.8]
  wire [15:0] _T_100; // @[TensorUtil.scala 281:18:@996.8]
  wire [15:0] _GEN_10; // @[TensorUtil.scala 280:38:@994.6]
  wire [32:0] _T_101; // @[TensorUtil.scala 285:23:@1000.6]
  wire [31:0] _T_102; // @[TensorUtil.scala 285:23:@1001.6]
  wire [32:0] _T_105; // @[TensorUtil.scala 289:22:@1010.10]
  wire [31:0] _T_106; // @[TensorUtil.scala 289:22:@1011.10]
  wire [19:0] _GEN_21; // @[TensorUtil.scala 291:37:@1016.12]
  wire [19:0] _T_107; // @[TensorUtil.scala 291:37:@1016.12]
  wire [31:0] _GEN_22; // @[TensorUtil.scala 291:22:@1017.12]
  wire [32:0] _T_108; // @[TensorUtil.scala 291:22:@1017.12]
  wire [31:0] _T_109; // @[TensorUtil.scala 291:22:@1018.12]
  wire [31:0] _GEN_12; // @[TensorUtil.scala 290:26:@1015.10]
  wire [31:0] _GEN_13; // @[TensorUtil.scala 290:26:@1015.10]
  wire [31:0] _GEN_14; // @[TensorUtil.scala 288:18:@1009.8]
  wire [31:0] _GEN_15; // @[TensorUtil.scala 288:18:@1009.8]
  wire [31:0] _GEN_16; // @[TensorUtil.scala 287:28:@1008.6]
  wire [31:0] _GEN_17; // @[TensorUtil.scala 287:28:@1008.6]
  wire  _T_122; // @[TensorUtil.scala 303:19:@1038.4]
  assign dec_dram_offset = io_inst[56:25]; // @[TensorUtil.scala 234:29:@903.4]
  assign dec_ysize = io_inst[79:64]; // @[TensorUtil.scala 234:29:@907.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 234:29:@909.4]
  assign dec_xstride = io_inst[111:96]; // @[TensorUtil.scala 234:29:@911.4]
  assign _GEN_20 = {{1'd0}, dec_xsize}; // @[TensorUtil.scala 244:26:@926.4]
  assign _T_54 = _GEN_20 << 1; // @[TensorUtil.scala 244:26:@926.4]
  assign _T_56 = _T_54 - 17'h1; // @[TensorUtil.scala 244:51:@927.4]
  assign _T_57 = $unsigned(_T_56); // @[TensorUtil.scala 244:51:@928.4]
  assign xsize = _T_57[16:0]; // @[TensorUtil.scala 244:51:@929.4]
  assign _T_59 = xcnt == len; // @[TensorUtil.scala 248:21:@931.4]
  assign _T_61 = xrem == 16'h0; // @[TensorUtil.scala 249:21:@932.4]
  assign _T_62 = _T_59 & _T_61; // @[TensorUtil.scala 248:29:@933.4]
  assign _T_64 = dec_ysize - 16'h1; // @[TensorUtil.scala 250:35:@934.4]
  assign _T_65 = $unsigned(_T_64); // @[TensorUtil.scala 250:35:@935.4]
  assign _T_66 = _T_65[15:0]; // @[TensorUtil.scala 250:35:@936.4]
  assign _T_67 = ycnt != _T_66; // @[TensorUtil.scala 250:21:@937.4]
  assign stride = _T_62 & _T_67; // @[TensorUtil.scala 249:29:@938.4]
  assign _T_70 = xrem != 16'h0; // @[TensorUtil.scala 252:35:@940.4]
  assign split = _T_59 & _T_70; // @[TensorUtil.scala 252:28:@941.4]
  assign _T_71 = io_xupdate & stride; // @[TensorUtil.scala 254:33:@942.4]
  assign _T_72 = io_start | _T_71; // @[TensorUtil.scala 254:18:@943.4]
  assign _T_73 = xsize < 17'h100; // @[TensorUtil.scala 255:17:@945.6]
  assign _T_76 = 9'h100 - 9'h1; // @[TensorUtil.scala 259:19:@951.8]
  assign _T_77 = $unsigned(_T_76); // @[TensorUtil.scala 259:19:@952.8]
  assign _T_78 = _T_77[8:0]; // @[TensorUtil.scala 259:19:@953.8]
  assign _T_79 = xsize - 17'h100; // @[TensorUtil.scala 260:21:@955.8]
  assign _T_80 = $unsigned(_T_79); // @[TensorUtil.scala 260:21:@956.8]
  assign _T_81 = _T_80[16:0]; // @[TensorUtil.scala 260:21:@957.8]
  assign _GEN_0 = _T_73 ? xsize : {{8'd0}, _T_78}; // @[TensorUtil.scala 255:25:@946.6]
  assign _GEN_1 = _T_73 ? 17'h0 : _T_81; // @[TensorUtil.scala 255:25:@946.6]
  assign _T_82 = io_xupdate & split; // @[TensorUtil.scala 262:27:@962.6]
  assign _T_83 = xrem < 16'h100; // @[TensorUtil.scala 263:16:@964.8]
  assign _T_89 = xrem - 16'h100; // @[TensorUtil.scala 268:20:@974.10]
  assign _T_90 = $unsigned(_T_89); // @[TensorUtil.scala 268:20:@975.10]
  assign _T_91 = _T_90[15:0]; // @[TensorUtil.scala 268:20:@976.10]
  assign _GEN_2 = _T_83 ? xrem : {{7'd0}, _T_78}; // @[TensorUtil.scala 263:24:@965.8]
  assign _GEN_3 = _T_83 ? 16'h0 : _T_91; // @[TensorUtil.scala 263:24:@965.8]
  assign _GEN_4 = _T_82 ? _GEN_2 : {{8'd0}, len}; // @[TensorUtil.scala 262:37:@963.6]
  assign _GEN_5 = _T_82 ? _GEN_3 : xrem; // @[TensorUtil.scala 262:37:@963.6]
  assign _GEN_6 = _T_72 ? _GEN_0 : {{1'd0}, _GEN_4}; // @[TensorUtil.scala 254:45:@944.4]
  assign _GEN_7 = _T_72 ? _GEN_1 : {{1'd0}, _GEN_5}; // @[TensorUtil.scala 254:45:@944.4]
  assign _T_94 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@985.8]
  assign _T_95 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@986.8]
  assign _GEN_8 = io_xupdate ? _T_95 : xcnt; // @[TensorUtil.scala 274:28:@984.6]
  assign _T_97 = io_yupdate & stride; // @[TensorUtil.scala 280:27:@993.6]
  assign _T_99 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@995.8]
  assign _T_100 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@996.8]
  assign _GEN_10 = _T_97 ? _T_100 : ycnt; // @[TensorUtil.scala 280:38:@994.6]
  assign _T_101 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@1000.6]
  assign _T_102 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@1001.6]
  assign _T_105 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@1010.10]
  assign _T_106 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@1011.10]
  assign _GEN_21 = {{4'd0}, dec_xstride}; // @[TensorUtil.scala 291:37:@1016.12]
  assign _T_107 = _GEN_21 << 4; // @[TensorUtil.scala 291:37:@1016.12]
  assign _GEN_22 = {{12'd0}, _T_107}; // @[TensorUtil.scala 291:22:@1017.12]
  assign _T_108 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@1017.12]
  assign _T_109 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@1018.12]
  assign _GEN_12 = stride ? _T_109 : caddr; // @[TensorUtil.scala 290:26:@1015.10]
  assign _GEN_13 = stride ? _T_109 : baddr; // @[TensorUtil.scala 290:26:@1015.10]
  assign _GEN_14 = split ? _T_106 : _GEN_12; // @[TensorUtil.scala 288:18:@1009.8]
  assign _GEN_15 = split ? baddr : _GEN_13; // @[TensorUtil.scala 288:18:@1009.8]
  assign _GEN_16 = io_yupdate ? _GEN_14 : caddr; // @[TensorUtil.scala 287:28:@1008.6]
  assign _GEN_17 = io_yupdate ? _GEN_15 : baddr; // @[TensorUtil.scala 287:28:@1008.6]
  assign _T_122 = ycnt == _T_66; // @[TensorUtil.scala 303:19:@1038.4]
  assign io_done = _T_62 & _T_122; // @[TensorUtil.scala 301:11:@1040.4]
  assign io_stride = _T_62 & _T_67; // @[TensorUtil.scala 296:13:@1026.4]
  assign io_split = _T_59 & _T_70; // @[TensorUtil.scala 297:12:@1027.4]
  assign io_addr = caddr; // @[TensorUtil.scala 299:11:@1030.4]
  assign io_len = len; // @[TensorUtil.scala 300:10:@1031.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  caddr = _RAND_0[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  baddr = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  len = _RAND_2[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  xcnt = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xrem = _RAND_4[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  ycnt = _RAND_5[15:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (io_start) begin
      caddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (split) begin
          caddr <= _T_106;
        end else begin
          if (stride) begin
            caddr <= _T_109;
          end
        end
      end
    end
    if (io_start) begin
      baddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (!(split)) begin
          if (stride) begin
            baddr <= _T_109;
          end
        end
      end
    end
    len <= _GEN_6[7:0];
    if (io_xinit) begin
      xcnt <= 8'h0;
    end else begin
      if (io_xupdate) begin
        xcnt <= _T_95;
      end
    end
    xrem <= _GEN_7[15:0];
    if (io_start) begin
      ycnt <= 16'h0;
    end else begin
      if (_T_97) begin
        ycnt <= _T_100;
      end
    end
  end
endmodule
module TensorPadCtrl( // @[:@1042.2]
  input          clock, // @[:@1043.4]
  input          reset, // @[:@1044.4]
  input          io_start, // @[:@1045.4]
  output         io_done, // @[:@1045.4]
  input  [127:0] io_inst // @[:@1045.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@1070.4]
  wire [3:0] dec_ypad_0; // @[TensorUtil.scala 157:29:@1074.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@1078.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@1080.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@1082.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@1083.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@1084.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@1085.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@1086.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@1086.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@1087.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@1088.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@1088.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@1089.4]
  wire [16:0] _GEN_12; // @[TensorUtil.scala 166:46:@1090.4]
  wire [16:0] _T_39; // @[TensorUtil.scala 166:46:@1090.4]
  wire [17:0] _T_41; // @[TensorUtil.scala 166:71:@1091.4]
  wire [17:0] _T_42; // @[TensorUtil.scala 166:71:@1092.4]
  wire [16:0] xval; // @[TensorUtil.scala 166:71:@1093.4]
  wire  _T_44; // @[TensorUtil.scala 174:22:@1094.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 174:42:@1095.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 174:42:@1096.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 174:42:@1097.4]
  wire [3:0] yval; // @[TensorUtil.scala 174:10:@1098.4]
  reg  state; // @[TensorUtil.scala 181:22:@1099.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@1100.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@1102.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@1109.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@1110.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@1111.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@1112.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@1108.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@1101.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@1116.4]
  wire [16:0] _GEN_4; // @[TensorUtil.scala 196:26:@1117.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@1123.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@1130.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@1131.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@1129.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@1135.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@1136.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@1143.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@1145.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@1146.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@1144.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@1151.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@1070.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorUtil.scala 157:29:@1074.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@1078.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@1080.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@1086.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@1086.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@1087.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@1088.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@1088.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@1089.4]
  assign _GEN_12 = {{1'd0}, _T_38}; // @[TensorUtil.scala 166:46:@1090.4]
  assign _T_39 = _GEN_12 << 1; // @[TensorUtil.scala 166:46:@1090.4]
  assign _T_41 = _T_39 - 17'h1; // @[TensorUtil.scala 166:71:@1091.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@1092.4]
  assign xval = _T_42[16:0]; // @[TensorUtil.scala 166:71:@1093.4]
  assign _T_44 = dec_ypad_0 != 4'h0; // @[TensorUtil.scala 174:22:@1094.4]
  assign _T_46 = dec_ypad_0 - 4'h1; // @[TensorUtil.scala 174:42:@1095.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 174:42:@1096.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 174:42:@1097.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 174:10:@1098.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@1100.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@1102.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@1109.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@1110.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@1111.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@1112.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@1108.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@1101.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@1116.4]
  assign _GEN_4 = _T_56 ? xval : {{1'd0}, xmax}; // @[TensorUtil.scala 196:26:@1117.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@1123.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1130.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1131.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@1129.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@1135.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@1136.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@1143.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@1145.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@1146.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@1144.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@1151.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@1154.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_1( // @[:@1156.2]
  input          clock, // @[:@1157.4]
  input          reset, // @[:@1158.4]
  input          io_start, // @[:@1159.4]
  output         io_done, // @[:@1159.4]
  input  [127:0] io_inst // @[:@1159.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@1184.4]
  wire [3:0] dec_ypad_1; // @[TensorUtil.scala 157:29:@1190.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@1192.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@1194.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@1196.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@1197.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@1198.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@1199.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@1200.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@1200.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@1201.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@1202.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@1202.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@1203.4]
  wire [16:0] _GEN_12; // @[TensorUtil.scala 166:46:@1204.4]
  wire [16:0] _T_39; // @[TensorUtil.scala 166:46:@1204.4]
  wire [17:0] _T_41; // @[TensorUtil.scala 166:71:@1205.4]
  wire [17:0] _T_42; // @[TensorUtil.scala 166:71:@1206.4]
  wire [16:0] xval; // @[TensorUtil.scala 166:71:@1207.4]
  wire  _T_44; // @[TensorUtil.scala 176:22:@1208.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 176:42:@1209.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 176:42:@1210.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 176:42:@1211.4]
  wire [3:0] yval; // @[TensorUtil.scala 176:10:@1212.4]
  reg  state; // @[TensorUtil.scala 181:22:@1213.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@1214.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@1216.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@1223.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@1224.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@1225.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@1226.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@1222.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@1215.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@1230.4]
  wire [16:0] _GEN_4; // @[TensorUtil.scala 196:26:@1231.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@1237.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@1244.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@1245.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@1243.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@1249.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@1250.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@1257.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@1259.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@1260.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@1258.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@1265.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@1184.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorUtil.scala 157:29:@1190.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@1192.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@1194.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@1200.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@1200.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@1201.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@1202.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@1202.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@1203.4]
  assign _GEN_12 = {{1'd0}, _T_38}; // @[TensorUtil.scala 166:46:@1204.4]
  assign _T_39 = _GEN_12 << 1; // @[TensorUtil.scala 166:46:@1204.4]
  assign _T_41 = _T_39 - 17'h1; // @[TensorUtil.scala 166:71:@1205.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@1206.4]
  assign xval = _T_42[16:0]; // @[TensorUtil.scala 166:71:@1207.4]
  assign _T_44 = dec_ypad_1 != 4'h0; // @[TensorUtil.scala 176:22:@1208.4]
  assign _T_46 = dec_ypad_1 - 4'h1; // @[TensorUtil.scala 176:42:@1209.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 176:42:@1210.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 176:42:@1211.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 176:10:@1212.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@1214.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@1216.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@1223.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@1224.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@1225.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@1226.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@1222.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@1215.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@1230.4]
  assign _GEN_4 = _T_56 ? xval : {{1'd0}, xmax}; // @[TensorUtil.scala 196:26:@1231.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@1237.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1244.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1245.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@1243.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@1249.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@1250.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@1257.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@1259.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@1260.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@1258.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@1265.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@1268.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_2( // @[:@1270.2]
  input          clock, // @[:@1271.4]
  input          reset, // @[:@1272.4]
  input          io_start, // @[:@1273.4]
  output         io_done, // @[:@1273.4]
  input  [127:0] io_inst // @[:@1273.4]
);
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@1306.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@1310.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@1312.4]
  reg [31:0] _RAND_1;
  wire [4:0] _GEN_10; // @[TensorUtil.scala 168:19:@1314.4]
  wire [4:0] _T_35; // @[TensorUtil.scala 168:19:@1314.4]
  wire [5:0] _T_37; // @[TensorUtil.scala 168:44:@1315.4]
  wire [5:0] _T_38; // @[TensorUtil.scala 168:44:@1316.4]
  wire [4:0] xval; // @[TensorUtil.scala 168:44:@1317.4]
  reg  state; // @[TensorUtil.scala 181:22:@1318.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@1319.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@1321.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@1329.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@1331.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@1327.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@1320.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@1335.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@1342.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@1349.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@1350.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@1348.6]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@1306.4]
  assign _GEN_10 = {{1'd0}, dec_xpad_0}; // @[TensorUtil.scala 168:19:@1314.4]
  assign _T_35 = _GEN_10 << 1; // @[TensorUtil.scala 168:19:@1314.4]
  assign _T_37 = _T_35 - 5'h1; // @[TensorUtil.scala 168:44:@1315.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 168:44:@1316.4]
  assign xval = _T_38[4:0]; // @[TensorUtil.scala 168:44:@1317.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@1319.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@1321.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@1329.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@1331.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@1327.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@1320.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@1335.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@1342.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1349.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1350.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@1348.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@1373.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{11'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_3( // @[:@1375.2]
  input          clock, // @[:@1376.4]
  input          reset, // @[:@1377.4]
  input          io_start, // @[:@1378.4]
  output         io_done, // @[:@1378.4]
  input  [127:0] io_inst // @[:@1378.4]
);
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@1413.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@1415.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@1417.4]
  reg [31:0] _RAND_1;
  wire [4:0] _GEN_10; // @[TensorUtil.scala 170:19:@1419.4]
  wire [4:0] _T_35; // @[TensorUtil.scala 170:19:@1419.4]
  wire [5:0] _T_37; // @[TensorUtil.scala 170:44:@1420.4]
  wire [5:0] _T_38; // @[TensorUtil.scala 170:44:@1421.4]
  wire [4:0] xval; // @[TensorUtil.scala 170:44:@1422.4]
  reg  state; // @[TensorUtil.scala 181:22:@1423.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@1424.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@1426.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@1434.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@1436.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@1432.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@1425.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@1440.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@1447.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@1454.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@1455.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@1453.6]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@1413.4]
  assign _GEN_10 = {{1'd0}, dec_xpad_1}; // @[TensorUtil.scala 170:19:@1419.4]
  assign _T_35 = _GEN_10 << 1; // @[TensorUtil.scala 170:19:@1419.4]
  assign _T_37 = _T_35 - 5'h1; // @[TensorUtil.scala 170:44:@1420.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 170:44:@1421.4]
  assign xval = _T_38[4:0]; // @[TensorUtil.scala 170:44:@1422.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@1424.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@1426.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@1434.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@1436.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@1432.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@1425.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@1440.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@1447.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1454.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@1455.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@1453.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@1478.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{11'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorLoad( // @[:@1480.2]
  input          clock, // @[:@1481.4]
  input          reset, // @[:@1482.4]
  input          io_start, // @[:@1483.4]
  output         io_done, // @[:@1483.4]
  input  [127:0] io_inst, // @[:@1483.4]
  input  [31:0]  io_baddr, // @[:@1483.4]
  input          io_vme_rd_cmd_ready, // @[:@1483.4]
  output         io_vme_rd_cmd_valid, // @[:@1483.4]
  output [31:0]  io_vme_rd_cmd_bits_addr, // @[:@1483.4]
  output [7:0]   io_vme_rd_cmd_bits_len, // @[:@1483.4]
  output         io_vme_rd_data_ready, // @[:@1483.4]
  input          io_vme_rd_data_valid, // @[:@1483.4]
  input  [63:0]  io_vme_rd_data_bits, // @[:@1483.4]
  input          io_tensor_rd_idx_valid, // @[:@1483.4]
  input  [10:0]  io_tensor_rd_idx_bits, // @[:@1483.4]
  output         io_tensor_rd_data_valid, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_0, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_1, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_2, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_3, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_4, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_5, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_6, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_7, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_8, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_9, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_10, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_11, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_12, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_13, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_14, // @[:@1483.4]
  output [7:0]   io_tensor_rd_data_bits_0_15 // @[:@1483.4]
);
  wire  dataCtrl_clock; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_start; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_done; // @[TensorLoad.scala 51:24:@1520.4]
  wire [127:0] dataCtrl_io_inst; // @[TensorLoad.scala 51:24:@1520.4]
  wire [31:0] dataCtrl_io_baddr; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_xinit; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_xupdate; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_yupdate; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_stride; // @[TensorLoad.scala 51:24:@1520.4]
  wire  dataCtrl_io_split; // @[TensorLoad.scala 51:24:@1520.4]
  wire [31:0] dataCtrl_io_addr; // @[TensorLoad.scala 51:24:@1520.4]
  wire [7:0] dataCtrl_io_len; // @[TensorLoad.scala 51:24:@1520.4]
  wire  yPadCtrl0_clock; // @[TensorLoad.scala 53:25:@1524.4]
  wire  yPadCtrl0_reset; // @[TensorLoad.scala 53:25:@1524.4]
  wire  yPadCtrl0_io_start; // @[TensorLoad.scala 53:25:@1524.4]
  wire  yPadCtrl0_io_done; // @[TensorLoad.scala 53:25:@1524.4]
  wire [127:0] yPadCtrl0_io_inst; // @[TensorLoad.scala 53:25:@1524.4]
  wire  yPadCtrl1_clock; // @[TensorLoad.scala 54:25:@1527.4]
  wire  yPadCtrl1_reset; // @[TensorLoad.scala 54:25:@1527.4]
  wire  yPadCtrl1_io_start; // @[TensorLoad.scala 54:25:@1527.4]
  wire  yPadCtrl1_io_done; // @[TensorLoad.scala 54:25:@1527.4]
  wire [127:0] yPadCtrl1_io_inst; // @[TensorLoad.scala 54:25:@1527.4]
  wire  xPadCtrl0_clock; // @[TensorLoad.scala 55:25:@1530.4]
  wire  xPadCtrl0_reset; // @[TensorLoad.scala 55:25:@1530.4]
  wire  xPadCtrl0_io_start; // @[TensorLoad.scala 55:25:@1530.4]
  wire  xPadCtrl0_io_done; // @[TensorLoad.scala 55:25:@1530.4]
  wire [127:0] xPadCtrl0_io_inst; // @[TensorLoad.scala 55:25:@1530.4]
  wire  xPadCtrl1_clock; // @[TensorLoad.scala 56:25:@1533.4]
  wire  xPadCtrl1_reset; // @[TensorLoad.scala 56:25:@1533.4]
  wire  xPadCtrl1_io_start; // @[TensorLoad.scala 56:25:@1533.4]
  wire  xPadCtrl1_io_done; // @[TensorLoad.scala 56:25:@1533.4]
  wire [127:0] xPadCtrl1_io_inst; // @[TensorLoad.scala 56:25:@1533.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_0 [0:2047]; // @[TensorLoad.scala 214:59:@1801.4]
  reg [63:0] _RAND_0;
  wire [63:0] tensorFile_0_0_rdata_0_data; // @[TensorLoad.scala 214:59:@1801.4]
  wire [10:0] tensorFile_0_0_rdata_0_addr; // @[TensorLoad.scala 214:59:@1801.4]
  wire [63:0] tensorFile_0_0__T_868_data; // @[TensorLoad.scala 214:59:@1801.4]
  wire [10:0] tensorFile_0_0__T_868_addr; // @[TensorLoad.scala 214:59:@1801.4]
  wire  tensorFile_0_0__T_868_mask; // @[TensorLoad.scala 214:59:@1801.4]
  wire  tensorFile_0_0__T_868_en; // @[TensorLoad.scala 214:59:@1801.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_1 [0:2047]; // @[TensorLoad.scala 214:59:@1801.4]
  reg [63:0] _RAND_1;
  wire [63:0] tensorFile_0_1_rdata_0_data; // @[TensorLoad.scala 214:59:@1801.4]
  wire [10:0] tensorFile_0_1_rdata_0_addr; // @[TensorLoad.scala 214:59:@1801.4]
  wire [63:0] tensorFile_0_1__T_868_data; // @[TensorLoad.scala 214:59:@1801.4]
  wire [10:0] tensorFile_0_1__T_868_addr; // @[TensorLoad.scala 214:59:@1801.4]
  wire  tensorFile_0_1__T_868_mask; // @[TensorLoad.scala 214:59:@1801.4]
  wire  tensorFile_0_1__T_868_en; // @[TensorLoad.scala 214:59:@1801.4]
  wire [15:0] dec_sram_offset; // @[TensorLoad.scala 50:29:@1500.4]
  wire [15:0] dec_xsize; // @[TensorLoad.scala 50:29:@1508.4]
  wire [3:0] dec_ypad_0; // @[TensorLoad.scala 50:29:@1512.4]
  wire [3:0] dec_ypad_1; // @[TensorLoad.scala 50:29:@1514.4]
  wire [3:0] dec_xpad_0; // @[TensorLoad.scala 50:29:@1516.4]
  wire [3:0] dec_xpad_1; // @[TensorLoad.scala 50:29:@1518.4]
  reg  dataCtrlDone; // @[TensorLoad.scala 52:29:@1523.4]
  reg [31:0] _RAND_2;
  reg [7:0] tag; // @[TensorLoad.scala 58:16:@1536.4]
  reg [31:0] _RAND_3;
  reg [7:0] set; // @[TensorLoad.scala 59:16:@1537.4]
  reg [31:0] _RAND_4;
  reg [2:0] state; // @[TensorLoad.scala 62:22:@1538.4]
  reg [31:0] _RAND_5;
  wire  _T_614; // @[Conditional.scala 37:30:@1539.4]
  wire  _T_616; // @[TensorLoad.scala 68:26:@1542.8]
  wire  _T_618; // @[TensorLoad.scala 70:33:@1547.10]
  wire [2:0] _GEN_0; // @[TensorLoad.scala 70:42:@1548.10]
  wire [2:0] _GEN_1; // @[TensorLoad.scala 68:35:@1543.8]
  wire [2:0] _GEN_2; // @[TensorLoad.scala 67:23:@1541.6]
  wire  _T_619; // @[Conditional.scala 37:30:@1557.6]
  wire [2:0] _GEN_4; // @[TensorLoad.scala 78:32:@1559.8]
  wire  _T_622; // @[Conditional.scala 37:30:@1570.8]
  wire [2:0] _GEN_5; // @[TensorLoad.scala 87:32:@1572.10]
  wire  _T_623; // @[Conditional.scala 37:30:@1577.10]
  wire [2:0] _GEN_6; // @[TensorLoad.scala 92:34:@1579.12]
  wire  _T_624; // @[Conditional.scala 37:30:@1584.12]
  wire  _T_626; // @[TensorLoad.scala 99:28:@1588.18]
  wire  _T_628; // @[TensorLoad.scala 101:35:@1593.20]
  wire [2:0] _GEN_7; // @[TensorLoad.scala 101:44:@1594.20]
  wire [2:0] _GEN_8; // @[TensorLoad.scala 99:37:@1589.18]
  wire  _T_629; // @[TensorLoad.scala 106:41:@1602.18]
  wire [2:0] _GEN_10; // @[TensorLoad.scala 107:37:@1605.20]
  wire [2:0] _GEN_11; // @[TensorLoad.scala 106:63:@1603.18]
  wire [2:0] _GEN_12; // @[TensorLoad.scala 98:33:@1587.16]
  wire [2:0] _GEN_13; // @[TensorLoad.scala 97:35:@1586.14]
  wire  _T_634; // @[Conditional.scala 37:30:@1620.14]
  wire [2:0] _GEN_16; // @[TensorLoad.scala 119:29:@1623.18]
  wire [2:0] _GEN_17; // @[TensorLoad.scala 118:32:@1622.16]
  wire  _T_639; // @[Conditional.scala 37:30:@1644.16]
  wire  _T_640; // @[TensorLoad.scala 135:31:@1646.18]
  wire [2:0] _GEN_18; // @[TensorLoad.scala 135:48:@1647.18]
  wire [2:0] _GEN_19; // @[Conditional.scala 39:67:@1645.16]
  wire [2:0] _GEN_20; // @[Conditional.scala 39:67:@1621.14]
  wire [2:0] _GEN_21; // @[Conditional.scala 39:67:@1585.12]
  wire [2:0] _GEN_22; // @[Conditional.scala 39:67:@1578.10]
  wire [2:0] _GEN_23; // @[Conditional.scala 39:67:@1571.8]
  wire [2:0] _GEN_24; // @[Conditional.scala 39:67:@1558.6]
  wire [2:0] _GEN_25; // @[Conditional.scala 40:58:@1540.4]
  wire  _T_641; // @[TensorLoad.scala 142:30:@1651.4]
  wire  _T_642; // @[TensorLoad.scala 142:40:@1652.4]
  wire  _T_644; // @[Decoupled.scala 37:37:@1658.4]
  wire  _T_649; // @[TensorLoad.scala 151:38:@1668.6]
  wire  _GEN_26; // @[TensorLoad.scala 151:59:@1669.6]
  wire  _GEN_27; // @[TensorLoad.scala 149:26:@1663.4]
  wire  _T_654; // @[TensorLoad.scala 156:44:@1674.4]
  wire  _T_661; // @[TensorLoad.scala 159:83:@1680.4]
  wire  _T_662; // @[TensorLoad.scala 159:70:@1681.4]
  wire  _T_663; // @[TensorLoad.scala 160:35:@1682.4]
  wire  _T_664; // @[TensorLoad.scala 160:46:@1683.4]
  wire  _T_665; // @[TensorLoad.scala 160:66:@1684.4]
  wire  _T_666; // @[TensorLoad.scala 159:92:@1685.4]
  wire  _T_672; // @[TensorLoad.scala 164:34:@1691.4]
  wire  _T_673; // @[TensorLoad.scala 164:45:@1692.4]
  wire  _T_674; // @[TensorLoad.scala 163:57:@1693.4]
  wire  _T_676; // @[TensorLoad.scala 165:52:@1695.4]
  wire  _T_677; // @[TensorLoad.scala 165:50:@1696.4]
  wire  _T_679; // @[TensorLoad.scala 165:66:@1698.4]
  wire  _T_682; // @[TensorLoad.scala 165:109:@1700.4]
  wire  _T_683; // @[TensorLoad.scala 164:66:@1701.4]
  wire  _T_687; // @[TensorLoad.scala 166:65:@1705.4]
  wire  _T_688; // @[TensorLoad.scala 165:131:@1706.4]
  wire  _T_693; // @[TensorLoad.scala 168:44:@1711.4]
  wire  _T_694; // @[TensorLoad.scala 170:28:@1712.4]
  wire  _T_696; // @[TensorLoad.scala 170:46:@1714.4]
  wire  _T_699; // @[TensorLoad.scala 170:89:@1716.4]
  wire  _T_700; // @[TensorLoad.scala 169:47:@1717.4]
  wire  _T_702; // @[TensorLoad.scala 178:32:@1724.4]
  wire  _T_705; // @[TensorLoad.scala 186:25:@1731.4]
  wire  _T_706; // @[TensorLoad.scala 185:36:@1732.4]
  wire  _T_708; // @[TensorLoad.scala 186:36:@1734.4]
  wire  _T_709; // @[TensorLoad.scala 188:25:@1735.4]
  wire  isZeroPad; // @[TensorLoad.scala 187:36:@1736.4]
  wire  _T_712; // @[TensorLoad.scala 190:25:@1739.4]
  wire  _T_714; // @[TensorLoad.scala 190:54:@1740.4]
  wire  _T_715; // @[TensorLoad.scala 190:47:@1741.4]
  wire  _T_718; // @[TensorLoad.scala 192:38:@1747.6]
  wire [8:0] _T_720; // @[TensorLoad.scala 193:16:@1749.8]
  wire [7:0] _T_721; // @[TensorLoad.scala 193:16:@1750.8]
  wire [7:0] _GEN_28; // @[TensorLoad.scala 192:52:@1748.6]
  wire  _T_726; // @[TensorLoad.scala 196:55:@1756.4]
  wire  _T_729; // @[TensorLoad.scala 196:83:@1758.4]
  wire  _T_730; // @[TensorLoad.scala 196:47:@1759.4]
  wire  _T_736; // @[TensorLoad.scala 198:53:@1767.6]
  wire [8:0] _T_738; // @[TensorLoad.scala 199:16:@1769.8]
  wire [7:0] _T_739; // @[TensorLoad.scala 199:16:@1770.8]
  wire [7:0] _GEN_30; // @[TensorLoad.scala 198:88:@1768.6]
  reg [10:0] waddr_cur; // @[TensorLoad.scala 202:22:@1773.4]
  reg [31:0] _RAND_6;
  reg [10:0] waddr_nxt; // @[TensorLoad.scala 203:22:@1774.4]
  reg [31:0] _RAND_7;
  wire  _T_747; // @[TensorLoad.scala 207:53:@1784.6]
  wire  _T_750; // @[TensorLoad.scala 207:88:@1786.6]
  wire [11:0] _T_752; // @[TensorLoad.scala 208:28:@1788.8]
  wire [10:0] _T_753; // @[TensorLoad.scala 208:28:@1789.8]
  wire [15:0] _GEN_65; // @[TensorLoad.scala 210:28:@1794.10]
  wire [16:0] _T_754; // @[TensorLoad.scala 210:28:@1794.10]
  wire [15:0] _T_755; // @[TensorLoad.scala 210:28:@1795.10]
  wire [15:0] _GEN_32; // @[TensorLoad.scala 209:36:@1793.8]
  wire [15:0] _GEN_33; // @[TensorLoad.scala 209:36:@1793.8]
  wire [15:0] _GEN_34; // @[TensorLoad.scala 207:123:@1787.6]
  wire [15:0] _GEN_35; // @[TensorLoad.scala 207:123:@1787.6]
  wire [15:0] _GEN_36; // @[TensorLoad.scala 204:26:@1776.4]
  wire [15:0] _GEN_37; // @[TensorLoad.scala 204:26:@1776.4]
  wire  wmask_0_0; // @[TensorLoad.scala 222:26:@1807.4]
  wire [63:0] wdata_0_0; // @[TensorLoad.scala 223:25:@1809.4]
  reg  rvalid; // @[TensorLoad.scala 236:23:@1858.4]
  reg [31:0] _RAND_8;
  wire  _GEN_50; // @[TensorLoad.scala 239:36:@1863.4]
  wire [127:0] _T_889; // @[TensorLoad.scala 241:36:@1869.4]
  wire  _T_1037; // @[TensorLoad.scala 245:96:@1925.4]
  wire  done_no_pad; // @[TensorLoad.scala 245:83:@1926.4]
  wire  done_x_pad; // @[TensorLoad.scala 246:72:@1931.4]
  wire  _T_1044; // @[TensorLoad.scala 247:37:@1933.4]
  wire  done_y_pad; // @[TensorLoad.scala 247:52:@1934.4]
  wire  _T_1045; // @[TensorLoad.scala 248:26:@1935.4]
  reg [10:0] tensorFile_0_0_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_9;
  reg [10:0] tensorFile_0_1_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_10;
  TensorDataCtrl dataCtrl ( // @[TensorLoad.scala 51:24:@1520.4]
    .clock(dataCtrl_clock),
    .io_start(dataCtrl_io_start),
    .io_done(dataCtrl_io_done),
    .io_inst(dataCtrl_io_inst),
    .io_baddr(dataCtrl_io_baddr),
    .io_xinit(dataCtrl_io_xinit),
    .io_xupdate(dataCtrl_io_xupdate),
    .io_yupdate(dataCtrl_io_yupdate),
    .io_stride(dataCtrl_io_stride),
    .io_split(dataCtrl_io_split),
    .io_addr(dataCtrl_io_addr),
    .io_len(dataCtrl_io_len)
  );
  TensorPadCtrl yPadCtrl0 ( // @[TensorLoad.scala 53:25:@1524.4]
    .clock(yPadCtrl0_clock),
    .reset(yPadCtrl0_reset),
    .io_start(yPadCtrl0_io_start),
    .io_done(yPadCtrl0_io_done),
    .io_inst(yPadCtrl0_io_inst)
  );
  TensorPadCtrl_1 yPadCtrl1 ( // @[TensorLoad.scala 54:25:@1527.4]
    .clock(yPadCtrl1_clock),
    .reset(yPadCtrl1_reset),
    .io_start(yPadCtrl1_io_start),
    .io_done(yPadCtrl1_io_done),
    .io_inst(yPadCtrl1_io_inst)
  );
  TensorPadCtrl_2 xPadCtrl0 ( // @[TensorLoad.scala 55:25:@1530.4]
    .clock(xPadCtrl0_clock),
    .reset(xPadCtrl0_reset),
    .io_start(xPadCtrl0_io_start),
    .io_done(xPadCtrl0_io_done),
    .io_inst(xPadCtrl0_io_inst)
  );
  TensorPadCtrl_3 xPadCtrl1 ( // @[TensorLoad.scala 56:25:@1533.4]
    .clock(xPadCtrl1_clock),
    .reset(xPadCtrl1_reset),
    .io_start(xPadCtrl1_io_start),
    .io_done(xPadCtrl1_io_done),
    .io_inst(xPadCtrl1_io_inst)
  );
  assign tensorFile_0_0_rdata_0_addr = tensorFile_0_0_rdata_0_addr_pipe_0;
  assign tensorFile_0_0_rdata_0_data = tensorFile_0_0[tensorFile_0_0_rdata_0_addr]; // @[TensorLoad.scala 214:59:@1801.4]
  assign tensorFile_0_0__T_868_data = _T_641 ? 64'h0 : wdata_0_0;
  assign tensorFile_0_0__T_868_addr = _T_641 ? 11'h0 : waddr_cur;
  assign tensorFile_0_0__T_868_mask = _T_641 ? 1'h1 : wmask_0_0;
  assign tensorFile_0_0__T_868_en = _T_641 ? 1'h0 : _T_747;
  assign tensorFile_0_1_rdata_0_addr = tensorFile_0_1_rdata_0_addr_pipe_0;
  assign tensorFile_0_1_rdata_0_data = tensorFile_0_1[tensorFile_0_1_rdata_0_addr]; // @[TensorLoad.scala 214:59:@1801.4]
  assign tensorFile_0_1__T_868_data = _T_641 ? 64'h0 : wdata_0_0;
  assign tensorFile_0_1__T_868_addr = _T_641 ? 11'h0 : waddr_cur;
  assign tensorFile_0_1__T_868_mask = _T_641 ? 1'h1 : _T_714;
  assign tensorFile_0_1__T_868_en = _T_641 ? 1'h0 : _T_747;
  assign dec_sram_offset = io_inst[24:9]; // @[TensorLoad.scala 50:29:@1500.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorLoad.scala 50:29:@1508.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorLoad.scala 50:29:@1512.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorLoad.scala 50:29:@1514.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorLoad.scala 50:29:@1516.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorLoad.scala 50:29:@1518.4]
  assign _T_614 = 3'h0 == state; // @[Conditional.scala 37:30:@1539.4]
  assign _T_616 = dec_ypad_0 != 4'h0; // @[TensorLoad.scala 68:26:@1542.8]
  assign _T_618 = dec_xpad_0 != 4'h0; // @[TensorLoad.scala 70:33:@1547.10]
  assign _GEN_0 = _T_618 ? 3'h2 : 3'h3; // @[TensorLoad.scala 70:42:@1548.10]
  assign _GEN_1 = _T_616 ? 3'h1 : _GEN_0; // @[TensorLoad.scala 68:35:@1543.8]
  assign _GEN_2 = io_start ? _GEN_1 : state; // @[TensorLoad.scala 67:23:@1541.6]
  assign _T_619 = 3'h1 == state; // @[Conditional.scala 37:30:@1557.6]
  assign _GEN_4 = yPadCtrl0_io_done ? _GEN_0 : state; // @[TensorLoad.scala 78:32:@1559.8]
  assign _T_622 = 3'h2 == state; // @[Conditional.scala 37:30:@1570.8]
  assign _GEN_5 = xPadCtrl0_io_done ? 3'h3 : state; // @[TensorLoad.scala 87:32:@1572.10]
  assign _T_623 = 3'h3 == state; // @[Conditional.scala 37:30:@1577.10]
  assign _GEN_6 = io_vme_rd_cmd_ready ? 3'h4 : state; // @[TensorLoad.scala 92:34:@1579.12]
  assign _T_624 = 3'h4 == state; // @[Conditional.scala 37:30:@1584.12]
  assign _T_626 = dec_xpad_1 != 4'h0; // @[TensorLoad.scala 99:28:@1588.18]
  assign _T_628 = dec_ypad_1 != 4'h0; // @[TensorLoad.scala 101:35:@1593.20]
  assign _GEN_7 = _T_628 ? 3'h6 : 3'h0; // @[TensorLoad.scala 101:44:@1594.20]
  assign _GEN_8 = _T_626 ? 3'h5 : _GEN_7; // @[TensorLoad.scala 99:37:@1589.18]
  assign _T_629 = dataCtrl_io_stride | dataCtrl_io_split; // @[TensorLoad.scala 106:41:@1602.18]
  assign _GEN_10 = _T_626 ? 3'h5 : _GEN_0; // @[TensorLoad.scala 107:37:@1605.20]
  assign _GEN_11 = _T_629 ? _GEN_10 : state; // @[TensorLoad.scala 106:63:@1603.18]
  assign _GEN_12 = dataCtrl_io_done ? _GEN_8 : _GEN_11; // @[TensorLoad.scala 98:33:@1587.16]
  assign _GEN_13 = io_vme_rd_data_valid ? _GEN_12 : state; // @[TensorLoad.scala 97:35:@1586.14]
  assign _T_634 = 3'h5 == state; // @[Conditional.scala 37:30:@1620.14]
  assign _GEN_16 = dataCtrlDone ? _GEN_7 : _GEN_0; // @[TensorLoad.scala 119:29:@1623.18]
  assign _GEN_17 = xPadCtrl1_io_done ? _GEN_16 : state; // @[TensorLoad.scala 118:32:@1622.16]
  assign _T_639 = 3'h6 == state; // @[Conditional.scala 37:30:@1644.16]
  assign _T_640 = yPadCtrl1_io_done & dataCtrlDone; // @[TensorLoad.scala 135:31:@1646.18]
  assign _GEN_18 = _T_640 ? 3'h0 : state; // @[TensorLoad.scala 135:48:@1647.18]
  assign _GEN_19 = _T_639 ? _GEN_18 : state; // @[Conditional.scala 39:67:@1645.16]
  assign _GEN_20 = _T_634 ? _GEN_17 : _GEN_19; // @[Conditional.scala 39:67:@1621.14]
  assign _GEN_21 = _T_624 ? _GEN_13 : _GEN_20; // @[Conditional.scala 39:67:@1585.12]
  assign _GEN_22 = _T_623 ? _GEN_6 : _GEN_21; // @[Conditional.scala 39:67:@1578.10]
  assign _GEN_23 = _T_622 ? _GEN_5 : _GEN_22; // @[Conditional.scala 39:67:@1571.8]
  assign _GEN_24 = _T_619 ? _GEN_4 : _GEN_23; // @[Conditional.scala 39:67:@1558.6]
  assign _GEN_25 = _T_614 ? _GEN_2 : _GEN_24; // @[Conditional.scala 40:58:@1540.4]
  assign _T_641 = state == 3'h0; // @[TensorLoad.scala 142:30:@1651.4]
  assign _T_642 = _T_641 & io_start; // @[TensorLoad.scala 142:40:@1652.4]
  assign _T_644 = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[Decoupled.scala 37:37:@1658.4]
  assign _T_649 = _T_644 & dataCtrl_io_done; // @[TensorLoad.scala 151:38:@1668.6]
  assign _GEN_26 = _T_649 ? 1'h1 : dataCtrlDone; // @[TensorLoad.scala 151:59:@1669.6]
  assign _GEN_27 = _T_641 ? 1'h0 : _GEN_26; // @[TensorLoad.scala 149:26:@1663.4]
  assign _T_654 = _T_616 & _T_641; // @[TensorLoad.scala 156:44:@1674.4]
  assign _T_661 = dec_xpad_1 == 4'h0; // @[TensorLoad.scala 159:83:@1680.4]
  assign _T_662 = _T_649 & _T_661; // @[TensorLoad.scala 159:70:@1681.4]
  assign _T_663 = state == 3'h5; // @[TensorLoad.scala 160:35:@1682.4]
  assign _T_664 = _T_663 & xPadCtrl1_io_done; // @[TensorLoad.scala 160:46:@1683.4]
  assign _T_665 = _T_664 & dataCtrlDone; // @[TensorLoad.scala 160:66:@1684.4]
  assign _T_666 = _T_662 | _T_665; // @[TensorLoad.scala 159:92:@1685.4]
  assign _T_672 = state == 3'h1; // @[TensorLoad.scala 164:34:@1691.4]
  assign _T_673 = _T_672 & yPadCtrl0_io_done; // @[TensorLoad.scala 164:45:@1692.4]
  assign _T_674 = _T_642 | _T_673; // @[TensorLoad.scala 163:57:@1693.4]
  assign _T_676 = ~ dataCtrlDone; // @[TensorLoad.scala 165:52:@1695.4]
  assign _T_677 = _T_644 & _T_676; // @[TensorLoad.scala 165:50:@1696.4]
  assign _T_679 = _T_677 & _T_629; // @[TensorLoad.scala 165:66:@1698.4]
  assign _T_682 = _T_679 & _T_661; // @[TensorLoad.scala 165:109:@1700.4]
  assign _T_683 = _T_674 | _T_682; // @[TensorLoad.scala 164:66:@1701.4]
  assign _T_687 = _T_664 & _T_676; // @[TensorLoad.scala 166:65:@1705.4]
  assign _T_688 = _T_683 | _T_687; // @[TensorLoad.scala 165:131:@1706.4]
  assign _T_693 = _T_626 & _T_644; // @[TensorLoad.scala 168:44:@1711.4]
  assign _T_694 = ~ dataCtrl_io_done; // @[TensorLoad.scala 170:28:@1712.4]
  assign _T_696 = _T_694 & _T_629; // @[TensorLoad.scala 170:46:@1714.4]
  assign _T_699 = _T_696 & _T_626; // @[TensorLoad.scala 170:89:@1716.4]
  assign _T_700 = dataCtrl_io_done | _T_699; // @[TensorLoad.scala 169:47:@1717.4]
  assign _T_702 = state == 3'h3; // @[TensorLoad.scala 178:32:@1724.4]
  assign _T_705 = state == 3'h2; // @[TensorLoad.scala 186:25:@1731.4]
  assign _T_706 = _T_672 | _T_705; // @[TensorLoad.scala 185:36:@1732.4]
  assign _T_708 = _T_706 | _T_663; // @[TensorLoad.scala 186:36:@1734.4]
  assign _T_709 = state == 3'h6; // @[TensorLoad.scala 188:25:@1735.4]
  assign isZeroPad = _T_708 | _T_709; // @[TensorLoad.scala 187:36:@1736.4]
  assign _T_712 = _T_641 | _T_702; // @[TensorLoad.scala 190:25:@1739.4]
  assign _T_714 = tag == 8'h1; // @[TensorLoad.scala 190:54:@1740.4]
  assign _T_715 = _T_712 | _T_714; // @[TensorLoad.scala 190:47:@1741.4]
  assign _T_718 = _T_644 | isZeroPad; // @[TensorLoad.scala 192:38:@1747.6]
  assign _T_720 = tag + 8'h1; // @[TensorLoad.scala 193:16:@1749.8]
  assign _T_721 = tag + 8'h1; // @[TensorLoad.scala 193:16:@1750.8]
  assign _GEN_28 = _T_718 ? _T_721 : tag; // @[TensorLoad.scala 192:52:@1748.6]
  assign _T_726 = set == 8'h0; // @[TensorLoad.scala 196:55:@1756.4]
  assign _T_729 = _T_726 & _T_714; // @[TensorLoad.scala 196:83:@1758.4]
  assign _T_730 = _T_712 | _T_729; // @[TensorLoad.scala 196:47:@1759.4]
  assign _T_736 = _T_718 & _T_714; // @[TensorLoad.scala 198:53:@1767.6]
  assign _T_738 = set + 8'h1; // @[TensorLoad.scala 199:16:@1769.8]
  assign _T_739 = set + 8'h1; // @[TensorLoad.scala 199:16:@1770.8]
  assign _GEN_30 = _T_736 ? _T_739 : set; // @[TensorLoad.scala 198:88:@1768.6]
  assign _T_747 = _T_718 & _T_726; // @[TensorLoad.scala 207:53:@1784.6]
  assign _T_750 = _T_747 & _T_714; // @[TensorLoad.scala 207:88:@1786.6]
  assign _T_752 = waddr_cur + 11'h1; // @[TensorLoad.scala 208:28:@1788.8]
  assign _T_753 = waddr_cur + 11'h1; // @[TensorLoad.scala 208:28:@1789.8]
  assign _GEN_65 = {{5'd0}, waddr_nxt}; // @[TensorLoad.scala 210:28:@1794.10]
  assign _T_754 = _GEN_65 + dec_xsize; // @[TensorLoad.scala 210:28:@1794.10]
  assign _T_755 = _GEN_65 + dec_xsize; // @[TensorLoad.scala 210:28:@1795.10]
  assign _GEN_32 = dataCtrl_io_stride ? _T_755 : {{5'd0}, waddr_cur}; // @[TensorLoad.scala 209:36:@1793.8]
  assign _GEN_33 = dataCtrl_io_stride ? _T_755 : {{5'd0}, waddr_nxt}; // @[TensorLoad.scala 209:36:@1793.8]
  assign _GEN_34 = _T_750 ? {{5'd0}, _T_753} : _GEN_32; // @[TensorLoad.scala 207:123:@1787.6]
  assign _GEN_35 = _T_750 ? {{5'd0}, waddr_nxt} : _GEN_33; // @[TensorLoad.scala 207:123:@1787.6]
  assign _GEN_36 = _T_641 ? dec_sram_offset : _GEN_34; // @[TensorLoad.scala 204:26:@1776.4]
  assign _GEN_37 = _T_641 ? dec_sram_offset : _GEN_35; // @[TensorLoad.scala 204:26:@1776.4]
  assign wmask_0_0 = tag == 8'h0; // @[TensorLoad.scala 222:26:@1807.4]
  assign wdata_0_0 = isZeroPad ? 64'h0 : io_vme_rd_data_bits; // @[TensorLoad.scala 223:25:@1809.4]
  assign _GEN_50 = io_tensor_rd_idx_valid; // @[TensorLoad.scala 239:36:@1863.4]
  assign _T_889 = {tensorFile_0_1_rdata_0_data,tensorFile_0_0_rdata_0_data}; // @[TensorLoad.scala 241:36:@1869.4]
  assign _T_1037 = dec_ypad_1 == 4'h0; // @[TensorLoad.scala 245:96:@1925.4]
  assign done_no_pad = _T_662 & _T_1037; // @[TensorLoad.scala 245:83:@1926.4]
  assign done_x_pad = _T_665 & _T_1037; // @[TensorLoad.scala 246:72:@1931.4]
  assign _T_1044 = _T_709 & dataCtrlDone; // @[TensorLoad.scala 247:37:@1933.4]
  assign done_y_pad = _T_1044 & yPadCtrl1_io_done; // @[TensorLoad.scala 247:52:@1934.4]
  assign _T_1045 = done_no_pad | done_x_pad; // @[TensorLoad.scala 248:26:@1935.4]
  assign io_done = _T_1045 | done_y_pad; // @[TensorLoad.scala 248:11:@1937.4]
  assign io_vme_rd_cmd_valid = state == 3'h3; // @[TensorLoad.scala 178:23:@1725.4]
  assign io_vme_rd_cmd_bits_addr = dataCtrl_io_addr; // @[TensorLoad.scala 179:27:@1726.4]
  assign io_vme_rd_cmd_bits_len = dataCtrl_io_len; // @[TensorLoad.scala 180:26:@1727.4]
  assign io_vme_rd_data_ready = state == 3'h4; // @[TensorLoad.scala 182:24:@1729.4]
  assign io_tensor_rd_data_valid = rvalid; // @[TensorLoad.scala 237:27:@1860.4]
  assign io_tensor_rd_data_bits_0_0 = _T_889[7:0]; // @[TensorLoad.scala 241:31:@1905.4]
  assign io_tensor_rd_data_bits_0_1 = _T_889[15:8]; // @[TensorLoad.scala 241:31:@1906.4]
  assign io_tensor_rd_data_bits_0_2 = _T_889[23:16]; // @[TensorLoad.scala 241:31:@1907.4]
  assign io_tensor_rd_data_bits_0_3 = _T_889[31:24]; // @[TensorLoad.scala 241:31:@1908.4]
  assign io_tensor_rd_data_bits_0_4 = _T_889[39:32]; // @[TensorLoad.scala 241:31:@1909.4]
  assign io_tensor_rd_data_bits_0_5 = _T_889[47:40]; // @[TensorLoad.scala 241:31:@1910.4]
  assign io_tensor_rd_data_bits_0_6 = _T_889[55:48]; // @[TensorLoad.scala 241:31:@1911.4]
  assign io_tensor_rd_data_bits_0_7 = _T_889[63:56]; // @[TensorLoad.scala 241:31:@1912.4]
  assign io_tensor_rd_data_bits_0_8 = _T_889[71:64]; // @[TensorLoad.scala 241:31:@1913.4]
  assign io_tensor_rd_data_bits_0_9 = _T_889[79:72]; // @[TensorLoad.scala 241:31:@1914.4]
  assign io_tensor_rd_data_bits_0_10 = _T_889[87:80]; // @[TensorLoad.scala 241:31:@1915.4]
  assign io_tensor_rd_data_bits_0_11 = _T_889[95:88]; // @[TensorLoad.scala 241:31:@1916.4]
  assign io_tensor_rd_data_bits_0_12 = _T_889[103:96]; // @[TensorLoad.scala 241:31:@1917.4]
  assign io_tensor_rd_data_bits_0_13 = _T_889[111:104]; // @[TensorLoad.scala 241:31:@1918.4]
  assign io_tensor_rd_data_bits_0_14 = _T_889[119:112]; // @[TensorLoad.scala 241:31:@1919.4]
  assign io_tensor_rd_data_bits_0_15 = _T_889[127:120]; // @[TensorLoad.scala 241:31:@1920.4]
  assign dataCtrl_clock = clock; // @[:@1521.4]
  assign dataCtrl_io_start = _T_641 & io_start; // @[TensorLoad.scala 142:21:@1653.4]
  assign dataCtrl_io_inst = io_inst; // @[TensorLoad.scala 143:20:@1654.4]
  assign dataCtrl_io_baddr = io_baddr; // @[TensorLoad.scala 144:21:@1655.4]
  assign dataCtrl_io_xinit = io_vme_rd_cmd_ready & io_vme_rd_cmd_valid; // @[TensorLoad.scala 145:21:@1657.4]
  assign dataCtrl_io_xupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 146:23:@1659.4]
  assign dataCtrl_io_yupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 147:23:@1661.4]
  assign yPadCtrl0_clock = clock; // @[:@1525.4]
  assign yPadCtrl0_reset = reset; // @[:@1526.4]
  assign yPadCtrl0_io_start = _T_654 & io_start; // @[TensorLoad.scala 156:22:@1676.4]
  assign yPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 172:21:@1720.4]
  assign yPadCtrl1_clock = clock; // @[:@1528.4]
  assign yPadCtrl1_reset = reset; // @[:@1529.4]
  assign yPadCtrl1_io_start = _T_628 & _T_666; // @[TensorLoad.scala 158:22:@1687.4]
  assign yPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 173:21:@1721.4]
  assign xPadCtrl0_clock = clock; // @[:@1531.4]
  assign xPadCtrl0_reset = reset; // @[:@1532.4]
  assign xPadCtrl0_io_start = _T_618 & _T_688; // @[TensorLoad.scala 162:22:@1708.4]
  assign xPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 174:21:@1722.4]
  assign xPadCtrl1_clock = clock; // @[:@1534.4]
  assign xPadCtrl1_reset = reset; // @[:@1535.4]
  assign xPadCtrl1_io_start = _T_693 & _T_700; // @[TensorLoad.scala 168:22:@1719.4]
  assign xPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 175:21:@1723.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_0[initvar] = _RAND_0[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_1[initvar] = _RAND_1[63:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  dataCtrlDone = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  tag = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  set = _RAND_4[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  state = _RAND_5[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  waddr_cur = _RAND_6[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  waddr_nxt = _RAND_7[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  rvalid = _RAND_8[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  tensorFile_0_0_rdata_0_addr_pipe_0 = _RAND_9[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  tensorFile_0_1_rdata_0_addr_pipe_0 = _RAND_10[10:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(tensorFile_0_0__T_868_en & tensorFile_0_0__T_868_mask) begin
      tensorFile_0_0[tensorFile_0_0__T_868_addr] <= tensorFile_0_0__T_868_data; // @[TensorLoad.scala 214:59:@1801.4]
    end
    if(tensorFile_0_1__T_868_en & tensorFile_0_1__T_868_mask) begin
      tensorFile_0_1[tensorFile_0_1__T_868_addr] <= tensorFile_0_1__T_868_data; // @[TensorLoad.scala 214:59:@1801.4]
    end
    if (reset) begin
      dataCtrlDone <= 1'h0;
    end else begin
      if (_T_641) begin
        dataCtrlDone <= 1'h0;
      end else begin
        if (_T_649) begin
          dataCtrlDone <= 1'h1;
        end
      end
    end
    if (_T_715) begin
      tag <= 8'h0;
    end else begin
      if (_T_718) begin
        tag <= _T_721;
      end
    end
    if (_T_730) begin
      set <= 8'h0;
    end else begin
      if (_T_736) begin
        set <= _T_739;
      end
    end
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_614) begin
        if (io_start) begin
          if (_T_616) begin
            state <= 3'h1;
          end else begin
            if (_T_618) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end
      end else begin
        if (_T_619) begin
          if (yPadCtrl0_io_done) begin
            if (_T_618) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end else begin
          if (_T_622) begin
            if (xPadCtrl0_io_done) begin
              state <= 3'h3;
            end
          end else begin
            if (_T_623) begin
              if (io_vme_rd_cmd_ready) begin
                state <= 3'h4;
              end
            end else begin
              if (_T_624) begin
                if (io_vme_rd_data_valid) begin
                  if (dataCtrl_io_done) begin
                    if (_T_626) begin
                      state <= 3'h5;
                    end else begin
                      if (_T_628) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end
                  end else begin
                    if (_T_629) begin
                      if (_T_626) begin
                        state <= 3'h5;
                      end else begin
                        if (_T_618) begin
                          state <= 3'h2;
                        end else begin
                          state <= 3'h3;
                        end
                      end
                    end
                  end
                end
              end else begin
                if (_T_634) begin
                  if (xPadCtrl1_io_done) begin
                    if (dataCtrlDone) begin
                      if (_T_628) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end else begin
                      if (_T_618) begin
                        state <= 3'h2;
                      end else begin
                        state <= 3'h3;
                      end
                    end
                  end
                end else begin
                  if (_T_639) begin
                    if (_T_640) begin
                      state <= 3'h0;
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    waddr_cur <= _GEN_36[10:0];
    waddr_nxt <= _GEN_37[10:0];
    rvalid <= io_tensor_rd_idx_valid;
    if (_GEN_50) begin
      tensorFile_0_0_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_50) begin
      tensorFile_0_1_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
  end
endmodule
module TensorDataCtrl_1( // @[:@1939.2]
  input          clock, // @[:@1940.4]
  input          io_start, // @[:@1942.4]
  output         io_done, // @[:@1942.4]
  input  [127:0] io_inst, // @[:@1942.4]
  input  [31:0]  io_baddr, // @[:@1942.4]
  input          io_xinit, // @[:@1942.4]
  input          io_xupdate, // @[:@1942.4]
  input          io_yupdate, // @[:@1942.4]
  output         io_stride, // @[:@1942.4]
  output         io_split, // @[:@1942.4]
  output [31:0]  io_addr, // @[:@1942.4]
  output [7:0]   io_len // @[:@1942.4]
);
  wire [31:0] dec_dram_offset; // @[TensorUtil.scala 234:29:@1961.4]
  wire [15:0] dec_ysize; // @[TensorUtil.scala 234:29:@1965.4]
  wire [15:0] dec_xsize; // @[TensorUtil.scala 234:29:@1967.4]
  wire [15:0] dec_xstride; // @[TensorUtil.scala 234:29:@1969.4]
  reg [31:0] caddr; // @[TensorUtil.scala 236:18:@1979.4]
  reg [31:0] _RAND_0;
  reg [31:0] baddr; // @[TensorUtil.scala 237:18:@1980.4]
  reg [31:0] _RAND_1;
  reg [7:0] len; // @[TensorUtil.scala 239:16:@1981.4]
  reg [31:0] _RAND_2;
  reg [7:0] xcnt; // @[TensorUtil.scala 242:17:@1982.4]
  reg [31:0] _RAND_3;
  reg [15:0] xrem; // @[TensorUtil.scala 243:17:@1983.4]
  reg [31:0] _RAND_4;
  wire [20:0] _GEN_20; // @[TensorUtil.scala 244:26:@1984.4]
  wire [20:0] _T_54; // @[TensorUtil.scala 244:26:@1984.4]
  wire [21:0] _T_56; // @[TensorUtil.scala 244:51:@1985.4]
  wire [21:0] _T_57; // @[TensorUtil.scala 244:51:@1986.4]
  wire [20:0] xsize; // @[TensorUtil.scala 244:51:@1987.4]
  reg [15:0] ycnt; // @[TensorUtil.scala 246:17:@1988.4]
  reg [31:0] _RAND_5;
  wire  _T_59; // @[TensorUtil.scala 248:21:@1989.4]
  wire  _T_61; // @[TensorUtil.scala 249:21:@1990.4]
  wire  _T_62; // @[TensorUtil.scala 248:29:@1991.4]
  wire [16:0] _T_64; // @[TensorUtil.scala 250:35:@1992.4]
  wire [16:0] _T_65; // @[TensorUtil.scala 250:35:@1993.4]
  wire [15:0] _T_66; // @[TensorUtil.scala 250:35:@1994.4]
  wire  _T_67; // @[TensorUtil.scala 250:21:@1995.4]
  wire  stride; // @[TensorUtil.scala 249:29:@1996.4]
  wire  _T_70; // @[TensorUtil.scala 252:35:@1998.4]
  wire  split; // @[TensorUtil.scala 252:28:@1999.4]
  wire  _T_71; // @[TensorUtil.scala 254:33:@2000.4]
  wire  _T_72; // @[TensorUtil.scala 254:18:@2001.4]
  wire  _T_73; // @[TensorUtil.scala 255:17:@2003.6]
  wire [9:0] _T_76; // @[TensorUtil.scala 259:19:@2009.8]
  wire [9:0] _T_77; // @[TensorUtil.scala 259:19:@2010.8]
  wire [8:0] _T_78; // @[TensorUtil.scala 259:19:@2011.8]
  wire [21:0] _T_79; // @[TensorUtil.scala 260:21:@2013.8]
  wire [21:0] _T_80; // @[TensorUtil.scala 260:21:@2014.8]
  wire [20:0] _T_81; // @[TensorUtil.scala 260:21:@2015.8]
  wire [20:0] _GEN_0; // @[TensorUtil.scala 255:25:@2004.6]
  wire [20:0] _GEN_1; // @[TensorUtil.scala 255:25:@2004.6]
  wire  _T_82; // @[TensorUtil.scala 262:27:@2020.6]
  wire  _T_83; // @[TensorUtil.scala 263:16:@2022.8]
  wire [16:0] _T_89; // @[TensorUtil.scala 268:20:@2032.10]
  wire [16:0] _T_90; // @[TensorUtil.scala 268:20:@2033.10]
  wire [15:0] _T_91; // @[TensorUtil.scala 268:20:@2034.10]
  wire [15:0] _GEN_2; // @[TensorUtil.scala 263:24:@2023.8]
  wire [15:0] _GEN_3; // @[TensorUtil.scala 263:24:@2023.8]
  wire [15:0] _GEN_4; // @[TensorUtil.scala 262:37:@2021.6]
  wire [15:0] _GEN_5; // @[TensorUtil.scala 262:37:@2021.6]
  wire [20:0] _GEN_6; // @[TensorUtil.scala 254:45:@2002.4]
  wire [20:0] _GEN_7; // @[TensorUtil.scala 254:45:@2002.4]
  wire [8:0] _T_94; // @[TensorUtil.scala 275:18:@2043.8]
  wire [7:0] _T_95; // @[TensorUtil.scala 275:18:@2044.8]
  wire [7:0] _GEN_8; // @[TensorUtil.scala 274:28:@2042.6]
  wire  _T_97; // @[TensorUtil.scala 280:27:@2051.6]
  wire [16:0] _T_99; // @[TensorUtil.scala 281:18:@2053.8]
  wire [15:0] _T_100; // @[TensorUtil.scala 281:18:@2054.8]
  wire [15:0] _GEN_10; // @[TensorUtil.scala 280:38:@2052.6]
  wire [32:0] _T_101; // @[TensorUtil.scala 285:23:@2058.6]
  wire [31:0] _T_102; // @[TensorUtil.scala 285:23:@2059.6]
  wire [32:0] _T_105; // @[TensorUtil.scala 289:22:@2068.10]
  wire [31:0] _T_106; // @[TensorUtil.scala 289:22:@2069.10]
  wire [23:0] _GEN_21; // @[TensorUtil.scala 291:37:@2074.12]
  wire [23:0] _T_107; // @[TensorUtil.scala 291:37:@2074.12]
  wire [31:0] _GEN_22; // @[TensorUtil.scala 291:22:@2075.12]
  wire [32:0] _T_108; // @[TensorUtil.scala 291:22:@2075.12]
  wire [31:0] _T_109; // @[TensorUtil.scala 291:22:@2076.12]
  wire [31:0] _GEN_12; // @[TensorUtil.scala 290:26:@2073.10]
  wire [31:0] _GEN_13; // @[TensorUtil.scala 290:26:@2073.10]
  wire [31:0] _GEN_14; // @[TensorUtil.scala 288:18:@2067.8]
  wire [31:0] _GEN_15; // @[TensorUtil.scala 288:18:@2067.8]
  wire [31:0] _GEN_16; // @[TensorUtil.scala 287:28:@2066.6]
  wire [31:0] _GEN_17; // @[TensorUtil.scala 287:28:@2066.6]
  wire  _T_122; // @[TensorUtil.scala 303:19:@2096.4]
  assign dec_dram_offset = io_inst[56:25]; // @[TensorUtil.scala 234:29:@1961.4]
  assign dec_ysize = io_inst[79:64]; // @[TensorUtil.scala 234:29:@1965.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 234:29:@1967.4]
  assign dec_xstride = io_inst[111:96]; // @[TensorUtil.scala 234:29:@1969.4]
  assign _GEN_20 = {{5'd0}, dec_xsize}; // @[TensorUtil.scala 244:26:@1984.4]
  assign _T_54 = _GEN_20 << 5; // @[TensorUtil.scala 244:26:@1984.4]
  assign _T_56 = _T_54 - 21'h1; // @[TensorUtil.scala 244:51:@1985.4]
  assign _T_57 = $unsigned(_T_56); // @[TensorUtil.scala 244:51:@1986.4]
  assign xsize = _T_57[20:0]; // @[TensorUtil.scala 244:51:@1987.4]
  assign _T_59 = xcnt == len; // @[TensorUtil.scala 248:21:@1989.4]
  assign _T_61 = xrem == 16'h0; // @[TensorUtil.scala 249:21:@1990.4]
  assign _T_62 = _T_59 & _T_61; // @[TensorUtil.scala 248:29:@1991.4]
  assign _T_64 = dec_ysize - 16'h1; // @[TensorUtil.scala 250:35:@1992.4]
  assign _T_65 = $unsigned(_T_64); // @[TensorUtil.scala 250:35:@1993.4]
  assign _T_66 = _T_65[15:0]; // @[TensorUtil.scala 250:35:@1994.4]
  assign _T_67 = ycnt != _T_66; // @[TensorUtil.scala 250:21:@1995.4]
  assign stride = _T_62 & _T_67; // @[TensorUtil.scala 249:29:@1996.4]
  assign _T_70 = xrem != 16'h0; // @[TensorUtil.scala 252:35:@1998.4]
  assign split = _T_59 & _T_70; // @[TensorUtil.scala 252:28:@1999.4]
  assign _T_71 = io_xupdate & stride; // @[TensorUtil.scala 254:33:@2000.4]
  assign _T_72 = io_start | _T_71; // @[TensorUtil.scala 254:18:@2001.4]
  assign _T_73 = xsize < 21'h100; // @[TensorUtil.scala 255:17:@2003.6]
  assign _T_76 = 9'h100 - 9'h1; // @[TensorUtil.scala 259:19:@2009.8]
  assign _T_77 = $unsigned(_T_76); // @[TensorUtil.scala 259:19:@2010.8]
  assign _T_78 = _T_77[8:0]; // @[TensorUtil.scala 259:19:@2011.8]
  assign _T_79 = xsize - 21'h100; // @[TensorUtil.scala 260:21:@2013.8]
  assign _T_80 = $unsigned(_T_79); // @[TensorUtil.scala 260:21:@2014.8]
  assign _T_81 = _T_80[20:0]; // @[TensorUtil.scala 260:21:@2015.8]
  assign _GEN_0 = _T_73 ? xsize : {{12'd0}, _T_78}; // @[TensorUtil.scala 255:25:@2004.6]
  assign _GEN_1 = _T_73 ? 21'h0 : _T_81; // @[TensorUtil.scala 255:25:@2004.6]
  assign _T_82 = io_xupdate & split; // @[TensorUtil.scala 262:27:@2020.6]
  assign _T_83 = xrem < 16'h100; // @[TensorUtil.scala 263:16:@2022.8]
  assign _T_89 = xrem - 16'h100; // @[TensorUtil.scala 268:20:@2032.10]
  assign _T_90 = $unsigned(_T_89); // @[TensorUtil.scala 268:20:@2033.10]
  assign _T_91 = _T_90[15:0]; // @[TensorUtil.scala 268:20:@2034.10]
  assign _GEN_2 = _T_83 ? xrem : {{7'd0}, _T_78}; // @[TensorUtil.scala 263:24:@2023.8]
  assign _GEN_3 = _T_83 ? 16'h0 : _T_91; // @[TensorUtil.scala 263:24:@2023.8]
  assign _GEN_4 = _T_82 ? _GEN_2 : {{8'd0}, len}; // @[TensorUtil.scala 262:37:@2021.6]
  assign _GEN_5 = _T_82 ? _GEN_3 : xrem; // @[TensorUtil.scala 262:37:@2021.6]
  assign _GEN_6 = _T_72 ? _GEN_0 : {{5'd0}, _GEN_4}; // @[TensorUtil.scala 254:45:@2002.4]
  assign _GEN_7 = _T_72 ? _GEN_1 : {{5'd0}, _GEN_5}; // @[TensorUtil.scala 254:45:@2002.4]
  assign _T_94 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@2043.8]
  assign _T_95 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@2044.8]
  assign _GEN_8 = io_xupdate ? _T_95 : xcnt; // @[TensorUtil.scala 274:28:@2042.6]
  assign _T_97 = io_yupdate & stride; // @[TensorUtil.scala 280:27:@2051.6]
  assign _T_99 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@2053.8]
  assign _T_100 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@2054.8]
  assign _GEN_10 = _T_97 ? _T_100 : ycnt; // @[TensorUtil.scala 280:38:@2052.6]
  assign _T_101 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@2058.6]
  assign _T_102 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@2059.6]
  assign _T_105 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@2068.10]
  assign _T_106 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@2069.10]
  assign _GEN_21 = {{8'd0}, dec_xstride}; // @[TensorUtil.scala 291:37:@2074.12]
  assign _T_107 = _GEN_21 << 8; // @[TensorUtil.scala 291:37:@2074.12]
  assign _GEN_22 = {{8'd0}, _T_107}; // @[TensorUtil.scala 291:22:@2075.12]
  assign _T_108 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@2075.12]
  assign _T_109 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@2076.12]
  assign _GEN_12 = stride ? _T_109 : caddr; // @[TensorUtil.scala 290:26:@2073.10]
  assign _GEN_13 = stride ? _T_109 : baddr; // @[TensorUtil.scala 290:26:@2073.10]
  assign _GEN_14 = split ? _T_106 : _GEN_12; // @[TensorUtil.scala 288:18:@2067.8]
  assign _GEN_15 = split ? baddr : _GEN_13; // @[TensorUtil.scala 288:18:@2067.8]
  assign _GEN_16 = io_yupdate ? _GEN_14 : caddr; // @[TensorUtil.scala 287:28:@2066.6]
  assign _GEN_17 = io_yupdate ? _GEN_15 : baddr; // @[TensorUtil.scala 287:28:@2066.6]
  assign _T_122 = ycnt == _T_66; // @[TensorUtil.scala 303:19:@2096.4]
  assign io_done = _T_62 & _T_122; // @[TensorUtil.scala 301:11:@2098.4]
  assign io_stride = _T_62 & _T_67; // @[TensorUtil.scala 296:13:@2084.4]
  assign io_split = _T_59 & _T_70; // @[TensorUtil.scala 297:12:@2085.4]
  assign io_addr = caddr; // @[TensorUtil.scala 299:11:@2088.4]
  assign io_len = len; // @[TensorUtil.scala 300:10:@2089.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  caddr = _RAND_0[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  baddr = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  len = _RAND_2[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  xcnt = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xrem = _RAND_4[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  ycnt = _RAND_5[15:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (io_start) begin
      caddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (split) begin
          caddr <= _T_106;
        end else begin
          if (stride) begin
            caddr <= _T_109;
          end
        end
      end
    end
    if (io_start) begin
      baddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (!(split)) begin
          if (stride) begin
            baddr <= _T_109;
          end
        end
      end
    end
    len <= _GEN_6[7:0];
    if (io_xinit) begin
      xcnt <= 8'h0;
    end else begin
      if (io_xupdate) begin
        xcnt <= _T_95;
      end
    end
    xrem <= _GEN_7[15:0];
    if (io_start) begin
      ycnt <= 16'h0;
    end else begin
      if (_T_97) begin
        ycnt <= _T_100;
      end
    end
  end
endmodule
module TensorPadCtrl_4( // @[:@2100.2]
  input          clock, // @[:@2101.4]
  input          reset, // @[:@2102.4]
  input          io_start, // @[:@2103.4]
  output         io_done, // @[:@2103.4]
  input  [127:0] io_inst // @[:@2103.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@2128.4]
  wire [3:0] dec_ypad_0; // @[TensorUtil.scala 157:29:@2132.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@2136.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@2138.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@2140.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@2141.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@2142.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@2143.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@2144.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@2144.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@2145.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@2146.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@2146.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@2147.4]
  wire [20:0] _GEN_12; // @[TensorUtil.scala 166:46:@2148.4]
  wire [20:0] _T_39; // @[TensorUtil.scala 166:46:@2148.4]
  wire [21:0] _T_41; // @[TensorUtil.scala 166:71:@2149.4]
  wire [21:0] _T_42; // @[TensorUtil.scala 166:71:@2150.4]
  wire [20:0] xval; // @[TensorUtil.scala 166:71:@2151.4]
  wire  _T_44; // @[TensorUtil.scala 174:22:@2152.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 174:42:@2153.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 174:42:@2154.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 174:42:@2155.4]
  wire [3:0] yval; // @[TensorUtil.scala 174:10:@2156.4]
  reg  state; // @[TensorUtil.scala 181:22:@2157.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@2158.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@2160.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@2167.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@2168.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@2169.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@2170.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@2166.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@2159.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@2174.4]
  wire [20:0] _GEN_4; // @[TensorUtil.scala 196:26:@2175.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@2181.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@2188.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@2189.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@2187.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@2193.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@2194.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@2201.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@2203.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@2204.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@2202.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@2209.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@2128.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorUtil.scala 157:29:@2132.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@2136.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@2138.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@2144.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@2144.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@2145.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@2146.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@2146.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@2147.4]
  assign _GEN_12 = {{5'd0}, _T_38}; // @[TensorUtil.scala 166:46:@2148.4]
  assign _T_39 = _GEN_12 << 5; // @[TensorUtil.scala 166:46:@2148.4]
  assign _T_41 = _T_39 - 21'h1; // @[TensorUtil.scala 166:71:@2149.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@2150.4]
  assign xval = _T_42[20:0]; // @[TensorUtil.scala 166:71:@2151.4]
  assign _T_44 = dec_ypad_0 != 4'h0; // @[TensorUtil.scala 174:22:@2152.4]
  assign _T_46 = dec_ypad_0 - 4'h1; // @[TensorUtil.scala 174:42:@2153.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 174:42:@2154.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 174:42:@2155.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 174:10:@2156.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@2158.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@2160.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@2167.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@2168.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@2169.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@2170.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@2166.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@2159.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@2174.4]
  assign _GEN_4 = _T_56 ? xval : {{5'd0}, xmax}; // @[TensorUtil.scala 196:26:@2175.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@2181.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2188.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2189.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@2187.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@2193.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@2194.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@2201.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@2203.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@2204.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@2202.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@2209.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@2212.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_5( // @[:@2214.2]
  input          clock, // @[:@2215.4]
  input          reset, // @[:@2216.4]
  input          io_start, // @[:@2217.4]
  output         io_done, // @[:@2217.4]
  input  [127:0] io_inst // @[:@2217.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@2242.4]
  wire [3:0] dec_ypad_1; // @[TensorUtil.scala 157:29:@2248.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@2250.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@2252.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@2254.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@2255.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@2256.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@2257.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@2258.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@2258.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@2259.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@2260.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@2260.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@2261.4]
  wire [20:0] _GEN_12; // @[TensorUtil.scala 166:46:@2262.4]
  wire [20:0] _T_39; // @[TensorUtil.scala 166:46:@2262.4]
  wire [21:0] _T_41; // @[TensorUtil.scala 166:71:@2263.4]
  wire [21:0] _T_42; // @[TensorUtil.scala 166:71:@2264.4]
  wire [20:0] xval; // @[TensorUtil.scala 166:71:@2265.4]
  wire  _T_44; // @[TensorUtil.scala 176:22:@2266.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 176:42:@2267.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 176:42:@2268.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 176:42:@2269.4]
  wire [3:0] yval; // @[TensorUtil.scala 176:10:@2270.4]
  reg  state; // @[TensorUtil.scala 181:22:@2271.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@2272.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@2274.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@2281.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@2282.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@2283.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@2284.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@2280.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@2273.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@2288.4]
  wire [20:0] _GEN_4; // @[TensorUtil.scala 196:26:@2289.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@2295.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@2302.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@2303.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@2301.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@2307.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@2308.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@2315.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@2317.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@2318.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@2316.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@2323.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@2242.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorUtil.scala 157:29:@2248.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@2250.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@2252.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@2258.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@2258.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@2259.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@2260.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@2260.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@2261.4]
  assign _GEN_12 = {{5'd0}, _T_38}; // @[TensorUtil.scala 166:46:@2262.4]
  assign _T_39 = _GEN_12 << 5; // @[TensorUtil.scala 166:46:@2262.4]
  assign _T_41 = _T_39 - 21'h1; // @[TensorUtil.scala 166:71:@2263.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@2264.4]
  assign xval = _T_42[20:0]; // @[TensorUtil.scala 166:71:@2265.4]
  assign _T_44 = dec_ypad_1 != 4'h0; // @[TensorUtil.scala 176:22:@2266.4]
  assign _T_46 = dec_ypad_1 - 4'h1; // @[TensorUtil.scala 176:42:@2267.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 176:42:@2268.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 176:42:@2269.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 176:10:@2270.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@2272.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@2274.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@2281.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@2282.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@2283.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@2284.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@2280.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@2273.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@2288.4]
  assign _GEN_4 = _T_56 ? xval : {{5'd0}, xmax}; // @[TensorUtil.scala 196:26:@2289.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@2295.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2302.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2303.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@2301.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@2307.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@2308.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@2315.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@2317.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@2318.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@2316.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@2323.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@2326.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_6( // @[:@2328.2]
  input          clock, // @[:@2329.4]
  input          reset, // @[:@2330.4]
  input          io_start, // @[:@2331.4]
  output         io_done, // @[:@2331.4]
  input  [127:0] io_inst // @[:@2331.4]
);
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@2364.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@2368.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@2370.4]
  reg [31:0] _RAND_1;
  wire [8:0] _GEN_10; // @[TensorUtil.scala 168:19:@2372.4]
  wire [8:0] _T_35; // @[TensorUtil.scala 168:19:@2372.4]
  wire [9:0] _T_37; // @[TensorUtil.scala 168:44:@2373.4]
  wire [9:0] _T_38; // @[TensorUtil.scala 168:44:@2374.4]
  wire [8:0] xval; // @[TensorUtil.scala 168:44:@2375.4]
  reg  state; // @[TensorUtil.scala 181:22:@2376.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@2377.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@2379.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@2387.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@2389.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@2385.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@2378.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@2393.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@2400.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@2407.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@2408.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@2406.6]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@2364.4]
  assign _GEN_10 = {{5'd0}, dec_xpad_0}; // @[TensorUtil.scala 168:19:@2372.4]
  assign _T_35 = _GEN_10 << 5; // @[TensorUtil.scala 168:19:@2372.4]
  assign _T_37 = _T_35 - 9'h1; // @[TensorUtil.scala 168:44:@2373.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 168:44:@2374.4]
  assign xval = _T_38[8:0]; // @[TensorUtil.scala 168:44:@2375.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@2377.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@2379.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@2387.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@2389.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@2385.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@2378.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@2393.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@2400.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2407.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2408.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@2406.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@2431.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{7'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_7( // @[:@2433.2]
  input          clock, // @[:@2434.4]
  input          reset, // @[:@2435.4]
  input          io_start, // @[:@2436.4]
  output         io_done, // @[:@2436.4]
  input  [127:0] io_inst // @[:@2436.4]
);
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@2471.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@2473.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@2475.4]
  reg [31:0] _RAND_1;
  wire [8:0] _GEN_10; // @[TensorUtil.scala 170:19:@2477.4]
  wire [8:0] _T_35; // @[TensorUtil.scala 170:19:@2477.4]
  wire [9:0] _T_37; // @[TensorUtil.scala 170:44:@2478.4]
  wire [9:0] _T_38; // @[TensorUtil.scala 170:44:@2479.4]
  wire [8:0] xval; // @[TensorUtil.scala 170:44:@2480.4]
  reg  state; // @[TensorUtil.scala 181:22:@2481.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@2482.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@2484.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@2492.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@2494.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@2490.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@2483.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@2498.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@2505.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@2512.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@2513.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@2511.6]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@2471.4]
  assign _GEN_10 = {{5'd0}, dec_xpad_1}; // @[TensorUtil.scala 170:19:@2477.4]
  assign _T_35 = _GEN_10 << 5; // @[TensorUtil.scala 170:19:@2477.4]
  assign _T_37 = _T_35 - 9'h1; // @[TensorUtil.scala 170:44:@2478.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 170:44:@2479.4]
  assign xval = _T_38[8:0]; // @[TensorUtil.scala 170:44:@2480.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@2482.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@2484.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@2492.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@2494.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@2490.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@2483.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@2498.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@2505.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2512.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@2513.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@2511.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@2536.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{7'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorLoad_1( // @[:@2538.2]
  input          clock, // @[:@2539.4]
  input          reset, // @[:@2540.4]
  input          io_start, // @[:@2541.4]
  output         io_done, // @[:@2541.4]
  input  [127:0] io_inst, // @[:@2541.4]
  input  [31:0]  io_baddr, // @[:@2541.4]
  input          io_vme_rd_cmd_ready, // @[:@2541.4]
  output         io_vme_rd_cmd_valid, // @[:@2541.4]
  output [31:0]  io_vme_rd_cmd_bits_addr, // @[:@2541.4]
  output [7:0]   io_vme_rd_cmd_bits_len, // @[:@2541.4]
  output         io_vme_rd_data_ready, // @[:@2541.4]
  input          io_vme_rd_data_valid, // @[:@2541.4]
  input  [63:0]  io_vme_rd_data_bits, // @[:@2541.4]
  input          io_tensor_rd_idx_valid, // @[:@2541.4]
  input  [9:0]   io_tensor_rd_idx_bits, // @[:@2541.4]
  output         io_tensor_rd_data_valid, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_0_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_1_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_2_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_3_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_4_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_5_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_6_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_7_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_8_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_9_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_10_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_11_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_12_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_13_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_14_15, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_0, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_1, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_2, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_3, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_4, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_5, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_6, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_7, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_8, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_9, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_10, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_11, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_12, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_13, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_14, // @[:@2541.4]
  output [7:0]   io_tensor_rd_data_bits_15_15 // @[:@2541.4]
);
  wire  dataCtrl_clock; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_start; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_done; // @[TensorLoad.scala 51:24:@2578.4]
  wire [127:0] dataCtrl_io_inst; // @[TensorLoad.scala 51:24:@2578.4]
  wire [31:0] dataCtrl_io_baddr; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_xinit; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_xupdate; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_yupdate; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_stride; // @[TensorLoad.scala 51:24:@2578.4]
  wire  dataCtrl_io_split; // @[TensorLoad.scala 51:24:@2578.4]
  wire [31:0] dataCtrl_io_addr; // @[TensorLoad.scala 51:24:@2578.4]
  wire [7:0] dataCtrl_io_len; // @[TensorLoad.scala 51:24:@2578.4]
  wire  yPadCtrl0_clock; // @[TensorLoad.scala 53:25:@2582.4]
  wire  yPadCtrl0_reset; // @[TensorLoad.scala 53:25:@2582.4]
  wire  yPadCtrl0_io_start; // @[TensorLoad.scala 53:25:@2582.4]
  wire  yPadCtrl0_io_done; // @[TensorLoad.scala 53:25:@2582.4]
  wire [127:0] yPadCtrl0_io_inst; // @[TensorLoad.scala 53:25:@2582.4]
  wire  yPadCtrl1_clock; // @[TensorLoad.scala 54:25:@2585.4]
  wire  yPadCtrl1_reset; // @[TensorLoad.scala 54:25:@2585.4]
  wire  yPadCtrl1_io_start; // @[TensorLoad.scala 54:25:@2585.4]
  wire  yPadCtrl1_io_done; // @[TensorLoad.scala 54:25:@2585.4]
  wire [127:0] yPadCtrl1_io_inst; // @[TensorLoad.scala 54:25:@2585.4]
  wire  xPadCtrl0_clock; // @[TensorLoad.scala 55:25:@2588.4]
  wire  xPadCtrl0_reset; // @[TensorLoad.scala 55:25:@2588.4]
  wire  xPadCtrl0_io_start; // @[TensorLoad.scala 55:25:@2588.4]
  wire  xPadCtrl0_io_done; // @[TensorLoad.scala 55:25:@2588.4]
  wire [127:0] xPadCtrl0_io_inst; // @[TensorLoad.scala 55:25:@2588.4]
  wire  xPadCtrl1_clock; // @[TensorLoad.scala 56:25:@2591.4]
  wire  xPadCtrl1_reset; // @[TensorLoad.scala 56:25:@2591.4]
  wire  xPadCtrl1_io_start; // @[TensorLoad.scala 56:25:@2591.4]
  wire  xPadCtrl1_io_done; // @[TensorLoad.scala 56:25:@2591.4]
  wire [127:0] xPadCtrl1_io_inst; // @[TensorLoad.scala 56:25:@2591.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_0 [0:1023]; // @[TensorLoad.scala 214:59:@2859.4]
  reg [63:0] _RAND_0;
  wire [63:0] tensorFile_0_0_rdata_0_data; // @[TensorLoad.scala 214:59:@2859.4]
  wire [9:0] tensorFile_0_0_rdata_0_addr; // @[TensorLoad.scala 214:59:@2859.4]
  wire [63:0] tensorFile_0_0__T_4978_data; // @[TensorLoad.scala 214:59:@2859.4]
  wire [9:0] tensorFile_0_0__T_4978_addr; // @[TensorLoad.scala 214:59:@2859.4]
  wire  tensorFile_0_0__T_4978_mask; // @[TensorLoad.scala 214:59:@2859.4]
  wire  tensorFile_0_0__T_4978_en; // @[TensorLoad.scala 214:59:@2859.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_1 [0:1023]; // @[TensorLoad.scala 214:59:@2859.4]
  reg [63:0] _RAND_1;
  wire [63:0] tensorFile_0_1_rdata_0_data; // @[TensorLoad.scala 214:59:@2859.4]
  wire [9:0] tensorFile_0_1_rdata_0_addr; // @[TensorLoad.scala 214:59:@2859.4]
  wire [63:0] tensorFile_0_1__T_4978_data; // @[TensorLoad.scala 214:59:@2859.4]
  wire [9:0] tensorFile_0_1__T_4978_addr; // @[TensorLoad.scala 214:59:@2859.4]
  wire  tensorFile_0_1__T_4978_mask; // @[TensorLoad.scala 214:59:@2859.4]
  wire  tensorFile_0_1__T_4978_en; // @[TensorLoad.scala 214:59:@2859.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_1_0 [0:1023]; // @[TensorLoad.scala 214:59:@2860.4]
  reg [63:0] _RAND_2;
  wire [63:0] tensorFile_1_0_rdata_1_data; // @[TensorLoad.scala 214:59:@2860.4]
  wire [9:0] tensorFile_1_0_rdata_1_addr; // @[TensorLoad.scala 214:59:@2860.4]
  wire [63:0] tensorFile_1_0__T_5065_data; // @[TensorLoad.scala 214:59:@2860.4]
  wire [9:0] tensorFile_1_0__T_5065_addr; // @[TensorLoad.scala 214:59:@2860.4]
  wire  tensorFile_1_0__T_5065_mask; // @[TensorLoad.scala 214:59:@2860.4]
  wire  tensorFile_1_0__T_5065_en; // @[TensorLoad.scala 214:59:@2860.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_1_1 [0:1023]; // @[TensorLoad.scala 214:59:@2860.4]
  reg [63:0] _RAND_3;
  wire [63:0] tensorFile_1_1_rdata_1_data; // @[TensorLoad.scala 214:59:@2860.4]
  wire [9:0] tensorFile_1_1_rdata_1_addr; // @[TensorLoad.scala 214:59:@2860.4]
  wire [63:0] tensorFile_1_1__T_5065_data; // @[TensorLoad.scala 214:59:@2860.4]
  wire [9:0] tensorFile_1_1__T_5065_addr; // @[TensorLoad.scala 214:59:@2860.4]
  wire  tensorFile_1_1__T_5065_mask; // @[TensorLoad.scala 214:59:@2860.4]
  wire  tensorFile_1_1__T_5065_en; // @[TensorLoad.scala 214:59:@2860.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_2_0 [0:1023]; // @[TensorLoad.scala 214:59:@2861.4]
  reg [63:0] _RAND_4;
  wire [63:0] tensorFile_2_0_rdata_2_data; // @[TensorLoad.scala 214:59:@2861.4]
  wire [9:0] tensorFile_2_0_rdata_2_addr; // @[TensorLoad.scala 214:59:@2861.4]
  wire [63:0] tensorFile_2_0__T_5152_data; // @[TensorLoad.scala 214:59:@2861.4]
  wire [9:0] tensorFile_2_0__T_5152_addr; // @[TensorLoad.scala 214:59:@2861.4]
  wire  tensorFile_2_0__T_5152_mask; // @[TensorLoad.scala 214:59:@2861.4]
  wire  tensorFile_2_0__T_5152_en; // @[TensorLoad.scala 214:59:@2861.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_2_1 [0:1023]; // @[TensorLoad.scala 214:59:@2861.4]
  reg [63:0] _RAND_5;
  wire [63:0] tensorFile_2_1_rdata_2_data; // @[TensorLoad.scala 214:59:@2861.4]
  wire [9:0] tensorFile_2_1_rdata_2_addr; // @[TensorLoad.scala 214:59:@2861.4]
  wire [63:0] tensorFile_2_1__T_5152_data; // @[TensorLoad.scala 214:59:@2861.4]
  wire [9:0] tensorFile_2_1__T_5152_addr; // @[TensorLoad.scala 214:59:@2861.4]
  wire  tensorFile_2_1__T_5152_mask; // @[TensorLoad.scala 214:59:@2861.4]
  wire  tensorFile_2_1__T_5152_en; // @[TensorLoad.scala 214:59:@2861.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_3_0 [0:1023]; // @[TensorLoad.scala 214:59:@2862.4]
  reg [63:0] _RAND_6;
  wire [63:0] tensorFile_3_0_rdata_3_data; // @[TensorLoad.scala 214:59:@2862.4]
  wire [9:0] tensorFile_3_0_rdata_3_addr; // @[TensorLoad.scala 214:59:@2862.4]
  wire [63:0] tensorFile_3_0__T_5239_data; // @[TensorLoad.scala 214:59:@2862.4]
  wire [9:0] tensorFile_3_0__T_5239_addr; // @[TensorLoad.scala 214:59:@2862.4]
  wire  tensorFile_3_0__T_5239_mask; // @[TensorLoad.scala 214:59:@2862.4]
  wire  tensorFile_3_0__T_5239_en; // @[TensorLoad.scala 214:59:@2862.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_3_1 [0:1023]; // @[TensorLoad.scala 214:59:@2862.4]
  reg [63:0] _RAND_7;
  wire [63:0] tensorFile_3_1_rdata_3_data; // @[TensorLoad.scala 214:59:@2862.4]
  wire [9:0] tensorFile_3_1_rdata_3_addr; // @[TensorLoad.scala 214:59:@2862.4]
  wire [63:0] tensorFile_3_1__T_5239_data; // @[TensorLoad.scala 214:59:@2862.4]
  wire [9:0] tensorFile_3_1__T_5239_addr; // @[TensorLoad.scala 214:59:@2862.4]
  wire  tensorFile_3_1__T_5239_mask; // @[TensorLoad.scala 214:59:@2862.4]
  wire  tensorFile_3_1__T_5239_en; // @[TensorLoad.scala 214:59:@2862.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_4_0 [0:1023]; // @[TensorLoad.scala 214:59:@2863.4]
  reg [63:0] _RAND_8;
  wire [63:0] tensorFile_4_0_rdata_4_data; // @[TensorLoad.scala 214:59:@2863.4]
  wire [9:0] tensorFile_4_0_rdata_4_addr; // @[TensorLoad.scala 214:59:@2863.4]
  wire [63:0] tensorFile_4_0__T_5326_data; // @[TensorLoad.scala 214:59:@2863.4]
  wire [9:0] tensorFile_4_0__T_5326_addr; // @[TensorLoad.scala 214:59:@2863.4]
  wire  tensorFile_4_0__T_5326_mask; // @[TensorLoad.scala 214:59:@2863.4]
  wire  tensorFile_4_0__T_5326_en; // @[TensorLoad.scala 214:59:@2863.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_4_1 [0:1023]; // @[TensorLoad.scala 214:59:@2863.4]
  reg [63:0] _RAND_9;
  wire [63:0] tensorFile_4_1_rdata_4_data; // @[TensorLoad.scala 214:59:@2863.4]
  wire [9:0] tensorFile_4_1_rdata_4_addr; // @[TensorLoad.scala 214:59:@2863.4]
  wire [63:0] tensorFile_4_1__T_5326_data; // @[TensorLoad.scala 214:59:@2863.4]
  wire [9:0] tensorFile_4_1__T_5326_addr; // @[TensorLoad.scala 214:59:@2863.4]
  wire  tensorFile_4_1__T_5326_mask; // @[TensorLoad.scala 214:59:@2863.4]
  wire  tensorFile_4_1__T_5326_en; // @[TensorLoad.scala 214:59:@2863.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_5_0 [0:1023]; // @[TensorLoad.scala 214:59:@2864.4]
  reg [63:0] _RAND_10;
  wire [63:0] tensorFile_5_0_rdata_5_data; // @[TensorLoad.scala 214:59:@2864.4]
  wire [9:0] tensorFile_5_0_rdata_5_addr; // @[TensorLoad.scala 214:59:@2864.4]
  wire [63:0] tensorFile_5_0__T_5413_data; // @[TensorLoad.scala 214:59:@2864.4]
  wire [9:0] tensorFile_5_0__T_5413_addr; // @[TensorLoad.scala 214:59:@2864.4]
  wire  tensorFile_5_0__T_5413_mask; // @[TensorLoad.scala 214:59:@2864.4]
  wire  tensorFile_5_0__T_5413_en; // @[TensorLoad.scala 214:59:@2864.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_5_1 [0:1023]; // @[TensorLoad.scala 214:59:@2864.4]
  reg [63:0] _RAND_11;
  wire [63:0] tensorFile_5_1_rdata_5_data; // @[TensorLoad.scala 214:59:@2864.4]
  wire [9:0] tensorFile_5_1_rdata_5_addr; // @[TensorLoad.scala 214:59:@2864.4]
  wire [63:0] tensorFile_5_1__T_5413_data; // @[TensorLoad.scala 214:59:@2864.4]
  wire [9:0] tensorFile_5_1__T_5413_addr; // @[TensorLoad.scala 214:59:@2864.4]
  wire  tensorFile_5_1__T_5413_mask; // @[TensorLoad.scala 214:59:@2864.4]
  wire  tensorFile_5_1__T_5413_en; // @[TensorLoad.scala 214:59:@2864.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_6_0 [0:1023]; // @[TensorLoad.scala 214:59:@2865.4]
  reg [63:0] _RAND_12;
  wire [63:0] tensorFile_6_0_rdata_6_data; // @[TensorLoad.scala 214:59:@2865.4]
  wire [9:0] tensorFile_6_0_rdata_6_addr; // @[TensorLoad.scala 214:59:@2865.4]
  wire [63:0] tensorFile_6_0__T_5500_data; // @[TensorLoad.scala 214:59:@2865.4]
  wire [9:0] tensorFile_6_0__T_5500_addr; // @[TensorLoad.scala 214:59:@2865.4]
  wire  tensorFile_6_0__T_5500_mask; // @[TensorLoad.scala 214:59:@2865.4]
  wire  tensorFile_6_0__T_5500_en; // @[TensorLoad.scala 214:59:@2865.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_6_1 [0:1023]; // @[TensorLoad.scala 214:59:@2865.4]
  reg [63:0] _RAND_13;
  wire [63:0] tensorFile_6_1_rdata_6_data; // @[TensorLoad.scala 214:59:@2865.4]
  wire [9:0] tensorFile_6_1_rdata_6_addr; // @[TensorLoad.scala 214:59:@2865.4]
  wire [63:0] tensorFile_6_1__T_5500_data; // @[TensorLoad.scala 214:59:@2865.4]
  wire [9:0] tensorFile_6_1__T_5500_addr; // @[TensorLoad.scala 214:59:@2865.4]
  wire  tensorFile_6_1__T_5500_mask; // @[TensorLoad.scala 214:59:@2865.4]
  wire  tensorFile_6_1__T_5500_en; // @[TensorLoad.scala 214:59:@2865.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_7_0 [0:1023]; // @[TensorLoad.scala 214:59:@2866.4]
  reg [63:0] _RAND_14;
  wire [63:0] tensorFile_7_0_rdata_7_data; // @[TensorLoad.scala 214:59:@2866.4]
  wire [9:0] tensorFile_7_0_rdata_7_addr; // @[TensorLoad.scala 214:59:@2866.4]
  wire [63:0] tensorFile_7_0__T_5587_data; // @[TensorLoad.scala 214:59:@2866.4]
  wire [9:0] tensorFile_7_0__T_5587_addr; // @[TensorLoad.scala 214:59:@2866.4]
  wire  tensorFile_7_0__T_5587_mask; // @[TensorLoad.scala 214:59:@2866.4]
  wire  tensorFile_7_0__T_5587_en; // @[TensorLoad.scala 214:59:@2866.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_7_1 [0:1023]; // @[TensorLoad.scala 214:59:@2866.4]
  reg [63:0] _RAND_15;
  wire [63:0] tensorFile_7_1_rdata_7_data; // @[TensorLoad.scala 214:59:@2866.4]
  wire [9:0] tensorFile_7_1_rdata_7_addr; // @[TensorLoad.scala 214:59:@2866.4]
  wire [63:0] tensorFile_7_1__T_5587_data; // @[TensorLoad.scala 214:59:@2866.4]
  wire [9:0] tensorFile_7_1__T_5587_addr; // @[TensorLoad.scala 214:59:@2866.4]
  wire  tensorFile_7_1__T_5587_mask; // @[TensorLoad.scala 214:59:@2866.4]
  wire  tensorFile_7_1__T_5587_en; // @[TensorLoad.scala 214:59:@2866.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_8_0 [0:1023]; // @[TensorLoad.scala 214:59:@2867.4]
  reg [63:0] _RAND_16;
  wire [63:0] tensorFile_8_0_rdata_8_data; // @[TensorLoad.scala 214:59:@2867.4]
  wire [9:0] tensorFile_8_0_rdata_8_addr; // @[TensorLoad.scala 214:59:@2867.4]
  wire [63:0] tensorFile_8_0__T_5674_data; // @[TensorLoad.scala 214:59:@2867.4]
  wire [9:0] tensorFile_8_0__T_5674_addr; // @[TensorLoad.scala 214:59:@2867.4]
  wire  tensorFile_8_0__T_5674_mask; // @[TensorLoad.scala 214:59:@2867.4]
  wire  tensorFile_8_0__T_5674_en; // @[TensorLoad.scala 214:59:@2867.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_8_1 [0:1023]; // @[TensorLoad.scala 214:59:@2867.4]
  reg [63:0] _RAND_17;
  wire [63:0] tensorFile_8_1_rdata_8_data; // @[TensorLoad.scala 214:59:@2867.4]
  wire [9:0] tensorFile_8_1_rdata_8_addr; // @[TensorLoad.scala 214:59:@2867.4]
  wire [63:0] tensorFile_8_1__T_5674_data; // @[TensorLoad.scala 214:59:@2867.4]
  wire [9:0] tensorFile_8_1__T_5674_addr; // @[TensorLoad.scala 214:59:@2867.4]
  wire  tensorFile_8_1__T_5674_mask; // @[TensorLoad.scala 214:59:@2867.4]
  wire  tensorFile_8_1__T_5674_en; // @[TensorLoad.scala 214:59:@2867.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_9_0 [0:1023]; // @[TensorLoad.scala 214:59:@2868.4]
  reg [63:0] _RAND_18;
  wire [63:0] tensorFile_9_0_rdata_9_data; // @[TensorLoad.scala 214:59:@2868.4]
  wire [9:0] tensorFile_9_0_rdata_9_addr; // @[TensorLoad.scala 214:59:@2868.4]
  wire [63:0] tensorFile_9_0__T_5761_data; // @[TensorLoad.scala 214:59:@2868.4]
  wire [9:0] tensorFile_9_0__T_5761_addr; // @[TensorLoad.scala 214:59:@2868.4]
  wire  tensorFile_9_0__T_5761_mask; // @[TensorLoad.scala 214:59:@2868.4]
  wire  tensorFile_9_0__T_5761_en; // @[TensorLoad.scala 214:59:@2868.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_9_1 [0:1023]; // @[TensorLoad.scala 214:59:@2868.4]
  reg [63:0] _RAND_19;
  wire [63:0] tensorFile_9_1_rdata_9_data; // @[TensorLoad.scala 214:59:@2868.4]
  wire [9:0] tensorFile_9_1_rdata_9_addr; // @[TensorLoad.scala 214:59:@2868.4]
  wire [63:0] tensorFile_9_1__T_5761_data; // @[TensorLoad.scala 214:59:@2868.4]
  wire [9:0] tensorFile_9_1__T_5761_addr; // @[TensorLoad.scala 214:59:@2868.4]
  wire  tensorFile_9_1__T_5761_mask; // @[TensorLoad.scala 214:59:@2868.4]
  wire  tensorFile_9_1__T_5761_en; // @[TensorLoad.scala 214:59:@2868.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_10_0 [0:1023]; // @[TensorLoad.scala 214:59:@2869.4]
  reg [63:0] _RAND_20;
  wire [63:0] tensorFile_10_0_rdata_10_data; // @[TensorLoad.scala 214:59:@2869.4]
  wire [9:0] tensorFile_10_0_rdata_10_addr; // @[TensorLoad.scala 214:59:@2869.4]
  wire [63:0] tensorFile_10_0__T_5848_data; // @[TensorLoad.scala 214:59:@2869.4]
  wire [9:0] tensorFile_10_0__T_5848_addr; // @[TensorLoad.scala 214:59:@2869.4]
  wire  tensorFile_10_0__T_5848_mask; // @[TensorLoad.scala 214:59:@2869.4]
  wire  tensorFile_10_0__T_5848_en; // @[TensorLoad.scala 214:59:@2869.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_10_1 [0:1023]; // @[TensorLoad.scala 214:59:@2869.4]
  reg [63:0] _RAND_21;
  wire [63:0] tensorFile_10_1_rdata_10_data; // @[TensorLoad.scala 214:59:@2869.4]
  wire [9:0] tensorFile_10_1_rdata_10_addr; // @[TensorLoad.scala 214:59:@2869.4]
  wire [63:0] tensorFile_10_1__T_5848_data; // @[TensorLoad.scala 214:59:@2869.4]
  wire [9:0] tensorFile_10_1__T_5848_addr; // @[TensorLoad.scala 214:59:@2869.4]
  wire  tensorFile_10_1__T_5848_mask; // @[TensorLoad.scala 214:59:@2869.4]
  wire  tensorFile_10_1__T_5848_en; // @[TensorLoad.scala 214:59:@2869.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_11_0 [0:1023]; // @[TensorLoad.scala 214:59:@2870.4]
  reg [63:0] _RAND_22;
  wire [63:0] tensorFile_11_0_rdata_11_data; // @[TensorLoad.scala 214:59:@2870.4]
  wire [9:0] tensorFile_11_0_rdata_11_addr; // @[TensorLoad.scala 214:59:@2870.4]
  wire [63:0] tensorFile_11_0__T_5935_data; // @[TensorLoad.scala 214:59:@2870.4]
  wire [9:0] tensorFile_11_0__T_5935_addr; // @[TensorLoad.scala 214:59:@2870.4]
  wire  tensorFile_11_0__T_5935_mask; // @[TensorLoad.scala 214:59:@2870.4]
  wire  tensorFile_11_0__T_5935_en; // @[TensorLoad.scala 214:59:@2870.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_11_1 [0:1023]; // @[TensorLoad.scala 214:59:@2870.4]
  reg [63:0] _RAND_23;
  wire [63:0] tensorFile_11_1_rdata_11_data; // @[TensorLoad.scala 214:59:@2870.4]
  wire [9:0] tensorFile_11_1_rdata_11_addr; // @[TensorLoad.scala 214:59:@2870.4]
  wire [63:0] tensorFile_11_1__T_5935_data; // @[TensorLoad.scala 214:59:@2870.4]
  wire [9:0] tensorFile_11_1__T_5935_addr; // @[TensorLoad.scala 214:59:@2870.4]
  wire  tensorFile_11_1__T_5935_mask; // @[TensorLoad.scala 214:59:@2870.4]
  wire  tensorFile_11_1__T_5935_en; // @[TensorLoad.scala 214:59:@2870.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_12_0 [0:1023]; // @[TensorLoad.scala 214:59:@2871.4]
  reg [63:0] _RAND_24;
  wire [63:0] tensorFile_12_0_rdata_12_data; // @[TensorLoad.scala 214:59:@2871.4]
  wire [9:0] tensorFile_12_0_rdata_12_addr; // @[TensorLoad.scala 214:59:@2871.4]
  wire [63:0] tensorFile_12_0__T_6022_data; // @[TensorLoad.scala 214:59:@2871.4]
  wire [9:0] tensorFile_12_0__T_6022_addr; // @[TensorLoad.scala 214:59:@2871.4]
  wire  tensorFile_12_0__T_6022_mask; // @[TensorLoad.scala 214:59:@2871.4]
  wire  tensorFile_12_0__T_6022_en; // @[TensorLoad.scala 214:59:@2871.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_12_1 [0:1023]; // @[TensorLoad.scala 214:59:@2871.4]
  reg [63:0] _RAND_25;
  wire [63:0] tensorFile_12_1_rdata_12_data; // @[TensorLoad.scala 214:59:@2871.4]
  wire [9:0] tensorFile_12_1_rdata_12_addr; // @[TensorLoad.scala 214:59:@2871.4]
  wire [63:0] tensorFile_12_1__T_6022_data; // @[TensorLoad.scala 214:59:@2871.4]
  wire [9:0] tensorFile_12_1__T_6022_addr; // @[TensorLoad.scala 214:59:@2871.4]
  wire  tensorFile_12_1__T_6022_mask; // @[TensorLoad.scala 214:59:@2871.4]
  wire  tensorFile_12_1__T_6022_en; // @[TensorLoad.scala 214:59:@2871.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_13_0 [0:1023]; // @[TensorLoad.scala 214:59:@2872.4]
  reg [63:0] _RAND_26;
  wire [63:0] tensorFile_13_0_rdata_13_data; // @[TensorLoad.scala 214:59:@2872.4]
  wire [9:0] tensorFile_13_0_rdata_13_addr; // @[TensorLoad.scala 214:59:@2872.4]
  wire [63:0] tensorFile_13_0__T_6109_data; // @[TensorLoad.scala 214:59:@2872.4]
  wire [9:0] tensorFile_13_0__T_6109_addr; // @[TensorLoad.scala 214:59:@2872.4]
  wire  tensorFile_13_0__T_6109_mask; // @[TensorLoad.scala 214:59:@2872.4]
  wire  tensorFile_13_0__T_6109_en; // @[TensorLoad.scala 214:59:@2872.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_13_1 [0:1023]; // @[TensorLoad.scala 214:59:@2872.4]
  reg [63:0] _RAND_27;
  wire [63:0] tensorFile_13_1_rdata_13_data; // @[TensorLoad.scala 214:59:@2872.4]
  wire [9:0] tensorFile_13_1_rdata_13_addr; // @[TensorLoad.scala 214:59:@2872.4]
  wire [63:0] tensorFile_13_1__T_6109_data; // @[TensorLoad.scala 214:59:@2872.4]
  wire [9:0] tensorFile_13_1__T_6109_addr; // @[TensorLoad.scala 214:59:@2872.4]
  wire  tensorFile_13_1__T_6109_mask; // @[TensorLoad.scala 214:59:@2872.4]
  wire  tensorFile_13_1__T_6109_en; // @[TensorLoad.scala 214:59:@2872.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_14_0 [0:1023]; // @[TensorLoad.scala 214:59:@2873.4]
  reg [63:0] _RAND_28;
  wire [63:0] tensorFile_14_0_rdata_14_data; // @[TensorLoad.scala 214:59:@2873.4]
  wire [9:0] tensorFile_14_0_rdata_14_addr; // @[TensorLoad.scala 214:59:@2873.4]
  wire [63:0] tensorFile_14_0__T_6196_data; // @[TensorLoad.scala 214:59:@2873.4]
  wire [9:0] tensorFile_14_0__T_6196_addr; // @[TensorLoad.scala 214:59:@2873.4]
  wire  tensorFile_14_0__T_6196_mask; // @[TensorLoad.scala 214:59:@2873.4]
  wire  tensorFile_14_0__T_6196_en; // @[TensorLoad.scala 214:59:@2873.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_14_1 [0:1023]; // @[TensorLoad.scala 214:59:@2873.4]
  reg [63:0] _RAND_29;
  wire [63:0] tensorFile_14_1_rdata_14_data; // @[TensorLoad.scala 214:59:@2873.4]
  wire [9:0] tensorFile_14_1_rdata_14_addr; // @[TensorLoad.scala 214:59:@2873.4]
  wire [63:0] tensorFile_14_1__T_6196_data; // @[TensorLoad.scala 214:59:@2873.4]
  wire [9:0] tensorFile_14_1__T_6196_addr; // @[TensorLoad.scala 214:59:@2873.4]
  wire  tensorFile_14_1__T_6196_mask; // @[TensorLoad.scala 214:59:@2873.4]
  wire  tensorFile_14_1__T_6196_en; // @[TensorLoad.scala 214:59:@2873.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_15_0 [0:1023]; // @[TensorLoad.scala 214:59:@2874.4]
  reg [63:0] _RAND_30;
  wire [63:0] tensorFile_15_0_rdata_15_data; // @[TensorLoad.scala 214:59:@2874.4]
  wire [9:0] tensorFile_15_0_rdata_15_addr; // @[TensorLoad.scala 214:59:@2874.4]
  wire [63:0] tensorFile_15_0__T_6283_data; // @[TensorLoad.scala 214:59:@2874.4]
  wire [9:0] tensorFile_15_0__T_6283_addr; // @[TensorLoad.scala 214:59:@2874.4]
  wire  tensorFile_15_0__T_6283_mask; // @[TensorLoad.scala 214:59:@2874.4]
  wire  tensorFile_15_0__T_6283_en; // @[TensorLoad.scala 214:59:@2874.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_15_1 [0:1023]; // @[TensorLoad.scala 214:59:@2874.4]
  reg [63:0] _RAND_31;
  wire [63:0] tensorFile_15_1_rdata_15_data; // @[TensorLoad.scala 214:59:@2874.4]
  wire [9:0] tensorFile_15_1_rdata_15_addr; // @[TensorLoad.scala 214:59:@2874.4]
  wire [63:0] tensorFile_15_1__T_6283_data; // @[TensorLoad.scala 214:59:@2874.4]
  wire [9:0] tensorFile_15_1__T_6283_addr; // @[TensorLoad.scala 214:59:@2874.4]
  wire  tensorFile_15_1__T_6283_mask; // @[TensorLoad.scala 214:59:@2874.4]
  wire  tensorFile_15_1__T_6283_en; // @[TensorLoad.scala 214:59:@2874.4]
  wire [15:0] dec_sram_offset; // @[TensorLoad.scala 50:29:@2558.4]
  wire [15:0] dec_xsize; // @[TensorLoad.scala 50:29:@2566.4]
  wire [3:0] dec_ypad_0; // @[TensorLoad.scala 50:29:@2570.4]
  wire [3:0] dec_ypad_1; // @[TensorLoad.scala 50:29:@2572.4]
  wire [3:0] dec_xpad_0; // @[TensorLoad.scala 50:29:@2574.4]
  wire [3:0] dec_xpad_1; // @[TensorLoad.scala 50:29:@2576.4]
  reg  dataCtrlDone; // @[TensorLoad.scala 52:29:@2581.4]
  reg [31:0] _RAND_32;
  reg [7:0] tag; // @[TensorLoad.scala 58:16:@2594.4]
  reg [31:0] _RAND_33;
  reg [7:0] set; // @[TensorLoad.scala 59:16:@2595.4]
  reg [31:0] _RAND_34;
  reg [2:0] state; // @[TensorLoad.scala 62:22:@2596.4]
  reg [31:0] _RAND_35;
  wire  _T_4394; // @[Conditional.scala 37:30:@2597.4]
  wire  _T_4396; // @[TensorLoad.scala 68:26:@2600.8]
  wire  _T_4398; // @[TensorLoad.scala 70:33:@2605.10]
  wire [2:0] _GEN_0; // @[TensorLoad.scala 70:42:@2606.10]
  wire [2:0] _GEN_1; // @[TensorLoad.scala 68:35:@2601.8]
  wire [2:0] _GEN_2; // @[TensorLoad.scala 67:23:@2599.6]
  wire  _T_4399; // @[Conditional.scala 37:30:@2615.6]
  wire [2:0] _GEN_4; // @[TensorLoad.scala 78:32:@2617.8]
  wire  _T_4402; // @[Conditional.scala 37:30:@2628.8]
  wire [2:0] _GEN_5; // @[TensorLoad.scala 87:32:@2630.10]
  wire  _T_4403; // @[Conditional.scala 37:30:@2635.10]
  wire [2:0] _GEN_6; // @[TensorLoad.scala 92:34:@2637.12]
  wire  _T_4404; // @[Conditional.scala 37:30:@2642.12]
  wire  _T_4406; // @[TensorLoad.scala 99:28:@2646.18]
  wire  _T_4408; // @[TensorLoad.scala 101:35:@2651.20]
  wire [2:0] _GEN_7; // @[TensorLoad.scala 101:44:@2652.20]
  wire [2:0] _GEN_8; // @[TensorLoad.scala 99:37:@2647.18]
  wire  _T_4409; // @[TensorLoad.scala 106:41:@2660.18]
  wire [2:0] _GEN_10; // @[TensorLoad.scala 107:37:@2663.20]
  wire [2:0] _GEN_11; // @[TensorLoad.scala 106:63:@2661.18]
  wire [2:0] _GEN_12; // @[TensorLoad.scala 98:33:@2645.16]
  wire [2:0] _GEN_13; // @[TensorLoad.scala 97:35:@2644.14]
  wire  _T_4414; // @[Conditional.scala 37:30:@2678.14]
  wire [2:0] _GEN_16; // @[TensorLoad.scala 119:29:@2681.18]
  wire [2:0] _GEN_17; // @[TensorLoad.scala 118:32:@2680.16]
  wire  _T_4419; // @[Conditional.scala 37:30:@2702.16]
  wire  _T_4420; // @[TensorLoad.scala 135:31:@2704.18]
  wire [2:0] _GEN_18; // @[TensorLoad.scala 135:48:@2705.18]
  wire [2:0] _GEN_19; // @[Conditional.scala 39:67:@2703.16]
  wire [2:0] _GEN_20; // @[Conditional.scala 39:67:@2679.14]
  wire [2:0] _GEN_21; // @[Conditional.scala 39:67:@2643.12]
  wire [2:0] _GEN_22; // @[Conditional.scala 39:67:@2636.10]
  wire [2:0] _GEN_23; // @[Conditional.scala 39:67:@2629.8]
  wire [2:0] _GEN_24; // @[Conditional.scala 39:67:@2616.6]
  wire [2:0] _GEN_25; // @[Conditional.scala 40:58:@2598.4]
  wire  _T_4421; // @[TensorLoad.scala 142:30:@2709.4]
  wire  _T_4422; // @[TensorLoad.scala 142:40:@2710.4]
  wire  _T_4424; // @[Decoupled.scala 37:37:@2716.4]
  wire  _T_4429; // @[TensorLoad.scala 151:38:@2726.6]
  wire  _GEN_26; // @[TensorLoad.scala 151:59:@2727.6]
  wire  _GEN_27; // @[TensorLoad.scala 149:26:@2721.4]
  wire  _T_4434; // @[TensorLoad.scala 156:44:@2732.4]
  wire  _T_4441; // @[TensorLoad.scala 159:83:@2738.4]
  wire  _T_4442; // @[TensorLoad.scala 159:70:@2739.4]
  wire  _T_4443; // @[TensorLoad.scala 160:35:@2740.4]
  wire  _T_4444; // @[TensorLoad.scala 160:46:@2741.4]
  wire  _T_4445; // @[TensorLoad.scala 160:66:@2742.4]
  wire  _T_4446; // @[TensorLoad.scala 159:92:@2743.4]
  wire  _T_4452; // @[TensorLoad.scala 164:34:@2749.4]
  wire  _T_4453; // @[TensorLoad.scala 164:45:@2750.4]
  wire  _T_4454; // @[TensorLoad.scala 163:57:@2751.4]
  wire  _T_4456; // @[TensorLoad.scala 165:52:@2753.4]
  wire  _T_4457; // @[TensorLoad.scala 165:50:@2754.4]
  wire  _T_4459; // @[TensorLoad.scala 165:66:@2756.4]
  wire  _T_4462; // @[TensorLoad.scala 165:109:@2758.4]
  wire  _T_4463; // @[TensorLoad.scala 164:66:@2759.4]
  wire  _T_4467; // @[TensorLoad.scala 166:65:@2763.4]
  wire  _T_4468; // @[TensorLoad.scala 165:131:@2764.4]
  wire  _T_4473; // @[TensorLoad.scala 168:44:@2769.4]
  wire  _T_4474; // @[TensorLoad.scala 170:28:@2770.4]
  wire  _T_4476; // @[TensorLoad.scala 170:46:@2772.4]
  wire  _T_4479; // @[TensorLoad.scala 170:89:@2774.4]
  wire  _T_4480; // @[TensorLoad.scala 169:47:@2775.4]
  wire  _T_4482; // @[TensorLoad.scala 178:32:@2782.4]
  wire  _T_4485; // @[TensorLoad.scala 186:25:@2789.4]
  wire  _T_4486; // @[TensorLoad.scala 185:36:@2790.4]
  wire  _T_4488; // @[TensorLoad.scala 186:36:@2792.4]
  wire  _T_4489; // @[TensorLoad.scala 188:25:@2793.4]
  wire  isZeroPad; // @[TensorLoad.scala 187:36:@2794.4]
  wire  _T_4492; // @[TensorLoad.scala 190:25:@2797.4]
  wire  _T_4494; // @[TensorLoad.scala 190:54:@2798.4]
  wire  _T_4495; // @[TensorLoad.scala 190:47:@2799.4]
  wire  _T_4498; // @[TensorLoad.scala 192:38:@2805.6]
  wire [8:0] _T_4500; // @[TensorLoad.scala 193:16:@2807.8]
  wire [7:0] _T_4501; // @[TensorLoad.scala 193:16:@2808.8]
  wire [7:0] _GEN_28; // @[TensorLoad.scala 192:52:@2806.6]
  wire  _T_4506; // @[TensorLoad.scala 196:55:@2814.4]
  wire  _T_4509; // @[TensorLoad.scala 196:83:@2816.4]
  wire  _T_4510; // @[TensorLoad.scala 196:47:@2817.4]
  wire  _T_4516; // @[TensorLoad.scala 198:53:@2825.6]
  wire [8:0] _T_4518; // @[TensorLoad.scala 199:16:@2827.8]
  wire [7:0] _T_4519; // @[TensorLoad.scala 199:16:@2828.8]
  wire [7:0] _GEN_30; // @[TensorLoad.scala 198:88:@2826.6]
  reg [9:0] waddr_cur; // @[TensorLoad.scala 202:22:@2831.4]
  reg [31:0] _RAND_36;
  reg [9:0] waddr_nxt; // @[TensorLoad.scala 203:22:@2832.4]
  reg [31:0] _RAND_37;
  wire  _T_4527; // @[TensorLoad.scala 207:53:@2842.6]
  wire  _T_4530; // @[TensorLoad.scala 207:88:@2844.6]
  wire [10:0] _T_4532; // @[TensorLoad.scala 208:28:@2846.8]
  wire [9:0] _T_4533; // @[TensorLoad.scala 208:28:@2847.8]
  wire [15:0] _GEN_425; // @[TensorLoad.scala 210:28:@2852.10]
  wire [16:0] _T_4534; // @[TensorLoad.scala 210:28:@2852.10]
  wire [15:0] _T_4535; // @[TensorLoad.scala 210:28:@2853.10]
  wire [15:0] _GEN_32; // @[TensorLoad.scala 209:36:@2851.8]
  wire [15:0] _GEN_33; // @[TensorLoad.scala 209:36:@2851.8]
  wire [15:0] _GEN_34; // @[TensorLoad.scala 207:123:@2845.6]
  wire [15:0] _GEN_35; // @[TensorLoad.scala 207:123:@2845.6]
  wire [15:0] _GEN_36; // @[TensorLoad.scala 204:26:@2834.4]
  wire [15:0] _GEN_37; // @[TensorLoad.scala 204:26:@2834.4]
  wire  wmask_0_0; // @[TensorLoad.scala 222:26:@2910.4]
  wire [63:0] wdata_0_0; // @[TensorLoad.scala 223:25:@2912.4]
  wire  _T_4949; // @[TensorLoad.scala 226:101:@2943.4]
  wire  _T_4950; // @[TensorLoad.scala 226:95:@2944.4]
  wire  _T_5036; // @[TensorLoad.scala 226:101:@2994.4]
  wire  _T_5037; // @[TensorLoad.scala 226:95:@2995.4]
  wire  _T_5123; // @[TensorLoad.scala 226:101:@3045.4]
  wire  _T_5124; // @[TensorLoad.scala 226:95:@3046.4]
  wire  _T_5210; // @[TensorLoad.scala 226:101:@3096.4]
  wire  _T_5211; // @[TensorLoad.scala 226:95:@3097.4]
  wire  _T_5297; // @[TensorLoad.scala 226:101:@3147.4]
  wire  _T_5298; // @[TensorLoad.scala 226:95:@3148.4]
  wire  _T_5384; // @[TensorLoad.scala 226:101:@3198.4]
  wire  _T_5385; // @[TensorLoad.scala 226:95:@3199.4]
  wire  _T_5471; // @[TensorLoad.scala 226:101:@3249.4]
  wire  _T_5472; // @[TensorLoad.scala 226:95:@3250.4]
  wire  _T_5558; // @[TensorLoad.scala 226:101:@3300.4]
  wire  _T_5559; // @[TensorLoad.scala 226:95:@3301.4]
  wire  _T_5645; // @[TensorLoad.scala 226:101:@3351.4]
  wire  _T_5646; // @[TensorLoad.scala 226:95:@3352.4]
  wire  _T_5732; // @[TensorLoad.scala 226:101:@3402.4]
  wire  _T_5733; // @[TensorLoad.scala 226:95:@3403.4]
  wire  _T_5819; // @[TensorLoad.scala 226:101:@3453.4]
  wire  _T_5820; // @[TensorLoad.scala 226:95:@3454.4]
  wire  _T_5906; // @[TensorLoad.scala 226:101:@3504.4]
  wire  _T_5907; // @[TensorLoad.scala 226:95:@3505.4]
  wire  _T_5993; // @[TensorLoad.scala 226:101:@3555.4]
  wire  _T_5994; // @[TensorLoad.scala 226:95:@3556.4]
  wire  _T_6080; // @[TensorLoad.scala 226:101:@3606.4]
  wire  _T_6081; // @[TensorLoad.scala 226:95:@3607.4]
  wire  _T_6167; // @[TensorLoad.scala 226:101:@3657.4]
  wire  _T_6168; // @[TensorLoad.scala 226:95:@3658.4]
  reg  rvalid; // @[TensorLoad.scala 236:23:@3726.4]
  reg [31:0] _RAND_38;
  wire  _GEN_215; // @[TensorLoad.scala 239:36:@3731.4]
  wire [127:0] _T_6484; // @[TensorLoad.scala 241:36:@3857.4]
  wire [127:0] _T_6626; // @[TensorLoad.scala 241:36:@3909.4]
  wire [127:0] _T_6768; // @[TensorLoad.scala 241:36:@3961.4]
  wire [127:0] _T_6910; // @[TensorLoad.scala 241:36:@4013.4]
  wire [127:0] _T_7052; // @[TensorLoad.scala 241:36:@4065.4]
  wire [127:0] _T_7194; // @[TensorLoad.scala 241:36:@4117.4]
  wire [127:0] _T_7336; // @[TensorLoad.scala 241:36:@4169.4]
  wire [127:0] _T_7478; // @[TensorLoad.scala 241:36:@4221.4]
  wire [127:0] _T_7620; // @[TensorLoad.scala 241:36:@4273.4]
  wire [127:0] _T_7762; // @[TensorLoad.scala 241:36:@4325.4]
  wire [127:0] _T_7904; // @[TensorLoad.scala 241:36:@4377.4]
  wire [127:0] _T_8046; // @[TensorLoad.scala 241:36:@4429.4]
  wire [127:0] _T_8188; // @[TensorLoad.scala 241:36:@4481.4]
  wire [127:0] _T_8330; // @[TensorLoad.scala 241:36:@4533.4]
  wire [127:0] _T_8472; // @[TensorLoad.scala 241:36:@4585.4]
  wire [127:0] _T_8614; // @[TensorLoad.scala 241:36:@4637.4]
  wire  _T_8762; // @[TensorLoad.scala 245:96:@4693.4]
  wire  done_no_pad; // @[TensorLoad.scala 245:83:@4694.4]
  wire  done_x_pad; // @[TensorLoad.scala 246:72:@4699.4]
  wire  _T_8769; // @[TensorLoad.scala 247:37:@4701.4]
  wire  done_y_pad; // @[TensorLoad.scala 247:52:@4702.4]
  wire  _T_8770; // @[TensorLoad.scala 248:26:@4703.4]
  reg [9:0] tensorFile_0_0_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_39;
  reg [9:0] tensorFile_0_1_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_40;
  reg [9:0] tensorFile_1_0_rdata_1_addr_pipe_0;
  reg [31:0] _RAND_41;
  reg [9:0] tensorFile_1_1_rdata_1_addr_pipe_0;
  reg [31:0] _RAND_42;
  reg [9:0] tensorFile_2_0_rdata_2_addr_pipe_0;
  reg [31:0] _RAND_43;
  reg [9:0] tensorFile_2_1_rdata_2_addr_pipe_0;
  reg [31:0] _RAND_44;
  reg [9:0] tensorFile_3_0_rdata_3_addr_pipe_0;
  reg [31:0] _RAND_45;
  reg [9:0] tensorFile_3_1_rdata_3_addr_pipe_0;
  reg [31:0] _RAND_46;
  reg [9:0] tensorFile_4_0_rdata_4_addr_pipe_0;
  reg [31:0] _RAND_47;
  reg [9:0] tensorFile_4_1_rdata_4_addr_pipe_0;
  reg [31:0] _RAND_48;
  reg [9:0] tensorFile_5_0_rdata_5_addr_pipe_0;
  reg [31:0] _RAND_49;
  reg [9:0] tensorFile_5_1_rdata_5_addr_pipe_0;
  reg [31:0] _RAND_50;
  reg [9:0] tensorFile_6_0_rdata_6_addr_pipe_0;
  reg [31:0] _RAND_51;
  reg [9:0] tensorFile_6_1_rdata_6_addr_pipe_0;
  reg [31:0] _RAND_52;
  reg [9:0] tensorFile_7_0_rdata_7_addr_pipe_0;
  reg [31:0] _RAND_53;
  reg [9:0] tensorFile_7_1_rdata_7_addr_pipe_0;
  reg [31:0] _RAND_54;
  reg [9:0] tensorFile_8_0_rdata_8_addr_pipe_0;
  reg [31:0] _RAND_55;
  reg [9:0] tensorFile_8_1_rdata_8_addr_pipe_0;
  reg [31:0] _RAND_56;
  reg [9:0] tensorFile_9_0_rdata_9_addr_pipe_0;
  reg [31:0] _RAND_57;
  reg [9:0] tensorFile_9_1_rdata_9_addr_pipe_0;
  reg [31:0] _RAND_58;
  reg [9:0] tensorFile_10_0_rdata_10_addr_pipe_0;
  reg [31:0] _RAND_59;
  reg [9:0] tensorFile_10_1_rdata_10_addr_pipe_0;
  reg [31:0] _RAND_60;
  reg [9:0] tensorFile_11_0_rdata_11_addr_pipe_0;
  reg [31:0] _RAND_61;
  reg [9:0] tensorFile_11_1_rdata_11_addr_pipe_0;
  reg [31:0] _RAND_62;
  reg [9:0] tensorFile_12_0_rdata_12_addr_pipe_0;
  reg [31:0] _RAND_63;
  reg [9:0] tensorFile_12_1_rdata_12_addr_pipe_0;
  reg [31:0] _RAND_64;
  reg [9:0] tensorFile_13_0_rdata_13_addr_pipe_0;
  reg [31:0] _RAND_65;
  reg [9:0] tensorFile_13_1_rdata_13_addr_pipe_0;
  reg [31:0] _RAND_66;
  reg [9:0] tensorFile_14_0_rdata_14_addr_pipe_0;
  reg [31:0] _RAND_67;
  reg [9:0] tensorFile_14_1_rdata_14_addr_pipe_0;
  reg [31:0] _RAND_68;
  reg [9:0] tensorFile_15_0_rdata_15_addr_pipe_0;
  reg [31:0] _RAND_69;
  reg [9:0] tensorFile_15_1_rdata_15_addr_pipe_0;
  reg [31:0] _RAND_70;
  TensorDataCtrl_1 dataCtrl ( // @[TensorLoad.scala 51:24:@2578.4]
    .clock(dataCtrl_clock),
    .io_start(dataCtrl_io_start),
    .io_done(dataCtrl_io_done),
    .io_inst(dataCtrl_io_inst),
    .io_baddr(dataCtrl_io_baddr),
    .io_xinit(dataCtrl_io_xinit),
    .io_xupdate(dataCtrl_io_xupdate),
    .io_yupdate(dataCtrl_io_yupdate),
    .io_stride(dataCtrl_io_stride),
    .io_split(dataCtrl_io_split),
    .io_addr(dataCtrl_io_addr),
    .io_len(dataCtrl_io_len)
  );
  TensorPadCtrl_4 yPadCtrl0 ( // @[TensorLoad.scala 53:25:@2582.4]
    .clock(yPadCtrl0_clock),
    .reset(yPadCtrl0_reset),
    .io_start(yPadCtrl0_io_start),
    .io_done(yPadCtrl0_io_done),
    .io_inst(yPadCtrl0_io_inst)
  );
  TensorPadCtrl_5 yPadCtrl1 ( // @[TensorLoad.scala 54:25:@2585.4]
    .clock(yPadCtrl1_clock),
    .reset(yPadCtrl1_reset),
    .io_start(yPadCtrl1_io_start),
    .io_done(yPadCtrl1_io_done),
    .io_inst(yPadCtrl1_io_inst)
  );
  TensorPadCtrl_6 xPadCtrl0 ( // @[TensorLoad.scala 55:25:@2588.4]
    .clock(xPadCtrl0_clock),
    .reset(xPadCtrl0_reset),
    .io_start(xPadCtrl0_io_start),
    .io_done(xPadCtrl0_io_done),
    .io_inst(xPadCtrl0_io_inst)
  );
  TensorPadCtrl_7 xPadCtrl1 ( // @[TensorLoad.scala 56:25:@2591.4]
    .clock(xPadCtrl1_clock),
    .reset(xPadCtrl1_reset),
    .io_start(xPadCtrl1_io_start),
    .io_done(xPadCtrl1_io_done),
    .io_inst(xPadCtrl1_io_inst)
  );
  assign tensorFile_0_0_rdata_0_addr = tensorFile_0_0_rdata_0_addr_pipe_0;
  assign tensorFile_0_0_rdata_0_data = tensorFile_0_0[tensorFile_0_0_rdata_0_addr]; // @[TensorLoad.scala 214:59:@2859.4]
  assign tensorFile_0_0__T_4978_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_0_0__T_4978_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_0_0__T_4978_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_0_0__T_4978_en = _T_4421 ? 1'h0 : _T_4950;
  assign tensorFile_0_1_rdata_0_addr = tensorFile_0_1_rdata_0_addr_pipe_0;
  assign tensorFile_0_1_rdata_0_data = tensorFile_0_1[tensorFile_0_1_rdata_0_addr]; // @[TensorLoad.scala 214:59:@2859.4]
  assign tensorFile_0_1__T_4978_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_0_1__T_4978_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_0_1__T_4978_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_0_1__T_4978_en = _T_4421 ? 1'h0 : _T_4950;
  assign tensorFile_1_0_rdata_1_addr = tensorFile_1_0_rdata_1_addr_pipe_0;
  assign tensorFile_1_0_rdata_1_data = tensorFile_1_0[tensorFile_1_0_rdata_1_addr]; // @[TensorLoad.scala 214:59:@2860.4]
  assign tensorFile_1_0__T_5065_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_1_0__T_5065_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_1_0__T_5065_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_1_0__T_5065_en = _T_4421 ? 1'h0 : _T_5037;
  assign tensorFile_1_1_rdata_1_addr = tensorFile_1_1_rdata_1_addr_pipe_0;
  assign tensorFile_1_1_rdata_1_data = tensorFile_1_1[tensorFile_1_1_rdata_1_addr]; // @[TensorLoad.scala 214:59:@2860.4]
  assign tensorFile_1_1__T_5065_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_1_1__T_5065_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_1_1__T_5065_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_1_1__T_5065_en = _T_4421 ? 1'h0 : _T_5037;
  assign tensorFile_2_0_rdata_2_addr = tensorFile_2_0_rdata_2_addr_pipe_0;
  assign tensorFile_2_0_rdata_2_data = tensorFile_2_0[tensorFile_2_0_rdata_2_addr]; // @[TensorLoad.scala 214:59:@2861.4]
  assign tensorFile_2_0__T_5152_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_2_0__T_5152_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_2_0__T_5152_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_2_0__T_5152_en = _T_4421 ? 1'h0 : _T_5124;
  assign tensorFile_2_1_rdata_2_addr = tensorFile_2_1_rdata_2_addr_pipe_0;
  assign tensorFile_2_1_rdata_2_data = tensorFile_2_1[tensorFile_2_1_rdata_2_addr]; // @[TensorLoad.scala 214:59:@2861.4]
  assign tensorFile_2_1__T_5152_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_2_1__T_5152_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_2_1__T_5152_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_2_1__T_5152_en = _T_4421 ? 1'h0 : _T_5124;
  assign tensorFile_3_0_rdata_3_addr = tensorFile_3_0_rdata_3_addr_pipe_0;
  assign tensorFile_3_0_rdata_3_data = tensorFile_3_0[tensorFile_3_0_rdata_3_addr]; // @[TensorLoad.scala 214:59:@2862.4]
  assign tensorFile_3_0__T_5239_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_3_0__T_5239_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_3_0__T_5239_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_3_0__T_5239_en = _T_4421 ? 1'h0 : _T_5211;
  assign tensorFile_3_1_rdata_3_addr = tensorFile_3_1_rdata_3_addr_pipe_0;
  assign tensorFile_3_1_rdata_3_data = tensorFile_3_1[tensorFile_3_1_rdata_3_addr]; // @[TensorLoad.scala 214:59:@2862.4]
  assign tensorFile_3_1__T_5239_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_3_1__T_5239_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_3_1__T_5239_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_3_1__T_5239_en = _T_4421 ? 1'h0 : _T_5211;
  assign tensorFile_4_0_rdata_4_addr = tensorFile_4_0_rdata_4_addr_pipe_0;
  assign tensorFile_4_0_rdata_4_data = tensorFile_4_0[tensorFile_4_0_rdata_4_addr]; // @[TensorLoad.scala 214:59:@2863.4]
  assign tensorFile_4_0__T_5326_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_4_0__T_5326_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_4_0__T_5326_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_4_0__T_5326_en = _T_4421 ? 1'h0 : _T_5298;
  assign tensorFile_4_1_rdata_4_addr = tensorFile_4_1_rdata_4_addr_pipe_0;
  assign tensorFile_4_1_rdata_4_data = tensorFile_4_1[tensorFile_4_1_rdata_4_addr]; // @[TensorLoad.scala 214:59:@2863.4]
  assign tensorFile_4_1__T_5326_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_4_1__T_5326_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_4_1__T_5326_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_4_1__T_5326_en = _T_4421 ? 1'h0 : _T_5298;
  assign tensorFile_5_0_rdata_5_addr = tensorFile_5_0_rdata_5_addr_pipe_0;
  assign tensorFile_5_0_rdata_5_data = tensorFile_5_0[tensorFile_5_0_rdata_5_addr]; // @[TensorLoad.scala 214:59:@2864.4]
  assign tensorFile_5_0__T_5413_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_5_0__T_5413_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_5_0__T_5413_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_5_0__T_5413_en = _T_4421 ? 1'h0 : _T_5385;
  assign tensorFile_5_1_rdata_5_addr = tensorFile_5_1_rdata_5_addr_pipe_0;
  assign tensorFile_5_1_rdata_5_data = tensorFile_5_1[tensorFile_5_1_rdata_5_addr]; // @[TensorLoad.scala 214:59:@2864.4]
  assign tensorFile_5_1__T_5413_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_5_1__T_5413_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_5_1__T_5413_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_5_1__T_5413_en = _T_4421 ? 1'h0 : _T_5385;
  assign tensorFile_6_0_rdata_6_addr = tensorFile_6_0_rdata_6_addr_pipe_0;
  assign tensorFile_6_0_rdata_6_data = tensorFile_6_0[tensorFile_6_0_rdata_6_addr]; // @[TensorLoad.scala 214:59:@2865.4]
  assign tensorFile_6_0__T_5500_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_6_0__T_5500_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_6_0__T_5500_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_6_0__T_5500_en = _T_4421 ? 1'h0 : _T_5472;
  assign tensorFile_6_1_rdata_6_addr = tensorFile_6_1_rdata_6_addr_pipe_0;
  assign tensorFile_6_1_rdata_6_data = tensorFile_6_1[tensorFile_6_1_rdata_6_addr]; // @[TensorLoad.scala 214:59:@2865.4]
  assign tensorFile_6_1__T_5500_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_6_1__T_5500_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_6_1__T_5500_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_6_1__T_5500_en = _T_4421 ? 1'h0 : _T_5472;
  assign tensorFile_7_0_rdata_7_addr = tensorFile_7_0_rdata_7_addr_pipe_0;
  assign tensorFile_7_0_rdata_7_data = tensorFile_7_0[tensorFile_7_0_rdata_7_addr]; // @[TensorLoad.scala 214:59:@2866.4]
  assign tensorFile_7_0__T_5587_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_7_0__T_5587_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_7_0__T_5587_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_7_0__T_5587_en = _T_4421 ? 1'h0 : _T_5559;
  assign tensorFile_7_1_rdata_7_addr = tensorFile_7_1_rdata_7_addr_pipe_0;
  assign tensorFile_7_1_rdata_7_data = tensorFile_7_1[tensorFile_7_1_rdata_7_addr]; // @[TensorLoad.scala 214:59:@2866.4]
  assign tensorFile_7_1__T_5587_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_7_1__T_5587_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_7_1__T_5587_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_7_1__T_5587_en = _T_4421 ? 1'h0 : _T_5559;
  assign tensorFile_8_0_rdata_8_addr = tensorFile_8_0_rdata_8_addr_pipe_0;
  assign tensorFile_8_0_rdata_8_data = tensorFile_8_0[tensorFile_8_0_rdata_8_addr]; // @[TensorLoad.scala 214:59:@2867.4]
  assign tensorFile_8_0__T_5674_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_8_0__T_5674_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_8_0__T_5674_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_8_0__T_5674_en = _T_4421 ? 1'h0 : _T_5646;
  assign tensorFile_8_1_rdata_8_addr = tensorFile_8_1_rdata_8_addr_pipe_0;
  assign tensorFile_8_1_rdata_8_data = tensorFile_8_1[tensorFile_8_1_rdata_8_addr]; // @[TensorLoad.scala 214:59:@2867.4]
  assign tensorFile_8_1__T_5674_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_8_1__T_5674_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_8_1__T_5674_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_8_1__T_5674_en = _T_4421 ? 1'h0 : _T_5646;
  assign tensorFile_9_0_rdata_9_addr = tensorFile_9_0_rdata_9_addr_pipe_0;
  assign tensorFile_9_0_rdata_9_data = tensorFile_9_0[tensorFile_9_0_rdata_9_addr]; // @[TensorLoad.scala 214:59:@2868.4]
  assign tensorFile_9_0__T_5761_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_9_0__T_5761_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_9_0__T_5761_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_9_0__T_5761_en = _T_4421 ? 1'h0 : _T_5733;
  assign tensorFile_9_1_rdata_9_addr = tensorFile_9_1_rdata_9_addr_pipe_0;
  assign tensorFile_9_1_rdata_9_data = tensorFile_9_1[tensorFile_9_1_rdata_9_addr]; // @[TensorLoad.scala 214:59:@2868.4]
  assign tensorFile_9_1__T_5761_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_9_1__T_5761_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_9_1__T_5761_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_9_1__T_5761_en = _T_4421 ? 1'h0 : _T_5733;
  assign tensorFile_10_0_rdata_10_addr = tensorFile_10_0_rdata_10_addr_pipe_0;
  assign tensorFile_10_0_rdata_10_data = tensorFile_10_0[tensorFile_10_0_rdata_10_addr]; // @[TensorLoad.scala 214:59:@2869.4]
  assign tensorFile_10_0__T_5848_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_10_0__T_5848_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_10_0__T_5848_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_10_0__T_5848_en = _T_4421 ? 1'h0 : _T_5820;
  assign tensorFile_10_1_rdata_10_addr = tensorFile_10_1_rdata_10_addr_pipe_0;
  assign tensorFile_10_1_rdata_10_data = tensorFile_10_1[tensorFile_10_1_rdata_10_addr]; // @[TensorLoad.scala 214:59:@2869.4]
  assign tensorFile_10_1__T_5848_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_10_1__T_5848_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_10_1__T_5848_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_10_1__T_5848_en = _T_4421 ? 1'h0 : _T_5820;
  assign tensorFile_11_0_rdata_11_addr = tensorFile_11_0_rdata_11_addr_pipe_0;
  assign tensorFile_11_0_rdata_11_data = tensorFile_11_0[tensorFile_11_0_rdata_11_addr]; // @[TensorLoad.scala 214:59:@2870.4]
  assign tensorFile_11_0__T_5935_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_11_0__T_5935_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_11_0__T_5935_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_11_0__T_5935_en = _T_4421 ? 1'h0 : _T_5907;
  assign tensorFile_11_1_rdata_11_addr = tensorFile_11_1_rdata_11_addr_pipe_0;
  assign tensorFile_11_1_rdata_11_data = tensorFile_11_1[tensorFile_11_1_rdata_11_addr]; // @[TensorLoad.scala 214:59:@2870.4]
  assign tensorFile_11_1__T_5935_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_11_1__T_5935_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_11_1__T_5935_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_11_1__T_5935_en = _T_4421 ? 1'h0 : _T_5907;
  assign tensorFile_12_0_rdata_12_addr = tensorFile_12_0_rdata_12_addr_pipe_0;
  assign tensorFile_12_0_rdata_12_data = tensorFile_12_0[tensorFile_12_0_rdata_12_addr]; // @[TensorLoad.scala 214:59:@2871.4]
  assign tensorFile_12_0__T_6022_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_12_0__T_6022_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_12_0__T_6022_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_12_0__T_6022_en = _T_4421 ? 1'h0 : _T_5994;
  assign tensorFile_12_1_rdata_12_addr = tensorFile_12_1_rdata_12_addr_pipe_0;
  assign tensorFile_12_1_rdata_12_data = tensorFile_12_1[tensorFile_12_1_rdata_12_addr]; // @[TensorLoad.scala 214:59:@2871.4]
  assign tensorFile_12_1__T_6022_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_12_1__T_6022_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_12_1__T_6022_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_12_1__T_6022_en = _T_4421 ? 1'h0 : _T_5994;
  assign tensorFile_13_0_rdata_13_addr = tensorFile_13_0_rdata_13_addr_pipe_0;
  assign tensorFile_13_0_rdata_13_data = tensorFile_13_0[tensorFile_13_0_rdata_13_addr]; // @[TensorLoad.scala 214:59:@2872.4]
  assign tensorFile_13_0__T_6109_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_13_0__T_6109_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_13_0__T_6109_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_13_0__T_6109_en = _T_4421 ? 1'h0 : _T_6081;
  assign tensorFile_13_1_rdata_13_addr = tensorFile_13_1_rdata_13_addr_pipe_0;
  assign tensorFile_13_1_rdata_13_data = tensorFile_13_1[tensorFile_13_1_rdata_13_addr]; // @[TensorLoad.scala 214:59:@2872.4]
  assign tensorFile_13_1__T_6109_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_13_1__T_6109_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_13_1__T_6109_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_13_1__T_6109_en = _T_4421 ? 1'h0 : _T_6081;
  assign tensorFile_14_0_rdata_14_addr = tensorFile_14_0_rdata_14_addr_pipe_0;
  assign tensorFile_14_0_rdata_14_data = tensorFile_14_0[tensorFile_14_0_rdata_14_addr]; // @[TensorLoad.scala 214:59:@2873.4]
  assign tensorFile_14_0__T_6196_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_14_0__T_6196_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_14_0__T_6196_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_14_0__T_6196_en = _T_4421 ? 1'h0 : _T_6168;
  assign tensorFile_14_1_rdata_14_addr = tensorFile_14_1_rdata_14_addr_pipe_0;
  assign tensorFile_14_1_rdata_14_data = tensorFile_14_1[tensorFile_14_1_rdata_14_addr]; // @[TensorLoad.scala 214:59:@2873.4]
  assign tensorFile_14_1__T_6196_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_14_1__T_6196_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_14_1__T_6196_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_14_1__T_6196_en = _T_4421 ? 1'h0 : _T_6168;
  assign tensorFile_15_0_rdata_15_addr = tensorFile_15_0_rdata_15_addr_pipe_0;
  assign tensorFile_15_0_rdata_15_data = tensorFile_15_0[tensorFile_15_0_rdata_15_addr]; // @[TensorLoad.scala 214:59:@2874.4]
  assign tensorFile_15_0__T_6283_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_15_0__T_6283_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_15_0__T_6283_mask = _T_4421 ? 1'h1 : wmask_0_0;
  assign tensorFile_15_0__T_6283_en = _T_4421 ? 1'h0 : _T_4527;
  assign tensorFile_15_1_rdata_15_addr = tensorFile_15_1_rdata_15_addr_pipe_0;
  assign tensorFile_15_1_rdata_15_data = tensorFile_15_1[tensorFile_15_1_rdata_15_addr]; // @[TensorLoad.scala 214:59:@2874.4]
  assign tensorFile_15_1__T_6283_data = _T_4421 ? 64'h0 : wdata_0_0;
  assign tensorFile_15_1__T_6283_addr = _T_4421 ? 10'h0 : waddr_cur;
  assign tensorFile_15_1__T_6283_mask = _T_4421 ? 1'h1 : _T_4494;
  assign tensorFile_15_1__T_6283_en = _T_4421 ? 1'h0 : _T_4527;
  assign dec_sram_offset = io_inst[24:9]; // @[TensorLoad.scala 50:29:@2558.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorLoad.scala 50:29:@2566.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorLoad.scala 50:29:@2570.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorLoad.scala 50:29:@2572.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorLoad.scala 50:29:@2574.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorLoad.scala 50:29:@2576.4]
  assign _T_4394 = 3'h0 == state; // @[Conditional.scala 37:30:@2597.4]
  assign _T_4396 = dec_ypad_0 != 4'h0; // @[TensorLoad.scala 68:26:@2600.8]
  assign _T_4398 = dec_xpad_0 != 4'h0; // @[TensorLoad.scala 70:33:@2605.10]
  assign _GEN_0 = _T_4398 ? 3'h2 : 3'h3; // @[TensorLoad.scala 70:42:@2606.10]
  assign _GEN_1 = _T_4396 ? 3'h1 : _GEN_0; // @[TensorLoad.scala 68:35:@2601.8]
  assign _GEN_2 = io_start ? _GEN_1 : state; // @[TensorLoad.scala 67:23:@2599.6]
  assign _T_4399 = 3'h1 == state; // @[Conditional.scala 37:30:@2615.6]
  assign _GEN_4 = yPadCtrl0_io_done ? _GEN_0 : state; // @[TensorLoad.scala 78:32:@2617.8]
  assign _T_4402 = 3'h2 == state; // @[Conditional.scala 37:30:@2628.8]
  assign _GEN_5 = xPadCtrl0_io_done ? 3'h3 : state; // @[TensorLoad.scala 87:32:@2630.10]
  assign _T_4403 = 3'h3 == state; // @[Conditional.scala 37:30:@2635.10]
  assign _GEN_6 = io_vme_rd_cmd_ready ? 3'h4 : state; // @[TensorLoad.scala 92:34:@2637.12]
  assign _T_4404 = 3'h4 == state; // @[Conditional.scala 37:30:@2642.12]
  assign _T_4406 = dec_xpad_1 != 4'h0; // @[TensorLoad.scala 99:28:@2646.18]
  assign _T_4408 = dec_ypad_1 != 4'h0; // @[TensorLoad.scala 101:35:@2651.20]
  assign _GEN_7 = _T_4408 ? 3'h6 : 3'h0; // @[TensorLoad.scala 101:44:@2652.20]
  assign _GEN_8 = _T_4406 ? 3'h5 : _GEN_7; // @[TensorLoad.scala 99:37:@2647.18]
  assign _T_4409 = dataCtrl_io_stride | dataCtrl_io_split; // @[TensorLoad.scala 106:41:@2660.18]
  assign _GEN_10 = _T_4406 ? 3'h5 : _GEN_0; // @[TensorLoad.scala 107:37:@2663.20]
  assign _GEN_11 = _T_4409 ? _GEN_10 : state; // @[TensorLoad.scala 106:63:@2661.18]
  assign _GEN_12 = dataCtrl_io_done ? _GEN_8 : _GEN_11; // @[TensorLoad.scala 98:33:@2645.16]
  assign _GEN_13 = io_vme_rd_data_valid ? _GEN_12 : state; // @[TensorLoad.scala 97:35:@2644.14]
  assign _T_4414 = 3'h5 == state; // @[Conditional.scala 37:30:@2678.14]
  assign _GEN_16 = dataCtrlDone ? _GEN_7 : _GEN_0; // @[TensorLoad.scala 119:29:@2681.18]
  assign _GEN_17 = xPadCtrl1_io_done ? _GEN_16 : state; // @[TensorLoad.scala 118:32:@2680.16]
  assign _T_4419 = 3'h6 == state; // @[Conditional.scala 37:30:@2702.16]
  assign _T_4420 = yPadCtrl1_io_done & dataCtrlDone; // @[TensorLoad.scala 135:31:@2704.18]
  assign _GEN_18 = _T_4420 ? 3'h0 : state; // @[TensorLoad.scala 135:48:@2705.18]
  assign _GEN_19 = _T_4419 ? _GEN_18 : state; // @[Conditional.scala 39:67:@2703.16]
  assign _GEN_20 = _T_4414 ? _GEN_17 : _GEN_19; // @[Conditional.scala 39:67:@2679.14]
  assign _GEN_21 = _T_4404 ? _GEN_13 : _GEN_20; // @[Conditional.scala 39:67:@2643.12]
  assign _GEN_22 = _T_4403 ? _GEN_6 : _GEN_21; // @[Conditional.scala 39:67:@2636.10]
  assign _GEN_23 = _T_4402 ? _GEN_5 : _GEN_22; // @[Conditional.scala 39:67:@2629.8]
  assign _GEN_24 = _T_4399 ? _GEN_4 : _GEN_23; // @[Conditional.scala 39:67:@2616.6]
  assign _GEN_25 = _T_4394 ? _GEN_2 : _GEN_24; // @[Conditional.scala 40:58:@2598.4]
  assign _T_4421 = state == 3'h0; // @[TensorLoad.scala 142:30:@2709.4]
  assign _T_4422 = _T_4421 & io_start; // @[TensorLoad.scala 142:40:@2710.4]
  assign _T_4424 = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[Decoupled.scala 37:37:@2716.4]
  assign _T_4429 = _T_4424 & dataCtrl_io_done; // @[TensorLoad.scala 151:38:@2726.6]
  assign _GEN_26 = _T_4429 ? 1'h1 : dataCtrlDone; // @[TensorLoad.scala 151:59:@2727.6]
  assign _GEN_27 = _T_4421 ? 1'h0 : _GEN_26; // @[TensorLoad.scala 149:26:@2721.4]
  assign _T_4434 = _T_4396 & _T_4421; // @[TensorLoad.scala 156:44:@2732.4]
  assign _T_4441 = dec_xpad_1 == 4'h0; // @[TensorLoad.scala 159:83:@2738.4]
  assign _T_4442 = _T_4429 & _T_4441; // @[TensorLoad.scala 159:70:@2739.4]
  assign _T_4443 = state == 3'h5; // @[TensorLoad.scala 160:35:@2740.4]
  assign _T_4444 = _T_4443 & xPadCtrl1_io_done; // @[TensorLoad.scala 160:46:@2741.4]
  assign _T_4445 = _T_4444 & dataCtrlDone; // @[TensorLoad.scala 160:66:@2742.4]
  assign _T_4446 = _T_4442 | _T_4445; // @[TensorLoad.scala 159:92:@2743.4]
  assign _T_4452 = state == 3'h1; // @[TensorLoad.scala 164:34:@2749.4]
  assign _T_4453 = _T_4452 & yPadCtrl0_io_done; // @[TensorLoad.scala 164:45:@2750.4]
  assign _T_4454 = _T_4422 | _T_4453; // @[TensorLoad.scala 163:57:@2751.4]
  assign _T_4456 = ~ dataCtrlDone; // @[TensorLoad.scala 165:52:@2753.4]
  assign _T_4457 = _T_4424 & _T_4456; // @[TensorLoad.scala 165:50:@2754.4]
  assign _T_4459 = _T_4457 & _T_4409; // @[TensorLoad.scala 165:66:@2756.4]
  assign _T_4462 = _T_4459 & _T_4441; // @[TensorLoad.scala 165:109:@2758.4]
  assign _T_4463 = _T_4454 | _T_4462; // @[TensorLoad.scala 164:66:@2759.4]
  assign _T_4467 = _T_4444 & _T_4456; // @[TensorLoad.scala 166:65:@2763.4]
  assign _T_4468 = _T_4463 | _T_4467; // @[TensorLoad.scala 165:131:@2764.4]
  assign _T_4473 = _T_4406 & _T_4424; // @[TensorLoad.scala 168:44:@2769.4]
  assign _T_4474 = ~ dataCtrl_io_done; // @[TensorLoad.scala 170:28:@2770.4]
  assign _T_4476 = _T_4474 & _T_4409; // @[TensorLoad.scala 170:46:@2772.4]
  assign _T_4479 = _T_4476 & _T_4406; // @[TensorLoad.scala 170:89:@2774.4]
  assign _T_4480 = dataCtrl_io_done | _T_4479; // @[TensorLoad.scala 169:47:@2775.4]
  assign _T_4482 = state == 3'h3; // @[TensorLoad.scala 178:32:@2782.4]
  assign _T_4485 = state == 3'h2; // @[TensorLoad.scala 186:25:@2789.4]
  assign _T_4486 = _T_4452 | _T_4485; // @[TensorLoad.scala 185:36:@2790.4]
  assign _T_4488 = _T_4486 | _T_4443; // @[TensorLoad.scala 186:36:@2792.4]
  assign _T_4489 = state == 3'h6; // @[TensorLoad.scala 188:25:@2793.4]
  assign isZeroPad = _T_4488 | _T_4489; // @[TensorLoad.scala 187:36:@2794.4]
  assign _T_4492 = _T_4421 | _T_4482; // @[TensorLoad.scala 190:25:@2797.4]
  assign _T_4494 = tag == 8'h1; // @[TensorLoad.scala 190:54:@2798.4]
  assign _T_4495 = _T_4492 | _T_4494; // @[TensorLoad.scala 190:47:@2799.4]
  assign _T_4498 = _T_4424 | isZeroPad; // @[TensorLoad.scala 192:38:@2805.6]
  assign _T_4500 = tag + 8'h1; // @[TensorLoad.scala 193:16:@2807.8]
  assign _T_4501 = tag + 8'h1; // @[TensorLoad.scala 193:16:@2808.8]
  assign _GEN_28 = _T_4498 ? _T_4501 : tag; // @[TensorLoad.scala 192:52:@2806.6]
  assign _T_4506 = set == 8'hf; // @[TensorLoad.scala 196:55:@2814.4]
  assign _T_4509 = _T_4506 & _T_4494; // @[TensorLoad.scala 196:83:@2816.4]
  assign _T_4510 = _T_4492 | _T_4509; // @[TensorLoad.scala 196:47:@2817.4]
  assign _T_4516 = _T_4498 & _T_4494; // @[TensorLoad.scala 198:53:@2825.6]
  assign _T_4518 = set + 8'h1; // @[TensorLoad.scala 199:16:@2827.8]
  assign _T_4519 = set + 8'h1; // @[TensorLoad.scala 199:16:@2828.8]
  assign _GEN_30 = _T_4516 ? _T_4519 : set; // @[TensorLoad.scala 198:88:@2826.6]
  assign _T_4527 = _T_4498 & _T_4506; // @[TensorLoad.scala 207:53:@2842.6]
  assign _T_4530 = _T_4527 & _T_4494; // @[TensorLoad.scala 207:88:@2844.6]
  assign _T_4532 = waddr_cur + 10'h1; // @[TensorLoad.scala 208:28:@2846.8]
  assign _T_4533 = waddr_cur + 10'h1; // @[TensorLoad.scala 208:28:@2847.8]
  assign _GEN_425 = {{6'd0}, waddr_nxt}; // @[TensorLoad.scala 210:28:@2852.10]
  assign _T_4534 = _GEN_425 + dec_xsize; // @[TensorLoad.scala 210:28:@2852.10]
  assign _T_4535 = _GEN_425 + dec_xsize; // @[TensorLoad.scala 210:28:@2853.10]
  assign _GEN_32 = dataCtrl_io_stride ? _T_4535 : {{6'd0}, waddr_cur}; // @[TensorLoad.scala 209:36:@2851.8]
  assign _GEN_33 = dataCtrl_io_stride ? _T_4535 : {{6'd0}, waddr_nxt}; // @[TensorLoad.scala 209:36:@2851.8]
  assign _GEN_34 = _T_4530 ? {{6'd0}, _T_4533} : _GEN_32; // @[TensorLoad.scala 207:123:@2845.6]
  assign _GEN_35 = _T_4530 ? {{6'd0}, waddr_nxt} : _GEN_33; // @[TensorLoad.scala 207:123:@2845.6]
  assign _GEN_36 = _T_4421 ? dec_sram_offset : _GEN_34; // @[TensorLoad.scala 204:26:@2834.4]
  assign _GEN_37 = _T_4421 ? dec_sram_offset : _GEN_35; // @[TensorLoad.scala 204:26:@2834.4]
  assign wmask_0_0 = tag == 8'h0; // @[TensorLoad.scala 222:26:@2910.4]
  assign wdata_0_0 = isZeroPad ? 64'h0 : io_vme_rd_data_bits; // @[TensorLoad.scala 223:25:@2912.4]
  assign _T_4949 = set == 8'h0; // @[TensorLoad.scala 226:101:@2943.4]
  assign _T_4950 = _T_4498 & _T_4949; // @[TensorLoad.scala 226:95:@2944.4]
  assign _T_5036 = set == 8'h1; // @[TensorLoad.scala 226:101:@2994.4]
  assign _T_5037 = _T_4498 & _T_5036; // @[TensorLoad.scala 226:95:@2995.4]
  assign _T_5123 = set == 8'h2; // @[TensorLoad.scala 226:101:@3045.4]
  assign _T_5124 = _T_4498 & _T_5123; // @[TensorLoad.scala 226:95:@3046.4]
  assign _T_5210 = set == 8'h3; // @[TensorLoad.scala 226:101:@3096.4]
  assign _T_5211 = _T_4498 & _T_5210; // @[TensorLoad.scala 226:95:@3097.4]
  assign _T_5297 = set == 8'h4; // @[TensorLoad.scala 226:101:@3147.4]
  assign _T_5298 = _T_4498 & _T_5297; // @[TensorLoad.scala 226:95:@3148.4]
  assign _T_5384 = set == 8'h5; // @[TensorLoad.scala 226:101:@3198.4]
  assign _T_5385 = _T_4498 & _T_5384; // @[TensorLoad.scala 226:95:@3199.4]
  assign _T_5471 = set == 8'h6; // @[TensorLoad.scala 226:101:@3249.4]
  assign _T_5472 = _T_4498 & _T_5471; // @[TensorLoad.scala 226:95:@3250.4]
  assign _T_5558 = set == 8'h7; // @[TensorLoad.scala 226:101:@3300.4]
  assign _T_5559 = _T_4498 & _T_5558; // @[TensorLoad.scala 226:95:@3301.4]
  assign _T_5645 = set == 8'h8; // @[TensorLoad.scala 226:101:@3351.4]
  assign _T_5646 = _T_4498 & _T_5645; // @[TensorLoad.scala 226:95:@3352.4]
  assign _T_5732 = set == 8'h9; // @[TensorLoad.scala 226:101:@3402.4]
  assign _T_5733 = _T_4498 & _T_5732; // @[TensorLoad.scala 226:95:@3403.4]
  assign _T_5819 = set == 8'ha; // @[TensorLoad.scala 226:101:@3453.4]
  assign _T_5820 = _T_4498 & _T_5819; // @[TensorLoad.scala 226:95:@3454.4]
  assign _T_5906 = set == 8'hb; // @[TensorLoad.scala 226:101:@3504.4]
  assign _T_5907 = _T_4498 & _T_5906; // @[TensorLoad.scala 226:95:@3505.4]
  assign _T_5993 = set == 8'hc; // @[TensorLoad.scala 226:101:@3555.4]
  assign _T_5994 = _T_4498 & _T_5993; // @[TensorLoad.scala 226:95:@3556.4]
  assign _T_6080 = set == 8'hd; // @[TensorLoad.scala 226:101:@3606.4]
  assign _T_6081 = _T_4498 & _T_6080; // @[TensorLoad.scala 226:95:@3607.4]
  assign _T_6167 = set == 8'he; // @[TensorLoad.scala 226:101:@3657.4]
  assign _T_6168 = _T_4498 & _T_6167; // @[TensorLoad.scala 226:95:@3658.4]
  assign _GEN_215 = io_tensor_rd_idx_valid; // @[TensorLoad.scala 239:36:@3731.4]
  assign _T_6484 = {tensorFile_0_1_rdata_0_data,tensorFile_0_0_rdata_0_data}; // @[TensorLoad.scala 241:36:@3857.4]
  assign _T_6626 = {tensorFile_1_1_rdata_1_data,tensorFile_1_0_rdata_1_data}; // @[TensorLoad.scala 241:36:@3909.4]
  assign _T_6768 = {tensorFile_2_1_rdata_2_data,tensorFile_2_0_rdata_2_data}; // @[TensorLoad.scala 241:36:@3961.4]
  assign _T_6910 = {tensorFile_3_1_rdata_3_data,tensorFile_3_0_rdata_3_data}; // @[TensorLoad.scala 241:36:@4013.4]
  assign _T_7052 = {tensorFile_4_1_rdata_4_data,tensorFile_4_0_rdata_4_data}; // @[TensorLoad.scala 241:36:@4065.4]
  assign _T_7194 = {tensorFile_5_1_rdata_5_data,tensorFile_5_0_rdata_5_data}; // @[TensorLoad.scala 241:36:@4117.4]
  assign _T_7336 = {tensorFile_6_1_rdata_6_data,tensorFile_6_0_rdata_6_data}; // @[TensorLoad.scala 241:36:@4169.4]
  assign _T_7478 = {tensorFile_7_1_rdata_7_data,tensorFile_7_0_rdata_7_data}; // @[TensorLoad.scala 241:36:@4221.4]
  assign _T_7620 = {tensorFile_8_1_rdata_8_data,tensorFile_8_0_rdata_8_data}; // @[TensorLoad.scala 241:36:@4273.4]
  assign _T_7762 = {tensorFile_9_1_rdata_9_data,tensorFile_9_0_rdata_9_data}; // @[TensorLoad.scala 241:36:@4325.4]
  assign _T_7904 = {tensorFile_10_1_rdata_10_data,tensorFile_10_0_rdata_10_data}; // @[TensorLoad.scala 241:36:@4377.4]
  assign _T_8046 = {tensorFile_11_1_rdata_11_data,tensorFile_11_0_rdata_11_data}; // @[TensorLoad.scala 241:36:@4429.4]
  assign _T_8188 = {tensorFile_12_1_rdata_12_data,tensorFile_12_0_rdata_12_data}; // @[TensorLoad.scala 241:36:@4481.4]
  assign _T_8330 = {tensorFile_13_1_rdata_13_data,tensorFile_13_0_rdata_13_data}; // @[TensorLoad.scala 241:36:@4533.4]
  assign _T_8472 = {tensorFile_14_1_rdata_14_data,tensorFile_14_0_rdata_14_data}; // @[TensorLoad.scala 241:36:@4585.4]
  assign _T_8614 = {tensorFile_15_1_rdata_15_data,tensorFile_15_0_rdata_15_data}; // @[TensorLoad.scala 241:36:@4637.4]
  assign _T_8762 = dec_ypad_1 == 4'h0; // @[TensorLoad.scala 245:96:@4693.4]
  assign done_no_pad = _T_4442 & _T_8762; // @[TensorLoad.scala 245:83:@4694.4]
  assign done_x_pad = _T_4445 & _T_8762; // @[TensorLoad.scala 246:72:@4699.4]
  assign _T_8769 = _T_4489 & dataCtrlDone; // @[TensorLoad.scala 247:37:@4701.4]
  assign done_y_pad = _T_8769 & yPadCtrl1_io_done; // @[TensorLoad.scala 247:52:@4702.4]
  assign _T_8770 = done_no_pad | done_x_pad; // @[TensorLoad.scala 248:26:@4703.4]
  assign io_done = _T_8770 | done_y_pad; // @[TensorLoad.scala 248:11:@4705.4]
  assign io_vme_rd_cmd_valid = state == 3'h3; // @[TensorLoad.scala 178:23:@2783.4]
  assign io_vme_rd_cmd_bits_addr = dataCtrl_io_addr; // @[TensorLoad.scala 179:27:@2784.4]
  assign io_vme_rd_cmd_bits_len = dataCtrl_io_len; // @[TensorLoad.scala 180:26:@2785.4]
  assign io_vme_rd_data_ready = state == 3'h4; // @[TensorLoad.scala 182:24:@2787.4]
  assign io_tensor_rd_data_valid = rvalid; // @[TensorLoad.scala 237:27:@3728.4]
  assign io_tensor_rd_data_bits_0_0 = _T_6484[7:0]; // @[TensorLoad.scala 241:31:@3893.4]
  assign io_tensor_rd_data_bits_0_1 = _T_6484[15:8]; // @[TensorLoad.scala 241:31:@3894.4]
  assign io_tensor_rd_data_bits_0_2 = _T_6484[23:16]; // @[TensorLoad.scala 241:31:@3895.4]
  assign io_tensor_rd_data_bits_0_3 = _T_6484[31:24]; // @[TensorLoad.scala 241:31:@3896.4]
  assign io_tensor_rd_data_bits_0_4 = _T_6484[39:32]; // @[TensorLoad.scala 241:31:@3897.4]
  assign io_tensor_rd_data_bits_0_5 = _T_6484[47:40]; // @[TensorLoad.scala 241:31:@3898.4]
  assign io_tensor_rd_data_bits_0_6 = _T_6484[55:48]; // @[TensorLoad.scala 241:31:@3899.4]
  assign io_tensor_rd_data_bits_0_7 = _T_6484[63:56]; // @[TensorLoad.scala 241:31:@3900.4]
  assign io_tensor_rd_data_bits_0_8 = _T_6484[71:64]; // @[TensorLoad.scala 241:31:@3901.4]
  assign io_tensor_rd_data_bits_0_9 = _T_6484[79:72]; // @[TensorLoad.scala 241:31:@3902.4]
  assign io_tensor_rd_data_bits_0_10 = _T_6484[87:80]; // @[TensorLoad.scala 241:31:@3903.4]
  assign io_tensor_rd_data_bits_0_11 = _T_6484[95:88]; // @[TensorLoad.scala 241:31:@3904.4]
  assign io_tensor_rd_data_bits_0_12 = _T_6484[103:96]; // @[TensorLoad.scala 241:31:@3905.4]
  assign io_tensor_rd_data_bits_0_13 = _T_6484[111:104]; // @[TensorLoad.scala 241:31:@3906.4]
  assign io_tensor_rd_data_bits_0_14 = _T_6484[119:112]; // @[TensorLoad.scala 241:31:@3907.4]
  assign io_tensor_rd_data_bits_0_15 = _T_6484[127:120]; // @[TensorLoad.scala 241:31:@3908.4]
  assign io_tensor_rd_data_bits_1_0 = _T_6626[7:0]; // @[TensorLoad.scala 241:31:@3945.4]
  assign io_tensor_rd_data_bits_1_1 = _T_6626[15:8]; // @[TensorLoad.scala 241:31:@3946.4]
  assign io_tensor_rd_data_bits_1_2 = _T_6626[23:16]; // @[TensorLoad.scala 241:31:@3947.4]
  assign io_tensor_rd_data_bits_1_3 = _T_6626[31:24]; // @[TensorLoad.scala 241:31:@3948.4]
  assign io_tensor_rd_data_bits_1_4 = _T_6626[39:32]; // @[TensorLoad.scala 241:31:@3949.4]
  assign io_tensor_rd_data_bits_1_5 = _T_6626[47:40]; // @[TensorLoad.scala 241:31:@3950.4]
  assign io_tensor_rd_data_bits_1_6 = _T_6626[55:48]; // @[TensorLoad.scala 241:31:@3951.4]
  assign io_tensor_rd_data_bits_1_7 = _T_6626[63:56]; // @[TensorLoad.scala 241:31:@3952.4]
  assign io_tensor_rd_data_bits_1_8 = _T_6626[71:64]; // @[TensorLoad.scala 241:31:@3953.4]
  assign io_tensor_rd_data_bits_1_9 = _T_6626[79:72]; // @[TensorLoad.scala 241:31:@3954.4]
  assign io_tensor_rd_data_bits_1_10 = _T_6626[87:80]; // @[TensorLoad.scala 241:31:@3955.4]
  assign io_tensor_rd_data_bits_1_11 = _T_6626[95:88]; // @[TensorLoad.scala 241:31:@3956.4]
  assign io_tensor_rd_data_bits_1_12 = _T_6626[103:96]; // @[TensorLoad.scala 241:31:@3957.4]
  assign io_tensor_rd_data_bits_1_13 = _T_6626[111:104]; // @[TensorLoad.scala 241:31:@3958.4]
  assign io_tensor_rd_data_bits_1_14 = _T_6626[119:112]; // @[TensorLoad.scala 241:31:@3959.4]
  assign io_tensor_rd_data_bits_1_15 = _T_6626[127:120]; // @[TensorLoad.scala 241:31:@3960.4]
  assign io_tensor_rd_data_bits_2_0 = _T_6768[7:0]; // @[TensorLoad.scala 241:31:@3997.4]
  assign io_tensor_rd_data_bits_2_1 = _T_6768[15:8]; // @[TensorLoad.scala 241:31:@3998.4]
  assign io_tensor_rd_data_bits_2_2 = _T_6768[23:16]; // @[TensorLoad.scala 241:31:@3999.4]
  assign io_tensor_rd_data_bits_2_3 = _T_6768[31:24]; // @[TensorLoad.scala 241:31:@4000.4]
  assign io_tensor_rd_data_bits_2_4 = _T_6768[39:32]; // @[TensorLoad.scala 241:31:@4001.4]
  assign io_tensor_rd_data_bits_2_5 = _T_6768[47:40]; // @[TensorLoad.scala 241:31:@4002.4]
  assign io_tensor_rd_data_bits_2_6 = _T_6768[55:48]; // @[TensorLoad.scala 241:31:@4003.4]
  assign io_tensor_rd_data_bits_2_7 = _T_6768[63:56]; // @[TensorLoad.scala 241:31:@4004.4]
  assign io_tensor_rd_data_bits_2_8 = _T_6768[71:64]; // @[TensorLoad.scala 241:31:@4005.4]
  assign io_tensor_rd_data_bits_2_9 = _T_6768[79:72]; // @[TensorLoad.scala 241:31:@4006.4]
  assign io_tensor_rd_data_bits_2_10 = _T_6768[87:80]; // @[TensorLoad.scala 241:31:@4007.4]
  assign io_tensor_rd_data_bits_2_11 = _T_6768[95:88]; // @[TensorLoad.scala 241:31:@4008.4]
  assign io_tensor_rd_data_bits_2_12 = _T_6768[103:96]; // @[TensorLoad.scala 241:31:@4009.4]
  assign io_tensor_rd_data_bits_2_13 = _T_6768[111:104]; // @[TensorLoad.scala 241:31:@4010.4]
  assign io_tensor_rd_data_bits_2_14 = _T_6768[119:112]; // @[TensorLoad.scala 241:31:@4011.4]
  assign io_tensor_rd_data_bits_2_15 = _T_6768[127:120]; // @[TensorLoad.scala 241:31:@4012.4]
  assign io_tensor_rd_data_bits_3_0 = _T_6910[7:0]; // @[TensorLoad.scala 241:31:@4049.4]
  assign io_tensor_rd_data_bits_3_1 = _T_6910[15:8]; // @[TensorLoad.scala 241:31:@4050.4]
  assign io_tensor_rd_data_bits_3_2 = _T_6910[23:16]; // @[TensorLoad.scala 241:31:@4051.4]
  assign io_tensor_rd_data_bits_3_3 = _T_6910[31:24]; // @[TensorLoad.scala 241:31:@4052.4]
  assign io_tensor_rd_data_bits_3_4 = _T_6910[39:32]; // @[TensorLoad.scala 241:31:@4053.4]
  assign io_tensor_rd_data_bits_3_5 = _T_6910[47:40]; // @[TensorLoad.scala 241:31:@4054.4]
  assign io_tensor_rd_data_bits_3_6 = _T_6910[55:48]; // @[TensorLoad.scala 241:31:@4055.4]
  assign io_tensor_rd_data_bits_3_7 = _T_6910[63:56]; // @[TensorLoad.scala 241:31:@4056.4]
  assign io_tensor_rd_data_bits_3_8 = _T_6910[71:64]; // @[TensorLoad.scala 241:31:@4057.4]
  assign io_tensor_rd_data_bits_3_9 = _T_6910[79:72]; // @[TensorLoad.scala 241:31:@4058.4]
  assign io_tensor_rd_data_bits_3_10 = _T_6910[87:80]; // @[TensorLoad.scala 241:31:@4059.4]
  assign io_tensor_rd_data_bits_3_11 = _T_6910[95:88]; // @[TensorLoad.scala 241:31:@4060.4]
  assign io_tensor_rd_data_bits_3_12 = _T_6910[103:96]; // @[TensorLoad.scala 241:31:@4061.4]
  assign io_tensor_rd_data_bits_3_13 = _T_6910[111:104]; // @[TensorLoad.scala 241:31:@4062.4]
  assign io_tensor_rd_data_bits_3_14 = _T_6910[119:112]; // @[TensorLoad.scala 241:31:@4063.4]
  assign io_tensor_rd_data_bits_3_15 = _T_6910[127:120]; // @[TensorLoad.scala 241:31:@4064.4]
  assign io_tensor_rd_data_bits_4_0 = _T_7052[7:0]; // @[TensorLoad.scala 241:31:@4101.4]
  assign io_tensor_rd_data_bits_4_1 = _T_7052[15:8]; // @[TensorLoad.scala 241:31:@4102.4]
  assign io_tensor_rd_data_bits_4_2 = _T_7052[23:16]; // @[TensorLoad.scala 241:31:@4103.4]
  assign io_tensor_rd_data_bits_4_3 = _T_7052[31:24]; // @[TensorLoad.scala 241:31:@4104.4]
  assign io_tensor_rd_data_bits_4_4 = _T_7052[39:32]; // @[TensorLoad.scala 241:31:@4105.4]
  assign io_tensor_rd_data_bits_4_5 = _T_7052[47:40]; // @[TensorLoad.scala 241:31:@4106.4]
  assign io_tensor_rd_data_bits_4_6 = _T_7052[55:48]; // @[TensorLoad.scala 241:31:@4107.4]
  assign io_tensor_rd_data_bits_4_7 = _T_7052[63:56]; // @[TensorLoad.scala 241:31:@4108.4]
  assign io_tensor_rd_data_bits_4_8 = _T_7052[71:64]; // @[TensorLoad.scala 241:31:@4109.4]
  assign io_tensor_rd_data_bits_4_9 = _T_7052[79:72]; // @[TensorLoad.scala 241:31:@4110.4]
  assign io_tensor_rd_data_bits_4_10 = _T_7052[87:80]; // @[TensorLoad.scala 241:31:@4111.4]
  assign io_tensor_rd_data_bits_4_11 = _T_7052[95:88]; // @[TensorLoad.scala 241:31:@4112.4]
  assign io_tensor_rd_data_bits_4_12 = _T_7052[103:96]; // @[TensorLoad.scala 241:31:@4113.4]
  assign io_tensor_rd_data_bits_4_13 = _T_7052[111:104]; // @[TensorLoad.scala 241:31:@4114.4]
  assign io_tensor_rd_data_bits_4_14 = _T_7052[119:112]; // @[TensorLoad.scala 241:31:@4115.4]
  assign io_tensor_rd_data_bits_4_15 = _T_7052[127:120]; // @[TensorLoad.scala 241:31:@4116.4]
  assign io_tensor_rd_data_bits_5_0 = _T_7194[7:0]; // @[TensorLoad.scala 241:31:@4153.4]
  assign io_tensor_rd_data_bits_5_1 = _T_7194[15:8]; // @[TensorLoad.scala 241:31:@4154.4]
  assign io_tensor_rd_data_bits_5_2 = _T_7194[23:16]; // @[TensorLoad.scala 241:31:@4155.4]
  assign io_tensor_rd_data_bits_5_3 = _T_7194[31:24]; // @[TensorLoad.scala 241:31:@4156.4]
  assign io_tensor_rd_data_bits_5_4 = _T_7194[39:32]; // @[TensorLoad.scala 241:31:@4157.4]
  assign io_tensor_rd_data_bits_5_5 = _T_7194[47:40]; // @[TensorLoad.scala 241:31:@4158.4]
  assign io_tensor_rd_data_bits_5_6 = _T_7194[55:48]; // @[TensorLoad.scala 241:31:@4159.4]
  assign io_tensor_rd_data_bits_5_7 = _T_7194[63:56]; // @[TensorLoad.scala 241:31:@4160.4]
  assign io_tensor_rd_data_bits_5_8 = _T_7194[71:64]; // @[TensorLoad.scala 241:31:@4161.4]
  assign io_tensor_rd_data_bits_5_9 = _T_7194[79:72]; // @[TensorLoad.scala 241:31:@4162.4]
  assign io_tensor_rd_data_bits_5_10 = _T_7194[87:80]; // @[TensorLoad.scala 241:31:@4163.4]
  assign io_tensor_rd_data_bits_5_11 = _T_7194[95:88]; // @[TensorLoad.scala 241:31:@4164.4]
  assign io_tensor_rd_data_bits_5_12 = _T_7194[103:96]; // @[TensorLoad.scala 241:31:@4165.4]
  assign io_tensor_rd_data_bits_5_13 = _T_7194[111:104]; // @[TensorLoad.scala 241:31:@4166.4]
  assign io_tensor_rd_data_bits_5_14 = _T_7194[119:112]; // @[TensorLoad.scala 241:31:@4167.4]
  assign io_tensor_rd_data_bits_5_15 = _T_7194[127:120]; // @[TensorLoad.scala 241:31:@4168.4]
  assign io_tensor_rd_data_bits_6_0 = _T_7336[7:0]; // @[TensorLoad.scala 241:31:@4205.4]
  assign io_tensor_rd_data_bits_6_1 = _T_7336[15:8]; // @[TensorLoad.scala 241:31:@4206.4]
  assign io_tensor_rd_data_bits_6_2 = _T_7336[23:16]; // @[TensorLoad.scala 241:31:@4207.4]
  assign io_tensor_rd_data_bits_6_3 = _T_7336[31:24]; // @[TensorLoad.scala 241:31:@4208.4]
  assign io_tensor_rd_data_bits_6_4 = _T_7336[39:32]; // @[TensorLoad.scala 241:31:@4209.4]
  assign io_tensor_rd_data_bits_6_5 = _T_7336[47:40]; // @[TensorLoad.scala 241:31:@4210.4]
  assign io_tensor_rd_data_bits_6_6 = _T_7336[55:48]; // @[TensorLoad.scala 241:31:@4211.4]
  assign io_tensor_rd_data_bits_6_7 = _T_7336[63:56]; // @[TensorLoad.scala 241:31:@4212.4]
  assign io_tensor_rd_data_bits_6_8 = _T_7336[71:64]; // @[TensorLoad.scala 241:31:@4213.4]
  assign io_tensor_rd_data_bits_6_9 = _T_7336[79:72]; // @[TensorLoad.scala 241:31:@4214.4]
  assign io_tensor_rd_data_bits_6_10 = _T_7336[87:80]; // @[TensorLoad.scala 241:31:@4215.4]
  assign io_tensor_rd_data_bits_6_11 = _T_7336[95:88]; // @[TensorLoad.scala 241:31:@4216.4]
  assign io_tensor_rd_data_bits_6_12 = _T_7336[103:96]; // @[TensorLoad.scala 241:31:@4217.4]
  assign io_tensor_rd_data_bits_6_13 = _T_7336[111:104]; // @[TensorLoad.scala 241:31:@4218.4]
  assign io_tensor_rd_data_bits_6_14 = _T_7336[119:112]; // @[TensorLoad.scala 241:31:@4219.4]
  assign io_tensor_rd_data_bits_6_15 = _T_7336[127:120]; // @[TensorLoad.scala 241:31:@4220.4]
  assign io_tensor_rd_data_bits_7_0 = _T_7478[7:0]; // @[TensorLoad.scala 241:31:@4257.4]
  assign io_tensor_rd_data_bits_7_1 = _T_7478[15:8]; // @[TensorLoad.scala 241:31:@4258.4]
  assign io_tensor_rd_data_bits_7_2 = _T_7478[23:16]; // @[TensorLoad.scala 241:31:@4259.4]
  assign io_tensor_rd_data_bits_7_3 = _T_7478[31:24]; // @[TensorLoad.scala 241:31:@4260.4]
  assign io_tensor_rd_data_bits_7_4 = _T_7478[39:32]; // @[TensorLoad.scala 241:31:@4261.4]
  assign io_tensor_rd_data_bits_7_5 = _T_7478[47:40]; // @[TensorLoad.scala 241:31:@4262.4]
  assign io_tensor_rd_data_bits_7_6 = _T_7478[55:48]; // @[TensorLoad.scala 241:31:@4263.4]
  assign io_tensor_rd_data_bits_7_7 = _T_7478[63:56]; // @[TensorLoad.scala 241:31:@4264.4]
  assign io_tensor_rd_data_bits_7_8 = _T_7478[71:64]; // @[TensorLoad.scala 241:31:@4265.4]
  assign io_tensor_rd_data_bits_7_9 = _T_7478[79:72]; // @[TensorLoad.scala 241:31:@4266.4]
  assign io_tensor_rd_data_bits_7_10 = _T_7478[87:80]; // @[TensorLoad.scala 241:31:@4267.4]
  assign io_tensor_rd_data_bits_7_11 = _T_7478[95:88]; // @[TensorLoad.scala 241:31:@4268.4]
  assign io_tensor_rd_data_bits_7_12 = _T_7478[103:96]; // @[TensorLoad.scala 241:31:@4269.4]
  assign io_tensor_rd_data_bits_7_13 = _T_7478[111:104]; // @[TensorLoad.scala 241:31:@4270.4]
  assign io_tensor_rd_data_bits_7_14 = _T_7478[119:112]; // @[TensorLoad.scala 241:31:@4271.4]
  assign io_tensor_rd_data_bits_7_15 = _T_7478[127:120]; // @[TensorLoad.scala 241:31:@4272.4]
  assign io_tensor_rd_data_bits_8_0 = _T_7620[7:0]; // @[TensorLoad.scala 241:31:@4309.4]
  assign io_tensor_rd_data_bits_8_1 = _T_7620[15:8]; // @[TensorLoad.scala 241:31:@4310.4]
  assign io_tensor_rd_data_bits_8_2 = _T_7620[23:16]; // @[TensorLoad.scala 241:31:@4311.4]
  assign io_tensor_rd_data_bits_8_3 = _T_7620[31:24]; // @[TensorLoad.scala 241:31:@4312.4]
  assign io_tensor_rd_data_bits_8_4 = _T_7620[39:32]; // @[TensorLoad.scala 241:31:@4313.4]
  assign io_tensor_rd_data_bits_8_5 = _T_7620[47:40]; // @[TensorLoad.scala 241:31:@4314.4]
  assign io_tensor_rd_data_bits_8_6 = _T_7620[55:48]; // @[TensorLoad.scala 241:31:@4315.4]
  assign io_tensor_rd_data_bits_8_7 = _T_7620[63:56]; // @[TensorLoad.scala 241:31:@4316.4]
  assign io_tensor_rd_data_bits_8_8 = _T_7620[71:64]; // @[TensorLoad.scala 241:31:@4317.4]
  assign io_tensor_rd_data_bits_8_9 = _T_7620[79:72]; // @[TensorLoad.scala 241:31:@4318.4]
  assign io_tensor_rd_data_bits_8_10 = _T_7620[87:80]; // @[TensorLoad.scala 241:31:@4319.4]
  assign io_tensor_rd_data_bits_8_11 = _T_7620[95:88]; // @[TensorLoad.scala 241:31:@4320.4]
  assign io_tensor_rd_data_bits_8_12 = _T_7620[103:96]; // @[TensorLoad.scala 241:31:@4321.4]
  assign io_tensor_rd_data_bits_8_13 = _T_7620[111:104]; // @[TensorLoad.scala 241:31:@4322.4]
  assign io_tensor_rd_data_bits_8_14 = _T_7620[119:112]; // @[TensorLoad.scala 241:31:@4323.4]
  assign io_tensor_rd_data_bits_8_15 = _T_7620[127:120]; // @[TensorLoad.scala 241:31:@4324.4]
  assign io_tensor_rd_data_bits_9_0 = _T_7762[7:0]; // @[TensorLoad.scala 241:31:@4361.4]
  assign io_tensor_rd_data_bits_9_1 = _T_7762[15:8]; // @[TensorLoad.scala 241:31:@4362.4]
  assign io_tensor_rd_data_bits_9_2 = _T_7762[23:16]; // @[TensorLoad.scala 241:31:@4363.4]
  assign io_tensor_rd_data_bits_9_3 = _T_7762[31:24]; // @[TensorLoad.scala 241:31:@4364.4]
  assign io_tensor_rd_data_bits_9_4 = _T_7762[39:32]; // @[TensorLoad.scala 241:31:@4365.4]
  assign io_tensor_rd_data_bits_9_5 = _T_7762[47:40]; // @[TensorLoad.scala 241:31:@4366.4]
  assign io_tensor_rd_data_bits_9_6 = _T_7762[55:48]; // @[TensorLoad.scala 241:31:@4367.4]
  assign io_tensor_rd_data_bits_9_7 = _T_7762[63:56]; // @[TensorLoad.scala 241:31:@4368.4]
  assign io_tensor_rd_data_bits_9_8 = _T_7762[71:64]; // @[TensorLoad.scala 241:31:@4369.4]
  assign io_tensor_rd_data_bits_9_9 = _T_7762[79:72]; // @[TensorLoad.scala 241:31:@4370.4]
  assign io_tensor_rd_data_bits_9_10 = _T_7762[87:80]; // @[TensorLoad.scala 241:31:@4371.4]
  assign io_tensor_rd_data_bits_9_11 = _T_7762[95:88]; // @[TensorLoad.scala 241:31:@4372.4]
  assign io_tensor_rd_data_bits_9_12 = _T_7762[103:96]; // @[TensorLoad.scala 241:31:@4373.4]
  assign io_tensor_rd_data_bits_9_13 = _T_7762[111:104]; // @[TensorLoad.scala 241:31:@4374.4]
  assign io_tensor_rd_data_bits_9_14 = _T_7762[119:112]; // @[TensorLoad.scala 241:31:@4375.4]
  assign io_tensor_rd_data_bits_9_15 = _T_7762[127:120]; // @[TensorLoad.scala 241:31:@4376.4]
  assign io_tensor_rd_data_bits_10_0 = _T_7904[7:0]; // @[TensorLoad.scala 241:31:@4413.4]
  assign io_tensor_rd_data_bits_10_1 = _T_7904[15:8]; // @[TensorLoad.scala 241:31:@4414.4]
  assign io_tensor_rd_data_bits_10_2 = _T_7904[23:16]; // @[TensorLoad.scala 241:31:@4415.4]
  assign io_tensor_rd_data_bits_10_3 = _T_7904[31:24]; // @[TensorLoad.scala 241:31:@4416.4]
  assign io_tensor_rd_data_bits_10_4 = _T_7904[39:32]; // @[TensorLoad.scala 241:31:@4417.4]
  assign io_tensor_rd_data_bits_10_5 = _T_7904[47:40]; // @[TensorLoad.scala 241:31:@4418.4]
  assign io_tensor_rd_data_bits_10_6 = _T_7904[55:48]; // @[TensorLoad.scala 241:31:@4419.4]
  assign io_tensor_rd_data_bits_10_7 = _T_7904[63:56]; // @[TensorLoad.scala 241:31:@4420.4]
  assign io_tensor_rd_data_bits_10_8 = _T_7904[71:64]; // @[TensorLoad.scala 241:31:@4421.4]
  assign io_tensor_rd_data_bits_10_9 = _T_7904[79:72]; // @[TensorLoad.scala 241:31:@4422.4]
  assign io_tensor_rd_data_bits_10_10 = _T_7904[87:80]; // @[TensorLoad.scala 241:31:@4423.4]
  assign io_tensor_rd_data_bits_10_11 = _T_7904[95:88]; // @[TensorLoad.scala 241:31:@4424.4]
  assign io_tensor_rd_data_bits_10_12 = _T_7904[103:96]; // @[TensorLoad.scala 241:31:@4425.4]
  assign io_tensor_rd_data_bits_10_13 = _T_7904[111:104]; // @[TensorLoad.scala 241:31:@4426.4]
  assign io_tensor_rd_data_bits_10_14 = _T_7904[119:112]; // @[TensorLoad.scala 241:31:@4427.4]
  assign io_tensor_rd_data_bits_10_15 = _T_7904[127:120]; // @[TensorLoad.scala 241:31:@4428.4]
  assign io_tensor_rd_data_bits_11_0 = _T_8046[7:0]; // @[TensorLoad.scala 241:31:@4465.4]
  assign io_tensor_rd_data_bits_11_1 = _T_8046[15:8]; // @[TensorLoad.scala 241:31:@4466.4]
  assign io_tensor_rd_data_bits_11_2 = _T_8046[23:16]; // @[TensorLoad.scala 241:31:@4467.4]
  assign io_tensor_rd_data_bits_11_3 = _T_8046[31:24]; // @[TensorLoad.scala 241:31:@4468.4]
  assign io_tensor_rd_data_bits_11_4 = _T_8046[39:32]; // @[TensorLoad.scala 241:31:@4469.4]
  assign io_tensor_rd_data_bits_11_5 = _T_8046[47:40]; // @[TensorLoad.scala 241:31:@4470.4]
  assign io_tensor_rd_data_bits_11_6 = _T_8046[55:48]; // @[TensorLoad.scala 241:31:@4471.4]
  assign io_tensor_rd_data_bits_11_7 = _T_8046[63:56]; // @[TensorLoad.scala 241:31:@4472.4]
  assign io_tensor_rd_data_bits_11_8 = _T_8046[71:64]; // @[TensorLoad.scala 241:31:@4473.4]
  assign io_tensor_rd_data_bits_11_9 = _T_8046[79:72]; // @[TensorLoad.scala 241:31:@4474.4]
  assign io_tensor_rd_data_bits_11_10 = _T_8046[87:80]; // @[TensorLoad.scala 241:31:@4475.4]
  assign io_tensor_rd_data_bits_11_11 = _T_8046[95:88]; // @[TensorLoad.scala 241:31:@4476.4]
  assign io_tensor_rd_data_bits_11_12 = _T_8046[103:96]; // @[TensorLoad.scala 241:31:@4477.4]
  assign io_tensor_rd_data_bits_11_13 = _T_8046[111:104]; // @[TensorLoad.scala 241:31:@4478.4]
  assign io_tensor_rd_data_bits_11_14 = _T_8046[119:112]; // @[TensorLoad.scala 241:31:@4479.4]
  assign io_tensor_rd_data_bits_11_15 = _T_8046[127:120]; // @[TensorLoad.scala 241:31:@4480.4]
  assign io_tensor_rd_data_bits_12_0 = _T_8188[7:0]; // @[TensorLoad.scala 241:31:@4517.4]
  assign io_tensor_rd_data_bits_12_1 = _T_8188[15:8]; // @[TensorLoad.scala 241:31:@4518.4]
  assign io_tensor_rd_data_bits_12_2 = _T_8188[23:16]; // @[TensorLoad.scala 241:31:@4519.4]
  assign io_tensor_rd_data_bits_12_3 = _T_8188[31:24]; // @[TensorLoad.scala 241:31:@4520.4]
  assign io_tensor_rd_data_bits_12_4 = _T_8188[39:32]; // @[TensorLoad.scala 241:31:@4521.4]
  assign io_tensor_rd_data_bits_12_5 = _T_8188[47:40]; // @[TensorLoad.scala 241:31:@4522.4]
  assign io_tensor_rd_data_bits_12_6 = _T_8188[55:48]; // @[TensorLoad.scala 241:31:@4523.4]
  assign io_tensor_rd_data_bits_12_7 = _T_8188[63:56]; // @[TensorLoad.scala 241:31:@4524.4]
  assign io_tensor_rd_data_bits_12_8 = _T_8188[71:64]; // @[TensorLoad.scala 241:31:@4525.4]
  assign io_tensor_rd_data_bits_12_9 = _T_8188[79:72]; // @[TensorLoad.scala 241:31:@4526.4]
  assign io_tensor_rd_data_bits_12_10 = _T_8188[87:80]; // @[TensorLoad.scala 241:31:@4527.4]
  assign io_tensor_rd_data_bits_12_11 = _T_8188[95:88]; // @[TensorLoad.scala 241:31:@4528.4]
  assign io_tensor_rd_data_bits_12_12 = _T_8188[103:96]; // @[TensorLoad.scala 241:31:@4529.4]
  assign io_tensor_rd_data_bits_12_13 = _T_8188[111:104]; // @[TensorLoad.scala 241:31:@4530.4]
  assign io_tensor_rd_data_bits_12_14 = _T_8188[119:112]; // @[TensorLoad.scala 241:31:@4531.4]
  assign io_tensor_rd_data_bits_12_15 = _T_8188[127:120]; // @[TensorLoad.scala 241:31:@4532.4]
  assign io_tensor_rd_data_bits_13_0 = _T_8330[7:0]; // @[TensorLoad.scala 241:31:@4569.4]
  assign io_tensor_rd_data_bits_13_1 = _T_8330[15:8]; // @[TensorLoad.scala 241:31:@4570.4]
  assign io_tensor_rd_data_bits_13_2 = _T_8330[23:16]; // @[TensorLoad.scala 241:31:@4571.4]
  assign io_tensor_rd_data_bits_13_3 = _T_8330[31:24]; // @[TensorLoad.scala 241:31:@4572.4]
  assign io_tensor_rd_data_bits_13_4 = _T_8330[39:32]; // @[TensorLoad.scala 241:31:@4573.4]
  assign io_tensor_rd_data_bits_13_5 = _T_8330[47:40]; // @[TensorLoad.scala 241:31:@4574.4]
  assign io_tensor_rd_data_bits_13_6 = _T_8330[55:48]; // @[TensorLoad.scala 241:31:@4575.4]
  assign io_tensor_rd_data_bits_13_7 = _T_8330[63:56]; // @[TensorLoad.scala 241:31:@4576.4]
  assign io_tensor_rd_data_bits_13_8 = _T_8330[71:64]; // @[TensorLoad.scala 241:31:@4577.4]
  assign io_tensor_rd_data_bits_13_9 = _T_8330[79:72]; // @[TensorLoad.scala 241:31:@4578.4]
  assign io_tensor_rd_data_bits_13_10 = _T_8330[87:80]; // @[TensorLoad.scala 241:31:@4579.4]
  assign io_tensor_rd_data_bits_13_11 = _T_8330[95:88]; // @[TensorLoad.scala 241:31:@4580.4]
  assign io_tensor_rd_data_bits_13_12 = _T_8330[103:96]; // @[TensorLoad.scala 241:31:@4581.4]
  assign io_tensor_rd_data_bits_13_13 = _T_8330[111:104]; // @[TensorLoad.scala 241:31:@4582.4]
  assign io_tensor_rd_data_bits_13_14 = _T_8330[119:112]; // @[TensorLoad.scala 241:31:@4583.4]
  assign io_tensor_rd_data_bits_13_15 = _T_8330[127:120]; // @[TensorLoad.scala 241:31:@4584.4]
  assign io_tensor_rd_data_bits_14_0 = _T_8472[7:0]; // @[TensorLoad.scala 241:31:@4621.4]
  assign io_tensor_rd_data_bits_14_1 = _T_8472[15:8]; // @[TensorLoad.scala 241:31:@4622.4]
  assign io_tensor_rd_data_bits_14_2 = _T_8472[23:16]; // @[TensorLoad.scala 241:31:@4623.4]
  assign io_tensor_rd_data_bits_14_3 = _T_8472[31:24]; // @[TensorLoad.scala 241:31:@4624.4]
  assign io_tensor_rd_data_bits_14_4 = _T_8472[39:32]; // @[TensorLoad.scala 241:31:@4625.4]
  assign io_tensor_rd_data_bits_14_5 = _T_8472[47:40]; // @[TensorLoad.scala 241:31:@4626.4]
  assign io_tensor_rd_data_bits_14_6 = _T_8472[55:48]; // @[TensorLoad.scala 241:31:@4627.4]
  assign io_tensor_rd_data_bits_14_7 = _T_8472[63:56]; // @[TensorLoad.scala 241:31:@4628.4]
  assign io_tensor_rd_data_bits_14_8 = _T_8472[71:64]; // @[TensorLoad.scala 241:31:@4629.4]
  assign io_tensor_rd_data_bits_14_9 = _T_8472[79:72]; // @[TensorLoad.scala 241:31:@4630.4]
  assign io_tensor_rd_data_bits_14_10 = _T_8472[87:80]; // @[TensorLoad.scala 241:31:@4631.4]
  assign io_tensor_rd_data_bits_14_11 = _T_8472[95:88]; // @[TensorLoad.scala 241:31:@4632.4]
  assign io_tensor_rd_data_bits_14_12 = _T_8472[103:96]; // @[TensorLoad.scala 241:31:@4633.4]
  assign io_tensor_rd_data_bits_14_13 = _T_8472[111:104]; // @[TensorLoad.scala 241:31:@4634.4]
  assign io_tensor_rd_data_bits_14_14 = _T_8472[119:112]; // @[TensorLoad.scala 241:31:@4635.4]
  assign io_tensor_rd_data_bits_14_15 = _T_8472[127:120]; // @[TensorLoad.scala 241:31:@4636.4]
  assign io_tensor_rd_data_bits_15_0 = _T_8614[7:0]; // @[TensorLoad.scala 241:31:@4673.4]
  assign io_tensor_rd_data_bits_15_1 = _T_8614[15:8]; // @[TensorLoad.scala 241:31:@4674.4]
  assign io_tensor_rd_data_bits_15_2 = _T_8614[23:16]; // @[TensorLoad.scala 241:31:@4675.4]
  assign io_tensor_rd_data_bits_15_3 = _T_8614[31:24]; // @[TensorLoad.scala 241:31:@4676.4]
  assign io_tensor_rd_data_bits_15_4 = _T_8614[39:32]; // @[TensorLoad.scala 241:31:@4677.4]
  assign io_tensor_rd_data_bits_15_5 = _T_8614[47:40]; // @[TensorLoad.scala 241:31:@4678.4]
  assign io_tensor_rd_data_bits_15_6 = _T_8614[55:48]; // @[TensorLoad.scala 241:31:@4679.4]
  assign io_tensor_rd_data_bits_15_7 = _T_8614[63:56]; // @[TensorLoad.scala 241:31:@4680.4]
  assign io_tensor_rd_data_bits_15_8 = _T_8614[71:64]; // @[TensorLoad.scala 241:31:@4681.4]
  assign io_tensor_rd_data_bits_15_9 = _T_8614[79:72]; // @[TensorLoad.scala 241:31:@4682.4]
  assign io_tensor_rd_data_bits_15_10 = _T_8614[87:80]; // @[TensorLoad.scala 241:31:@4683.4]
  assign io_tensor_rd_data_bits_15_11 = _T_8614[95:88]; // @[TensorLoad.scala 241:31:@4684.4]
  assign io_tensor_rd_data_bits_15_12 = _T_8614[103:96]; // @[TensorLoad.scala 241:31:@4685.4]
  assign io_tensor_rd_data_bits_15_13 = _T_8614[111:104]; // @[TensorLoad.scala 241:31:@4686.4]
  assign io_tensor_rd_data_bits_15_14 = _T_8614[119:112]; // @[TensorLoad.scala 241:31:@4687.4]
  assign io_tensor_rd_data_bits_15_15 = _T_8614[127:120]; // @[TensorLoad.scala 241:31:@4688.4]
  assign dataCtrl_clock = clock; // @[:@2579.4]
  assign dataCtrl_io_start = _T_4421 & io_start; // @[TensorLoad.scala 142:21:@2711.4]
  assign dataCtrl_io_inst = io_inst; // @[TensorLoad.scala 143:20:@2712.4]
  assign dataCtrl_io_baddr = io_baddr; // @[TensorLoad.scala 144:21:@2713.4]
  assign dataCtrl_io_xinit = io_vme_rd_cmd_ready & io_vme_rd_cmd_valid; // @[TensorLoad.scala 145:21:@2715.4]
  assign dataCtrl_io_xupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 146:23:@2717.4]
  assign dataCtrl_io_yupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 147:23:@2719.4]
  assign yPadCtrl0_clock = clock; // @[:@2583.4]
  assign yPadCtrl0_reset = reset; // @[:@2584.4]
  assign yPadCtrl0_io_start = _T_4434 & io_start; // @[TensorLoad.scala 156:22:@2734.4]
  assign yPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 172:21:@2778.4]
  assign yPadCtrl1_clock = clock; // @[:@2586.4]
  assign yPadCtrl1_reset = reset; // @[:@2587.4]
  assign yPadCtrl1_io_start = _T_4408 & _T_4446; // @[TensorLoad.scala 158:22:@2745.4]
  assign yPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 173:21:@2779.4]
  assign xPadCtrl0_clock = clock; // @[:@2589.4]
  assign xPadCtrl0_reset = reset; // @[:@2590.4]
  assign xPadCtrl0_io_start = _T_4398 & _T_4468; // @[TensorLoad.scala 162:22:@2766.4]
  assign xPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 174:21:@2780.4]
  assign xPadCtrl1_clock = clock; // @[:@2592.4]
  assign xPadCtrl1_reset = reset; // @[:@2593.4]
  assign xPadCtrl1_io_start = _T_4473 & _T_4480; // @[TensorLoad.scala 168:22:@2777.4]
  assign xPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 175:21:@2781.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_0_0[initvar] = _RAND_0[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_0_1[initvar] = _RAND_1[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_2 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_1_0[initvar] = _RAND_2[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_3 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_1_1[initvar] = _RAND_3[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_4 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_2_0[initvar] = _RAND_4[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_5 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_2_1[initvar] = _RAND_5[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_6 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_3_0[initvar] = _RAND_6[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_7 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_3_1[initvar] = _RAND_7[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_8 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_4_0[initvar] = _RAND_8[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_9 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_4_1[initvar] = _RAND_9[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_10 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_5_0[initvar] = _RAND_10[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_11 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_5_1[initvar] = _RAND_11[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_12 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_6_0[initvar] = _RAND_12[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_13 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_6_1[initvar] = _RAND_13[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_14 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_7_0[initvar] = _RAND_14[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_15 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_7_1[initvar] = _RAND_15[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_16 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_8_0[initvar] = _RAND_16[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_17 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_8_1[initvar] = _RAND_17[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_18 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_9_0[initvar] = _RAND_18[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_19 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_9_1[initvar] = _RAND_19[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_20 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_10_0[initvar] = _RAND_20[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_21 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_10_1[initvar] = _RAND_21[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_22 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_11_0[initvar] = _RAND_22[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_23 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_11_1[initvar] = _RAND_23[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_24 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_12_0[initvar] = _RAND_24[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_25 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_12_1[initvar] = _RAND_25[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_26 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_13_0[initvar] = _RAND_26[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_27 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_13_1[initvar] = _RAND_27[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_28 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_14_0[initvar] = _RAND_28[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_29 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_14_1[initvar] = _RAND_29[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_30 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_15_0[initvar] = _RAND_30[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_31 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    tensorFile_15_1[initvar] = _RAND_31[63:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_32 = {1{`RANDOM}};
  dataCtrlDone = _RAND_32[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_33 = {1{`RANDOM}};
  tag = _RAND_33[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_34 = {1{`RANDOM}};
  set = _RAND_34[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_35 = {1{`RANDOM}};
  state = _RAND_35[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_36 = {1{`RANDOM}};
  waddr_cur = _RAND_36[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_37 = {1{`RANDOM}};
  waddr_nxt = _RAND_37[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_38 = {1{`RANDOM}};
  rvalid = _RAND_38[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_39 = {1{`RANDOM}};
  tensorFile_0_0_rdata_0_addr_pipe_0 = _RAND_39[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_40 = {1{`RANDOM}};
  tensorFile_0_1_rdata_0_addr_pipe_0 = _RAND_40[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_41 = {1{`RANDOM}};
  tensorFile_1_0_rdata_1_addr_pipe_0 = _RAND_41[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_42 = {1{`RANDOM}};
  tensorFile_1_1_rdata_1_addr_pipe_0 = _RAND_42[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_43 = {1{`RANDOM}};
  tensorFile_2_0_rdata_2_addr_pipe_0 = _RAND_43[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_44 = {1{`RANDOM}};
  tensorFile_2_1_rdata_2_addr_pipe_0 = _RAND_44[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_45 = {1{`RANDOM}};
  tensorFile_3_0_rdata_3_addr_pipe_0 = _RAND_45[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_46 = {1{`RANDOM}};
  tensorFile_3_1_rdata_3_addr_pipe_0 = _RAND_46[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_47 = {1{`RANDOM}};
  tensorFile_4_0_rdata_4_addr_pipe_0 = _RAND_47[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_48 = {1{`RANDOM}};
  tensorFile_4_1_rdata_4_addr_pipe_0 = _RAND_48[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_49 = {1{`RANDOM}};
  tensorFile_5_0_rdata_5_addr_pipe_0 = _RAND_49[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_50 = {1{`RANDOM}};
  tensorFile_5_1_rdata_5_addr_pipe_0 = _RAND_50[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_51 = {1{`RANDOM}};
  tensorFile_6_0_rdata_6_addr_pipe_0 = _RAND_51[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_52 = {1{`RANDOM}};
  tensorFile_6_1_rdata_6_addr_pipe_0 = _RAND_52[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_53 = {1{`RANDOM}};
  tensorFile_7_0_rdata_7_addr_pipe_0 = _RAND_53[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_54 = {1{`RANDOM}};
  tensorFile_7_1_rdata_7_addr_pipe_0 = _RAND_54[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_55 = {1{`RANDOM}};
  tensorFile_8_0_rdata_8_addr_pipe_0 = _RAND_55[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_56 = {1{`RANDOM}};
  tensorFile_8_1_rdata_8_addr_pipe_0 = _RAND_56[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_57 = {1{`RANDOM}};
  tensorFile_9_0_rdata_9_addr_pipe_0 = _RAND_57[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_58 = {1{`RANDOM}};
  tensorFile_9_1_rdata_9_addr_pipe_0 = _RAND_58[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_59 = {1{`RANDOM}};
  tensorFile_10_0_rdata_10_addr_pipe_0 = _RAND_59[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_60 = {1{`RANDOM}};
  tensorFile_10_1_rdata_10_addr_pipe_0 = _RAND_60[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_61 = {1{`RANDOM}};
  tensorFile_11_0_rdata_11_addr_pipe_0 = _RAND_61[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_62 = {1{`RANDOM}};
  tensorFile_11_1_rdata_11_addr_pipe_0 = _RAND_62[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_63 = {1{`RANDOM}};
  tensorFile_12_0_rdata_12_addr_pipe_0 = _RAND_63[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_64 = {1{`RANDOM}};
  tensorFile_12_1_rdata_12_addr_pipe_0 = _RAND_64[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_65 = {1{`RANDOM}};
  tensorFile_13_0_rdata_13_addr_pipe_0 = _RAND_65[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_66 = {1{`RANDOM}};
  tensorFile_13_1_rdata_13_addr_pipe_0 = _RAND_66[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_67 = {1{`RANDOM}};
  tensorFile_14_0_rdata_14_addr_pipe_0 = _RAND_67[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_68 = {1{`RANDOM}};
  tensorFile_14_1_rdata_14_addr_pipe_0 = _RAND_68[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_69 = {1{`RANDOM}};
  tensorFile_15_0_rdata_15_addr_pipe_0 = _RAND_69[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_70 = {1{`RANDOM}};
  tensorFile_15_1_rdata_15_addr_pipe_0 = _RAND_70[9:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(tensorFile_0_0__T_4978_en & tensorFile_0_0__T_4978_mask) begin
      tensorFile_0_0[tensorFile_0_0__T_4978_addr] <= tensorFile_0_0__T_4978_data; // @[TensorLoad.scala 214:59:@2859.4]
    end
    if(tensorFile_0_1__T_4978_en & tensorFile_0_1__T_4978_mask) begin
      tensorFile_0_1[tensorFile_0_1__T_4978_addr] <= tensorFile_0_1__T_4978_data; // @[TensorLoad.scala 214:59:@2859.4]
    end
    if(tensorFile_1_0__T_5065_en & tensorFile_1_0__T_5065_mask) begin
      tensorFile_1_0[tensorFile_1_0__T_5065_addr] <= tensorFile_1_0__T_5065_data; // @[TensorLoad.scala 214:59:@2860.4]
    end
    if(tensorFile_1_1__T_5065_en & tensorFile_1_1__T_5065_mask) begin
      tensorFile_1_1[tensorFile_1_1__T_5065_addr] <= tensorFile_1_1__T_5065_data; // @[TensorLoad.scala 214:59:@2860.4]
    end
    if(tensorFile_2_0__T_5152_en & tensorFile_2_0__T_5152_mask) begin
      tensorFile_2_0[tensorFile_2_0__T_5152_addr] <= tensorFile_2_0__T_5152_data; // @[TensorLoad.scala 214:59:@2861.4]
    end
    if(tensorFile_2_1__T_5152_en & tensorFile_2_1__T_5152_mask) begin
      tensorFile_2_1[tensorFile_2_1__T_5152_addr] <= tensorFile_2_1__T_5152_data; // @[TensorLoad.scala 214:59:@2861.4]
    end
    if(tensorFile_3_0__T_5239_en & tensorFile_3_0__T_5239_mask) begin
      tensorFile_3_0[tensorFile_3_0__T_5239_addr] <= tensorFile_3_0__T_5239_data; // @[TensorLoad.scala 214:59:@2862.4]
    end
    if(tensorFile_3_1__T_5239_en & tensorFile_3_1__T_5239_mask) begin
      tensorFile_3_1[tensorFile_3_1__T_5239_addr] <= tensorFile_3_1__T_5239_data; // @[TensorLoad.scala 214:59:@2862.4]
    end
    if(tensorFile_4_0__T_5326_en & tensorFile_4_0__T_5326_mask) begin
      tensorFile_4_0[tensorFile_4_0__T_5326_addr] <= tensorFile_4_0__T_5326_data; // @[TensorLoad.scala 214:59:@2863.4]
    end
    if(tensorFile_4_1__T_5326_en & tensorFile_4_1__T_5326_mask) begin
      tensorFile_4_1[tensorFile_4_1__T_5326_addr] <= tensorFile_4_1__T_5326_data; // @[TensorLoad.scala 214:59:@2863.4]
    end
    if(tensorFile_5_0__T_5413_en & tensorFile_5_0__T_5413_mask) begin
      tensorFile_5_0[tensorFile_5_0__T_5413_addr] <= tensorFile_5_0__T_5413_data; // @[TensorLoad.scala 214:59:@2864.4]
    end
    if(tensorFile_5_1__T_5413_en & tensorFile_5_1__T_5413_mask) begin
      tensorFile_5_1[tensorFile_5_1__T_5413_addr] <= tensorFile_5_1__T_5413_data; // @[TensorLoad.scala 214:59:@2864.4]
    end
    if(tensorFile_6_0__T_5500_en & tensorFile_6_0__T_5500_mask) begin
      tensorFile_6_0[tensorFile_6_0__T_5500_addr] <= tensorFile_6_0__T_5500_data; // @[TensorLoad.scala 214:59:@2865.4]
    end
    if(tensorFile_6_1__T_5500_en & tensorFile_6_1__T_5500_mask) begin
      tensorFile_6_1[tensorFile_6_1__T_5500_addr] <= tensorFile_6_1__T_5500_data; // @[TensorLoad.scala 214:59:@2865.4]
    end
    if(tensorFile_7_0__T_5587_en & tensorFile_7_0__T_5587_mask) begin
      tensorFile_7_0[tensorFile_7_0__T_5587_addr] <= tensorFile_7_0__T_5587_data; // @[TensorLoad.scala 214:59:@2866.4]
    end
    if(tensorFile_7_1__T_5587_en & tensorFile_7_1__T_5587_mask) begin
      tensorFile_7_1[tensorFile_7_1__T_5587_addr] <= tensorFile_7_1__T_5587_data; // @[TensorLoad.scala 214:59:@2866.4]
    end
    if(tensorFile_8_0__T_5674_en & tensorFile_8_0__T_5674_mask) begin
      tensorFile_8_0[tensorFile_8_0__T_5674_addr] <= tensorFile_8_0__T_5674_data; // @[TensorLoad.scala 214:59:@2867.4]
    end
    if(tensorFile_8_1__T_5674_en & tensorFile_8_1__T_5674_mask) begin
      tensorFile_8_1[tensorFile_8_1__T_5674_addr] <= tensorFile_8_1__T_5674_data; // @[TensorLoad.scala 214:59:@2867.4]
    end
    if(tensorFile_9_0__T_5761_en & tensorFile_9_0__T_5761_mask) begin
      tensorFile_9_0[tensorFile_9_0__T_5761_addr] <= tensorFile_9_0__T_5761_data; // @[TensorLoad.scala 214:59:@2868.4]
    end
    if(tensorFile_9_1__T_5761_en & tensorFile_9_1__T_5761_mask) begin
      tensorFile_9_1[tensorFile_9_1__T_5761_addr] <= tensorFile_9_1__T_5761_data; // @[TensorLoad.scala 214:59:@2868.4]
    end
    if(tensorFile_10_0__T_5848_en & tensorFile_10_0__T_5848_mask) begin
      tensorFile_10_0[tensorFile_10_0__T_5848_addr] <= tensorFile_10_0__T_5848_data; // @[TensorLoad.scala 214:59:@2869.4]
    end
    if(tensorFile_10_1__T_5848_en & tensorFile_10_1__T_5848_mask) begin
      tensorFile_10_1[tensorFile_10_1__T_5848_addr] <= tensorFile_10_1__T_5848_data; // @[TensorLoad.scala 214:59:@2869.4]
    end
    if(tensorFile_11_0__T_5935_en & tensorFile_11_0__T_5935_mask) begin
      tensorFile_11_0[tensorFile_11_0__T_5935_addr] <= tensorFile_11_0__T_5935_data; // @[TensorLoad.scala 214:59:@2870.4]
    end
    if(tensorFile_11_1__T_5935_en & tensorFile_11_1__T_5935_mask) begin
      tensorFile_11_1[tensorFile_11_1__T_5935_addr] <= tensorFile_11_1__T_5935_data; // @[TensorLoad.scala 214:59:@2870.4]
    end
    if(tensorFile_12_0__T_6022_en & tensorFile_12_0__T_6022_mask) begin
      tensorFile_12_0[tensorFile_12_0__T_6022_addr] <= tensorFile_12_0__T_6022_data; // @[TensorLoad.scala 214:59:@2871.4]
    end
    if(tensorFile_12_1__T_6022_en & tensorFile_12_1__T_6022_mask) begin
      tensorFile_12_1[tensorFile_12_1__T_6022_addr] <= tensorFile_12_1__T_6022_data; // @[TensorLoad.scala 214:59:@2871.4]
    end
    if(tensorFile_13_0__T_6109_en & tensorFile_13_0__T_6109_mask) begin
      tensorFile_13_0[tensorFile_13_0__T_6109_addr] <= tensorFile_13_0__T_6109_data; // @[TensorLoad.scala 214:59:@2872.4]
    end
    if(tensorFile_13_1__T_6109_en & tensorFile_13_1__T_6109_mask) begin
      tensorFile_13_1[tensorFile_13_1__T_6109_addr] <= tensorFile_13_1__T_6109_data; // @[TensorLoad.scala 214:59:@2872.4]
    end
    if(tensorFile_14_0__T_6196_en & tensorFile_14_0__T_6196_mask) begin
      tensorFile_14_0[tensorFile_14_0__T_6196_addr] <= tensorFile_14_0__T_6196_data; // @[TensorLoad.scala 214:59:@2873.4]
    end
    if(tensorFile_14_1__T_6196_en & tensorFile_14_1__T_6196_mask) begin
      tensorFile_14_1[tensorFile_14_1__T_6196_addr] <= tensorFile_14_1__T_6196_data; // @[TensorLoad.scala 214:59:@2873.4]
    end
    if(tensorFile_15_0__T_6283_en & tensorFile_15_0__T_6283_mask) begin
      tensorFile_15_0[tensorFile_15_0__T_6283_addr] <= tensorFile_15_0__T_6283_data; // @[TensorLoad.scala 214:59:@2874.4]
    end
    if(tensorFile_15_1__T_6283_en & tensorFile_15_1__T_6283_mask) begin
      tensorFile_15_1[tensorFile_15_1__T_6283_addr] <= tensorFile_15_1__T_6283_data; // @[TensorLoad.scala 214:59:@2874.4]
    end
    if (reset) begin
      dataCtrlDone <= 1'h0;
    end else begin
      if (_T_4421) begin
        dataCtrlDone <= 1'h0;
      end else begin
        if (_T_4429) begin
          dataCtrlDone <= 1'h1;
        end
      end
    end
    if (_T_4495) begin
      tag <= 8'h0;
    end else begin
      if (_T_4498) begin
        tag <= _T_4501;
      end
    end
    if (_T_4510) begin
      set <= 8'h0;
    end else begin
      if (_T_4516) begin
        set <= _T_4519;
      end
    end
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_4394) begin
        if (io_start) begin
          if (_T_4396) begin
            state <= 3'h1;
          end else begin
            if (_T_4398) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end
      end else begin
        if (_T_4399) begin
          if (yPadCtrl0_io_done) begin
            if (_T_4398) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end else begin
          if (_T_4402) begin
            if (xPadCtrl0_io_done) begin
              state <= 3'h3;
            end
          end else begin
            if (_T_4403) begin
              if (io_vme_rd_cmd_ready) begin
                state <= 3'h4;
              end
            end else begin
              if (_T_4404) begin
                if (io_vme_rd_data_valid) begin
                  if (dataCtrl_io_done) begin
                    if (_T_4406) begin
                      state <= 3'h5;
                    end else begin
                      if (_T_4408) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end
                  end else begin
                    if (_T_4409) begin
                      if (_T_4406) begin
                        state <= 3'h5;
                      end else begin
                        if (_T_4398) begin
                          state <= 3'h2;
                        end else begin
                          state <= 3'h3;
                        end
                      end
                    end
                  end
                end
              end else begin
                if (_T_4414) begin
                  if (xPadCtrl1_io_done) begin
                    if (dataCtrlDone) begin
                      if (_T_4408) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end else begin
                      if (_T_4398) begin
                        state <= 3'h2;
                      end else begin
                        state <= 3'h3;
                      end
                    end
                  end
                end else begin
                  if (_T_4419) begin
                    if (_T_4420) begin
                      state <= 3'h0;
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    waddr_cur <= _GEN_36[9:0];
    waddr_nxt <= _GEN_37[9:0];
    rvalid <= io_tensor_rd_idx_valid;
    if (_GEN_215) begin
      tensorFile_0_0_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_0_1_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_1_0_rdata_1_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_1_1_rdata_1_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_2_0_rdata_2_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_2_1_rdata_2_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_3_0_rdata_3_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_3_1_rdata_3_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_4_0_rdata_4_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_4_1_rdata_4_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_5_0_rdata_5_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_5_1_rdata_5_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_6_0_rdata_6_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_6_1_rdata_6_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_7_0_rdata_7_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_7_1_rdata_7_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_8_0_rdata_8_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_8_1_rdata_8_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_9_0_rdata_9_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_9_1_rdata_9_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_10_0_rdata_10_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_10_1_rdata_10_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_11_0_rdata_11_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_11_1_rdata_11_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_12_0_rdata_12_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_12_1_rdata_12_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_13_0_rdata_13_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_13_1_rdata_13_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_14_0_rdata_14_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_14_1_rdata_14_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_15_0_rdata_15_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_215) begin
      tensorFile_15_1_rdata_15_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
  end
endmodule
module Load( // @[:@4707.2]
  input          clock, // @[:@4708.4]
  input          reset, // @[:@4709.4]
  input          io_i_post, // @[:@4710.4]
  output         io_o_post, // @[:@4710.4]
  output         io_inst_ready, // @[:@4710.4]
  input          io_inst_valid, // @[:@4710.4]
  input  [127:0] io_inst_bits, // @[:@4710.4]
  input  [31:0]  io_inp_baddr, // @[:@4710.4]
  input  [31:0]  io_wgt_baddr, // @[:@4710.4]
  input          io_vme_rd_0_cmd_ready, // @[:@4710.4]
  output         io_vme_rd_0_cmd_valid, // @[:@4710.4]
  output [31:0]  io_vme_rd_0_cmd_bits_addr, // @[:@4710.4]
  output [7:0]   io_vme_rd_0_cmd_bits_len, // @[:@4710.4]
  output         io_vme_rd_0_data_ready, // @[:@4710.4]
  input          io_vme_rd_0_data_valid, // @[:@4710.4]
  input  [63:0]  io_vme_rd_0_data_bits, // @[:@4710.4]
  input          io_vme_rd_1_cmd_ready, // @[:@4710.4]
  output         io_vme_rd_1_cmd_valid, // @[:@4710.4]
  output [31:0]  io_vme_rd_1_cmd_bits_addr, // @[:@4710.4]
  output [7:0]   io_vme_rd_1_cmd_bits_len, // @[:@4710.4]
  output         io_vme_rd_1_data_ready, // @[:@4710.4]
  input          io_vme_rd_1_data_valid, // @[:@4710.4]
  input  [63:0]  io_vme_rd_1_data_bits, // @[:@4710.4]
  input          io_inp_rd_idx_valid, // @[:@4710.4]
  input  [10:0]  io_inp_rd_idx_bits, // @[:@4710.4]
  output         io_inp_rd_data_valid, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_0, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_1, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_2, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_3, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_4, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_5, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_6, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_7, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_8, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_9, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_10, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_11, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_12, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_13, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_14, // @[:@4710.4]
  output [7:0]   io_inp_rd_data_bits_0_15, // @[:@4710.4]
  input          io_wgt_rd_idx_valid, // @[:@4710.4]
  input  [9:0]   io_wgt_rd_idx_bits, // @[:@4710.4]
  output         io_wgt_rd_data_valid, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_0_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_1_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_2_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_3_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_4_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_5_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_6_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_7_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_8_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_9_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_10_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_11_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_12_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_13_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_14_15, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_0, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_1, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_2, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_3, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_4, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_5, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_6, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_7, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_8, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_9, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_10, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_11, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_12, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_13, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_14, // @[:@4710.4]
  output [7:0]   io_wgt_rd_data_bits_15_15 // @[:@4710.4]
);
  wire  s_clock; // @[Load.scala 49:17:@4713.4]
  wire  s_reset; // @[Load.scala 49:17:@4713.4]
  wire  s_io_spost; // @[Load.scala 49:17:@4713.4]
  wire  s_io_swait; // @[Load.scala 49:17:@4713.4]
  wire  s_io_sready; // @[Load.scala 49:17:@4713.4]
  wire  inst_q_clock; // @[Load.scala 50:22:@4716.4]
  wire  inst_q_reset; // @[Load.scala 50:22:@4716.4]
  wire  inst_q_io_enq_ready; // @[Load.scala 50:22:@4716.4]
  wire  inst_q_io_enq_valid; // @[Load.scala 50:22:@4716.4]
  wire [127:0] inst_q_io_enq_bits; // @[Load.scala 50:22:@4716.4]
  wire  inst_q_io_deq_ready; // @[Load.scala 50:22:@4716.4]
  wire  inst_q_io_deq_valid; // @[Load.scala 50:22:@4716.4]
  wire [127:0] inst_q_io_deq_bits; // @[Load.scala 50:22:@4716.4]
  wire [127:0] dec_io_inst; // @[Load.scala 52:19:@4719.4]
  wire  dec_io_push_next; // @[Load.scala 52:19:@4719.4]
  wire  dec_io_pop_next; // @[Load.scala 52:19:@4719.4]
  wire  dec_io_isInput; // @[Load.scala 52:19:@4719.4]
  wire  dec_io_isWeight; // @[Load.scala 52:19:@4719.4]
  wire  dec_io_isSync; // @[Load.scala 52:19:@4719.4]
  wire  tensorLoad_0_clock; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_reset; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_start; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_done; // @[Load.scala 57:47:@4723.4]
  wire [127:0] tensorLoad_0_io_inst; // @[Load.scala 57:47:@4723.4]
  wire [31:0] tensorLoad_0_io_baddr; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_vme_rd_cmd_ready; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_vme_rd_cmd_valid; // @[Load.scala 57:47:@4723.4]
  wire [31:0] tensorLoad_0_io_vme_rd_cmd_bits_addr; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_vme_rd_cmd_bits_len; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_vme_rd_data_ready; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_vme_rd_data_valid; // @[Load.scala 57:47:@4723.4]
  wire [63:0] tensorLoad_0_io_vme_rd_data_bits; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_tensor_rd_idx_valid; // @[Load.scala 57:47:@4723.4]
  wire [10:0] tensorLoad_0_io_tensor_rd_idx_bits; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_0_io_tensor_rd_data_valid; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_0; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_1; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_2; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_3; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_4; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_5; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_6; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_7; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_8; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_9; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_10; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_11; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_12; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_13; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_14; // @[Load.scala 57:47:@4723.4]
  wire [7:0] tensorLoad_0_io_tensor_rd_data_bits_0_15; // @[Load.scala 57:47:@4723.4]
  wire  tensorLoad_1_clock; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_reset; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_start; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_done; // @[Load.scala 57:47:@4726.4]
  wire [127:0] tensorLoad_1_io_inst; // @[Load.scala 57:47:@4726.4]
  wire [31:0] tensorLoad_1_io_baddr; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_vme_rd_cmd_ready; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_vme_rd_cmd_valid; // @[Load.scala 57:47:@4726.4]
  wire [31:0] tensorLoad_1_io_vme_rd_cmd_bits_addr; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_vme_rd_cmd_bits_len; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_vme_rd_data_ready; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_vme_rd_data_valid; // @[Load.scala 57:47:@4726.4]
  wire [63:0] tensorLoad_1_io_vme_rd_data_bits; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_tensor_rd_idx_valid; // @[Load.scala 57:47:@4726.4]
  wire [9:0] tensorLoad_1_io_tensor_rd_idx_bits; // @[Load.scala 57:47:@4726.4]
  wire  tensorLoad_1_io_tensor_rd_data_valid; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_0_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_1_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_2_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_3_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_4_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_5_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_6_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_7_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_8_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_9_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_10_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_11_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_12_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_13_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_14_15; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_0; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_1; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_2; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_3; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_4; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_5; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_6; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_7; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_8; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_9; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_10; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_11; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_12; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_13; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_14; // @[Load.scala 57:47:@4726.4]
  wire [7:0] tensorLoad_1_io_tensor_rd_data_bits_15_15; // @[Load.scala 57:47:@4726.4]
  reg [1:0] state; // @[Load.scala 47:22:@4712.4]
  reg [31:0] _RAND_0;
  wire  _T_4999; // @[Load.scala 59:40:@4729.4]
  wire  start; // @[Load.scala 59:35:@4730.4]
  wire  done; // @[Load.scala 60:17:@4731.4]
  wire  _T_5000; // @[Conditional.scala 37:30:@4732.4]
  wire  _T_5001; // @[Load.scala 68:37:@4739.10]
  wire [1:0] _GEN_0; // @[Load.scala 68:57:@4740.10]
  wire [1:0] _GEN_1; // @[Load.scala 66:30:@4735.8]
  wire [1:0] _GEN_2; // @[Load.scala 65:20:@4734.6]
  wire  _T_5002; // @[Conditional.scala 37:30:@4746.6]
  wire  _T_5003; // @[Conditional.scala 37:30:@4751.8]
  wire [1:0] _GEN_3; // @[Load.scala 77:19:@4753.10]
  wire [1:0] _GEN_4; // @[Conditional.scala 39:67:@4752.8]
  wire [1:0] _GEN_5; // @[Conditional.scala 39:67:@4747.6]
  wire [1:0] _GEN_6; // @[Conditional.scala 40:58:@4733.4]
  wire  _T_5004; // @[Load.scala 85:33:@4760.4]
  wire  _T_5005; // @[Load.scala 85:42:@4761.4]
  wire  _T_5006; // @[Load.scala 85:59:@4762.4]
  wire  _T_5007; // @[Load.scala 85:50:@4763.4]
  wire  _T_5008; // @[Load.scala 93:37:@4765.4]
  wire  _T_5009; // @[Load.scala 93:47:@4766.4]
  Semaphore s ( // @[Load.scala 49:17:@4713.4]
    .clock(s_clock),
    .reset(s_reset),
    .io_spost(s_io_spost),
    .io_swait(s_io_swait),
    .io_sready(s_io_sready)
  );
  Queue_1 inst_q ( // @[Load.scala 50:22:@4716.4]
    .clock(inst_q_clock),
    .reset(inst_q_reset),
    .io_enq_ready(inst_q_io_enq_ready),
    .io_enq_valid(inst_q_io_enq_valid),
    .io_enq_bits(inst_q_io_enq_bits),
    .io_deq_ready(inst_q_io_deq_ready),
    .io_deq_valid(inst_q_io_deq_valid),
    .io_deq_bits(inst_q_io_deq_bits)
  );
  LoadDecode dec ( // @[Load.scala 52:19:@4719.4]
    .io_inst(dec_io_inst),
    .io_push_next(dec_io_push_next),
    .io_pop_next(dec_io_pop_next),
    .io_isInput(dec_io_isInput),
    .io_isWeight(dec_io_isWeight),
    .io_isSync(dec_io_isSync)
  );
  TensorLoad tensorLoad_0 ( // @[Load.scala 57:47:@4723.4]
    .clock(tensorLoad_0_clock),
    .reset(tensorLoad_0_reset),
    .io_start(tensorLoad_0_io_start),
    .io_done(tensorLoad_0_io_done),
    .io_inst(tensorLoad_0_io_inst),
    .io_baddr(tensorLoad_0_io_baddr),
    .io_vme_rd_cmd_ready(tensorLoad_0_io_vme_rd_cmd_ready),
    .io_vme_rd_cmd_valid(tensorLoad_0_io_vme_rd_cmd_valid),
    .io_vme_rd_cmd_bits_addr(tensorLoad_0_io_vme_rd_cmd_bits_addr),
    .io_vme_rd_cmd_bits_len(tensorLoad_0_io_vme_rd_cmd_bits_len),
    .io_vme_rd_data_ready(tensorLoad_0_io_vme_rd_data_ready),
    .io_vme_rd_data_valid(tensorLoad_0_io_vme_rd_data_valid),
    .io_vme_rd_data_bits(tensorLoad_0_io_vme_rd_data_bits),
    .io_tensor_rd_idx_valid(tensorLoad_0_io_tensor_rd_idx_valid),
    .io_tensor_rd_idx_bits(tensorLoad_0_io_tensor_rd_idx_bits),
    .io_tensor_rd_data_valid(tensorLoad_0_io_tensor_rd_data_valid),
    .io_tensor_rd_data_bits_0_0(tensorLoad_0_io_tensor_rd_data_bits_0_0),
    .io_tensor_rd_data_bits_0_1(tensorLoad_0_io_tensor_rd_data_bits_0_1),
    .io_tensor_rd_data_bits_0_2(tensorLoad_0_io_tensor_rd_data_bits_0_2),
    .io_tensor_rd_data_bits_0_3(tensorLoad_0_io_tensor_rd_data_bits_0_3),
    .io_tensor_rd_data_bits_0_4(tensorLoad_0_io_tensor_rd_data_bits_0_4),
    .io_tensor_rd_data_bits_0_5(tensorLoad_0_io_tensor_rd_data_bits_0_5),
    .io_tensor_rd_data_bits_0_6(tensorLoad_0_io_tensor_rd_data_bits_0_6),
    .io_tensor_rd_data_bits_0_7(tensorLoad_0_io_tensor_rd_data_bits_0_7),
    .io_tensor_rd_data_bits_0_8(tensorLoad_0_io_tensor_rd_data_bits_0_8),
    .io_tensor_rd_data_bits_0_9(tensorLoad_0_io_tensor_rd_data_bits_0_9),
    .io_tensor_rd_data_bits_0_10(tensorLoad_0_io_tensor_rd_data_bits_0_10),
    .io_tensor_rd_data_bits_0_11(tensorLoad_0_io_tensor_rd_data_bits_0_11),
    .io_tensor_rd_data_bits_0_12(tensorLoad_0_io_tensor_rd_data_bits_0_12),
    .io_tensor_rd_data_bits_0_13(tensorLoad_0_io_tensor_rd_data_bits_0_13),
    .io_tensor_rd_data_bits_0_14(tensorLoad_0_io_tensor_rd_data_bits_0_14),
    .io_tensor_rd_data_bits_0_15(tensorLoad_0_io_tensor_rd_data_bits_0_15)
  );
  TensorLoad_1 tensorLoad_1 ( // @[Load.scala 57:47:@4726.4]
    .clock(tensorLoad_1_clock),
    .reset(tensorLoad_1_reset),
    .io_start(tensorLoad_1_io_start),
    .io_done(tensorLoad_1_io_done),
    .io_inst(tensorLoad_1_io_inst),
    .io_baddr(tensorLoad_1_io_baddr),
    .io_vme_rd_cmd_ready(tensorLoad_1_io_vme_rd_cmd_ready),
    .io_vme_rd_cmd_valid(tensorLoad_1_io_vme_rd_cmd_valid),
    .io_vme_rd_cmd_bits_addr(tensorLoad_1_io_vme_rd_cmd_bits_addr),
    .io_vme_rd_cmd_bits_len(tensorLoad_1_io_vme_rd_cmd_bits_len),
    .io_vme_rd_data_ready(tensorLoad_1_io_vme_rd_data_ready),
    .io_vme_rd_data_valid(tensorLoad_1_io_vme_rd_data_valid),
    .io_vme_rd_data_bits(tensorLoad_1_io_vme_rd_data_bits),
    .io_tensor_rd_idx_valid(tensorLoad_1_io_tensor_rd_idx_valid),
    .io_tensor_rd_idx_bits(tensorLoad_1_io_tensor_rd_idx_bits),
    .io_tensor_rd_data_valid(tensorLoad_1_io_tensor_rd_data_valid),
    .io_tensor_rd_data_bits_0_0(tensorLoad_1_io_tensor_rd_data_bits_0_0),
    .io_tensor_rd_data_bits_0_1(tensorLoad_1_io_tensor_rd_data_bits_0_1),
    .io_tensor_rd_data_bits_0_2(tensorLoad_1_io_tensor_rd_data_bits_0_2),
    .io_tensor_rd_data_bits_0_3(tensorLoad_1_io_tensor_rd_data_bits_0_3),
    .io_tensor_rd_data_bits_0_4(tensorLoad_1_io_tensor_rd_data_bits_0_4),
    .io_tensor_rd_data_bits_0_5(tensorLoad_1_io_tensor_rd_data_bits_0_5),
    .io_tensor_rd_data_bits_0_6(tensorLoad_1_io_tensor_rd_data_bits_0_6),
    .io_tensor_rd_data_bits_0_7(tensorLoad_1_io_tensor_rd_data_bits_0_7),
    .io_tensor_rd_data_bits_0_8(tensorLoad_1_io_tensor_rd_data_bits_0_8),
    .io_tensor_rd_data_bits_0_9(tensorLoad_1_io_tensor_rd_data_bits_0_9),
    .io_tensor_rd_data_bits_0_10(tensorLoad_1_io_tensor_rd_data_bits_0_10),
    .io_tensor_rd_data_bits_0_11(tensorLoad_1_io_tensor_rd_data_bits_0_11),
    .io_tensor_rd_data_bits_0_12(tensorLoad_1_io_tensor_rd_data_bits_0_12),
    .io_tensor_rd_data_bits_0_13(tensorLoad_1_io_tensor_rd_data_bits_0_13),
    .io_tensor_rd_data_bits_0_14(tensorLoad_1_io_tensor_rd_data_bits_0_14),
    .io_tensor_rd_data_bits_0_15(tensorLoad_1_io_tensor_rd_data_bits_0_15),
    .io_tensor_rd_data_bits_1_0(tensorLoad_1_io_tensor_rd_data_bits_1_0),
    .io_tensor_rd_data_bits_1_1(tensorLoad_1_io_tensor_rd_data_bits_1_1),
    .io_tensor_rd_data_bits_1_2(tensorLoad_1_io_tensor_rd_data_bits_1_2),
    .io_tensor_rd_data_bits_1_3(tensorLoad_1_io_tensor_rd_data_bits_1_3),
    .io_tensor_rd_data_bits_1_4(tensorLoad_1_io_tensor_rd_data_bits_1_4),
    .io_tensor_rd_data_bits_1_5(tensorLoad_1_io_tensor_rd_data_bits_1_5),
    .io_tensor_rd_data_bits_1_6(tensorLoad_1_io_tensor_rd_data_bits_1_6),
    .io_tensor_rd_data_bits_1_7(tensorLoad_1_io_tensor_rd_data_bits_1_7),
    .io_tensor_rd_data_bits_1_8(tensorLoad_1_io_tensor_rd_data_bits_1_8),
    .io_tensor_rd_data_bits_1_9(tensorLoad_1_io_tensor_rd_data_bits_1_9),
    .io_tensor_rd_data_bits_1_10(tensorLoad_1_io_tensor_rd_data_bits_1_10),
    .io_tensor_rd_data_bits_1_11(tensorLoad_1_io_tensor_rd_data_bits_1_11),
    .io_tensor_rd_data_bits_1_12(tensorLoad_1_io_tensor_rd_data_bits_1_12),
    .io_tensor_rd_data_bits_1_13(tensorLoad_1_io_tensor_rd_data_bits_1_13),
    .io_tensor_rd_data_bits_1_14(tensorLoad_1_io_tensor_rd_data_bits_1_14),
    .io_tensor_rd_data_bits_1_15(tensorLoad_1_io_tensor_rd_data_bits_1_15),
    .io_tensor_rd_data_bits_2_0(tensorLoad_1_io_tensor_rd_data_bits_2_0),
    .io_tensor_rd_data_bits_2_1(tensorLoad_1_io_tensor_rd_data_bits_2_1),
    .io_tensor_rd_data_bits_2_2(tensorLoad_1_io_tensor_rd_data_bits_2_2),
    .io_tensor_rd_data_bits_2_3(tensorLoad_1_io_tensor_rd_data_bits_2_3),
    .io_tensor_rd_data_bits_2_4(tensorLoad_1_io_tensor_rd_data_bits_2_4),
    .io_tensor_rd_data_bits_2_5(tensorLoad_1_io_tensor_rd_data_bits_2_5),
    .io_tensor_rd_data_bits_2_6(tensorLoad_1_io_tensor_rd_data_bits_2_6),
    .io_tensor_rd_data_bits_2_7(tensorLoad_1_io_tensor_rd_data_bits_2_7),
    .io_tensor_rd_data_bits_2_8(tensorLoad_1_io_tensor_rd_data_bits_2_8),
    .io_tensor_rd_data_bits_2_9(tensorLoad_1_io_tensor_rd_data_bits_2_9),
    .io_tensor_rd_data_bits_2_10(tensorLoad_1_io_tensor_rd_data_bits_2_10),
    .io_tensor_rd_data_bits_2_11(tensorLoad_1_io_tensor_rd_data_bits_2_11),
    .io_tensor_rd_data_bits_2_12(tensorLoad_1_io_tensor_rd_data_bits_2_12),
    .io_tensor_rd_data_bits_2_13(tensorLoad_1_io_tensor_rd_data_bits_2_13),
    .io_tensor_rd_data_bits_2_14(tensorLoad_1_io_tensor_rd_data_bits_2_14),
    .io_tensor_rd_data_bits_2_15(tensorLoad_1_io_tensor_rd_data_bits_2_15),
    .io_tensor_rd_data_bits_3_0(tensorLoad_1_io_tensor_rd_data_bits_3_0),
    .io_tensor_rd_data_bits_3_1(tensorLoad_1_io_tensor_rd_data_bits_3_1),
    .io_tensor_rd_data_bits_3_2(tensorLoad_1_io_tensor_rd_data_bits_3_2),
    .io_tensor_rd_data_bits_3_3(tensorLoad_1_io_tensor_rd_data_bits_3_3),
    .io_tensor_rd_data_bits_3_4(tensorLoad_1_io_tensor_rd_data_bits_3_4),
    .io_tensor_rd_data_bits_3_5(tensorLoad_1_io_tensor_rd_data_bits_3_5),
    .io_tensor_rd_data_bits_3_6(tensorLoad_1_io_tensor_rd_data_bits_3_6),
    .io_tensor_rd_data_bits_3_7(tensorLoad_1_io_tensor_rd_data_bits_3_7),
    .io_tensor_rd_data_bits_3_8(tensorLoad_1_io_tensor_rd_data_bits_3_8),
    .io_tensor_rd_data_bits_3_9(tensorLoad_1_io_tensor_rd_data_bits_3_9),
    .io_tensor_rd_data_bits_3_10(tensorLoad_1_io_tensor_rd_data_bits_3_10),
    .io_tensor_rd_data_bits_3_11(tensorLoad_1_io_tensor_rd_data_bits_3_11),
    .io_tensor_rd_data_bits_3_12(tensorLoad_1_io_tensor_rd_data_bits_3_12),
    .io_tensor_rd_data_bits_3_13(tensorLoad_1_io_tensor_rd_data_bits_3_13),
    .io_tensor_rd_data_bits_3_14(tensorLoad_1_io_tensor_rd_data_bits_3_14),
    .io_tensor_rd_data_bits_3_15(tensorLoad_1_io_tensor_rd_data_bits_3_15),
    .io_tensor_rd_data_bits_4_0(tensorLoad_1_io_tensor_rd_data_bits_4_0),
    .io_tensor_rd_data_bits_4_1(tensorLoad_1_io_tensor_rd_data_bits_4_1),
    .io_tensor_rd_data_bits_4_2(tensorLoad_1_io_tensor_rd_data_bits_4_2),
    .io_tensor_rd_data_bits_4_3(tensorLoad_1_io_tensor_rd_data_bits_4_3),
    .io_tensor_rd_data_bits_4_4(tensorLoad_1_io_tensor_rd_data_bits_4_4),
    .io_tensor_rd_data_bits_4_5(tensorLoad_1_io_tensor_rd_data_bits_4_5),
    .io_tensor_rd_data_bits_4_6(tensorLoad_1_io_tensor_rd_data_bits_4_6),
    .io_tensor_rd_data_bits_4_7(tensorLoad_1_io_tensor_rd_data_bits_4_7),
    .io_tensor_rd_data_bits_4_8(tensorLoad_1_io_tensor_rd_data_bits_4_8),
    .io_tensor_rd_data_bits_4_9(tensorLoad_1_io_tensor_rd_data_bits_4_9),
    .io_tensor_rd_data_bits_4_10(tensorLoad_1_io_tensor_rd_data_bits_4_10),
    .io_tensor_rd_data_bits_4_11(tensorLoad_1_io_tensor_rd_data_bits_4_11),
    .io_tensor_rd_data_bits_4_12(tensorLoad_1_io_tensor_rd_data_bits_4_12),
    .io_tensor_rd_data_bits_4_13(tensorLoad_1_io_tensor_rd_data_bits_4_13),
    .io_tensor_rd_data_bits_4_14(tensorLoad_1_io_tensor_rd_data_bits_4_14),
    .io_tensor_rd_data_bits_4_15(tensorLoad_1_io_tensor_rd_data_bits_4_15),
    .io_tensor_rd_data_bits_5_0(tensorLoad_1_io_tensor_rd_data_bits_5_0),
    .io_tensor_rd_data_bits_5_1(tensorLoad_1_io_tensor_rd_data_bits_5_1),
    .io_tensor_rd_data_bits_5_2(tensorLoad_1_io_tensor_rd_data_bits_5_2),
    .io_tensor_rd_data_bits_5_3(tensorLoad_1_io_tensor_rd_data_bits_5_3),
    .io_tensor_rd_data_bits_5_4(tensorLoad_1_io_tensor_rd_data_bits_5_4),
    .io_tensor_rd_data_bits_5_5(tensorLoad_1_io_tensor_rd_data_bits_5_5),
    .io_tensor_rd_data_bits_5_6(tensorLoad_1_io_tensor_rd_data_bits_5_6),
    .io_tensor_rd_data_bits_5_7(tensorLoad_1_io_tensor_rd_data_bits_5_7),
    .io_tensor_rd_data_bits_5_8(tensorLoad_1_io_tensor_rd_data_bits_5_8),
    .io_tensor_rd_data_bits_5_9(tensorLoad_1_io_tensor_rd_data_bits_5_9),
    .io_tensor_rd_data_bits_5_10(tensorLoad_1_io_tensor_rd_data_bits_5_10),
    .io_tensor_rd_data_bits_5_11(tensorLoad_1_io_tensor_rd_data_bits_5_11),
    .io_tensor_rd_data_bits_5_12(tensorLoad_1_io_tensor_rd_data_bits_5_12),
    .io_tensor_rd_data_bits_5_13(tensorLoad_1_io_tensor_rd_data_bits_5_13),
    .io_tensor_rd_data_bits_5_14(tensorLoad_1_io_tensor_rd_data_bits_5_14),
    .io_tensor_rd_data_bits_5_15(tensorLoad_1_io_tensor_rd_data_bits_5_15),
    .io_tensor_rd_data_bits_6_0(tensorLoad_1_io_tensor_rd_data_bits_6_0),
    .io_tensor_rd_data_bits_6_1(tensorLoad_1_io_tensor_rd_data_bits_6_1),
    .io_tensor_rd_data_bits_6_2(tensorLoad_1_io_tensor_rd_data_bits_6_2),
    .io_tensor_rd_data_bits_6_3(tensorLoad_1_io_tensor_rd_data_bits_6_3),
    .io_tensor_rd_data_bits_6_4(tensorLoad_1_io_tensor_rd_data_bits_6_4),
    .io_tensor_rd_data_bits_6_5(tensorLoad_1_io_tensor_rd_data_bits_6_5),
    .io_tensor_rd_data_bits_6_6(tensorLoad_1_io_tensor_rd_data_bits_6_6),
    .io_tensor_rd_data_bits_6_7(tensorLoad_1_io_tensor_rd_data_bits_6_7),
    .io_tensor_rd_data_bits_6_8(tensorLoad_1_io_tensor_rd_data_bits_6_8),
    .io_tensor_rd_data_bits_6_9(tensorLoad_1_io_tensor_rd_data_bits_6_9),
    .io_tensor_rd_data_bits_6_10(tensorLoad_1_io_tensor_rd_data_bits_6_10),
    .io_tensor_rd_data_bits_6_11(tensorLoad_1_io_tensor_rd_data_bits_6_11),
    .io_tensor_rd_data_bits_6_12(tensorLoad_1_io_tensor_rd_data_bits_6_12),
    .io_tensor_rd_data_bits_6_13(tensorLoad_1_io_tensor_rd_data_bits_6_13),
    .io_tensor_rd_data_bits_6_14(tensorLoad_1_io_tensor_rd_data_bits_6_14),
    .io_tensor_rd_data_bits_6_15(tensorLoad_1_io_tensor_rd_data_bits_6_15),
    .io_tensor_rd_data_bits_7_0(tensorLoad_1_io_tensor_rd_data_bits_7_0),
    .io_tensor_rd_data_bits_7_1(tensorLoad_1_io_tensor_rd_data_bits_7_1),
    .io_tensor_rd_data_bits_7_2(tensorLoad_1_io_tensor_rd_data_bits_7_2),
    .io_tensor_rd_data_bits_7_3(tensorLoad_1_io_tensor_rd_data_bits_7_3),
    .io_tensor_rd_data_bits_7_4(tensorLoad_1_io_tensor_rd_data_bits_7_4),
    .io_tensor_rd_data_bits_7_5(tensorLoad_1_io_tensor_rd_data_bits_7_5),
    .io_tensor_rd_data_bits_7_6(tensorLoad_1_io_tensor_rd_data_bits_7_6),
    .io_tensor_rd_data_bits_7_7(tensorLoad_1_io_tensor_rd_data_bits_7_7),
    .io_tensor_rd_data_bits_7_8(tensorLoad_1_io_tensor_rd_data_bits_7_8),
    .io_tensor_rd_data_bits_7_9(tensorLoad_1_io_tensor_rd_data_bits_7_9),
    .io_tensor_rd_data_bits_7_10(tensorLoad_1_io_tensor_rd_data_bits_7_10),
    .io_tensor_rd_data_bits_7_11(tensorLoad_1_io_tensor_rd_data_bits_7_11),
    .io_tensor_rd_data_bits_7_12(tensorLoad_1_io_tensor_rd_data_bits_7_12),
    .io_tensor_rd_data_bits_7_13(tensorLoad_1_io_tensor_rd_data_bits_7_13),
    .io_tensor_rd_data_bits_7_14(tensorLoad_1_io_tensor_rd_data_bits_7_14),
    .io_tensor_rd_data_bits_7_15(tensorLoad_1_io_tensor_rd_data_bits_7_15),
    .io_tensor_rd_data_bits_8_0(tensorLoad_1_io_tensor_rd_data_bits_8_0),
    .io_tensor_rd_data_bits_8_1(tensorLoad_1_io_tensor_rd_data_bits_8_1),
    .io_tensor_rd_data_bits_8_2(tensorLoad_1_io_tensor_rd_data_bits_8_2),
    .io_tensor_rd_data_bits_8_3(tensorLoad_1_io_tensor_rd_data_bits_8_3),
    .io_tensor_rd_data_bits_8_4(tensorLoad_1_io_tensor_rd_data_bits_8_4),
    .io_tensor_rd_data_bits_8_5(tensorLoad_1_io_tensor_rd_data_bits_8_5),
    .io_tensor_rd_data_bits_8_6(tensorLoad_1_io_tensor_rd_data_bits_8_6),
    .io_tensor_rd_data_bits_8_7(tensorLoad_1_io_tensor_rd_data_bits_8_7),
    .io_tensor_rd_data_bits_8_8(tensorLoad_1_io_tensor_rd_data_bits_8_8),
    .io_tensor_rd_data_bits_8_9(tensorLoad_1_io_tensor_rd_data_bits_8_9),
    .io_tensor_rd_data_bits_8_10(tensorLoad_1_io_tensor_rd_data_bits_8_10),
    .io_tensor_rd_data_bits_8_11(tensorLoad_1_io_tensor_rd_data_bits_8_11),
    .io_tensor_rd_data_bits_8_12(tensorLoad_1_io_tensor_rd_data_bits_8_12),
    .io_tensor_rd_data_bits_8_13(tensorLoad_1_io_tensor_rd_data_bits_8_13),
    .io_tensor_rd_data_bits_8_14(tensorLoad_1_io_tensor_rd_data_bits_8_14),
    .io_tensor_rd_data_bits_8_15(tensorLoad_1_io_tensor_rd_data_bits_8_15),
    .io_tensor_rd_data_bits_9_0(tensorLoad_1_io_tensor_rd_data_bits_9_0),
    .io_tensor_rd_data_bits_9_1(tensorLoad_1_io_tensor_rd_data_bits_9_1),
    .io_tensor_rd_data_bits_9_2(tensorLoad_1_io_tensor_rd_data_bits_9_2),
    .io_tensor_rd_data_bits_9_3(tensorLoad_1_io_tensor_rd_data_bits_9_3),
    .io_tensor_rd_data_bits_9_4(tensorLoad_1_io_tensor_rd_data_bits_9_4),
    .io_tensor_rd_data_bits_9_5(tensorLoad_1_io_tensor_rd_data_bits_9_5),
    .io_tensor_rd_data_bits_9_6(tensorLoad_1_io_tensor_rd_data_bits_9_6),
    .io_tensor_rd_data_bits_9_7(tensorLoad_1_io_tensor_rd_data_bits_9_7),
    .io_tensor_rd_data_bits_9_8(tensorLoad_1_io_tensor_rd_data_bits_9_8),
    .io_tensor_rd_data_bits_9_9(tensorLoad_1_io_tensor_rd_data_bits_9_9),
    .io_tensor_rd_data_bits_9_10(tensorLoad_1_io_tensor_rd_data_bits_9_10),
    .io_tensor_rd_data_bits_9_11(tensorLoad_1_io_tensor_rd_data_bits_9_11),
    .io_tensor_rd_data_bits_9_12(tensorLoad_1_io_tensor_rd_data_bits_9_12),
    .io_tensor_rd_data_bits_9_13(tensorLoad_1_io_tensor_rd_data_bits_9_13),
    .io_tensor_rd_data_bits_9_14(tensorLoad_1_io_tensor_rd_data_bits_9_14),
    .io_tensor_rd_data_bits_9_15(tensorLoad_1_io_tensor_rd_data_bits_9_15),
    .io_tensor_rd_data_bits_10_0(tensorLoad_1_io_tensor_rd_data_bits_10_0),
    .io_tensor_rd_data_bits_10_1(tensorLoad_1_io_tensor_rd_data_bits_10_1),
    .io_tensor_rd_data_bits_10_2(tensorLoad_1_io_tensor_rd_data_bits_10_2),
    .io_tensor_rd_data_bits_10_3(tensorLoad_1_io_tensor_rd_data_bits_10_3),
    .io_tensor_rd_data_bits_10_4(tensorLoad_1_io_tensor_rd_data_bits_10_4),
    .io_tensor_rd_data_bits_10_5(tensorLoad_1_io_tensor_rd_data_bits_10_5),
    .io_tensor_rd_data_bits_10_6(tensorLoad_1_io_tensor_rd_data_bits_10_6),
    .io_tensor_rd_data_bits_10_7(tensorLoad_1_io_tensor_rd_data_bits_10_7),
    .io_tensor_rd_data_bits_10_8(tensorLoad_1_io_tensor_rd_data_bits_10_8),
    .io_tensor_rd_data_bits_10_9(tensorLoad_1_io_tensor_rd_data_bits_10_9),
    .io_tensor_rd_data_bits_10_10(tensorLoad_1_io_tensor_rd_data_bits_10_10),
    .io_tensor_rd_data_bits_10_11(tensorLoad_1_io_tensor_rd_data_bits_10_11),
    .io_tensor_rd_data_bits_10_12(tensorLoad_1_io_tensor_rd_data_bits_10_12),
    .io_tensor_rd_data_bits_10_13(tensorLoad_1_io_tensor_rd_data_bits_10_13),
    .io_tensor_rd_data_bits_10_14(tensorLoad_1_io_tensor_rd_data_bits_10_14),
    .io_tensor_rd_data_bits_10_15(tensorLoad_1_io_tensor_rd_data_bits_10_15),
    .io_tensor_rd_data_bits_11_0(tensorLoad_1_io_tensor_rd_data_bits_11_0),
    .io_tensor_rd_data_bits_11_1(tensorLoad_1_io_tensor_rd_data_bits_11_1),
    .io_tensor_rd_data_bits_11_2(tensorLoad_1_io_tensor_rd_data_bits_11_2),
    .io_tensor_rd_data_bits_11_3(tensorLoad_1_io_tensor_rd_data_bits_11_3),
    .io_tensor_rd_data_bits_11_4(tensorLoad_1_io_tensor_rd_data_bits_11_4),
    .io_tensor_rd_data_bits_11_5(tensorLoad_1_io_tensor_rd_data_bits_11_5),
    .io_tensor_rd_data_bits_11_6(tensorLoad_1_io_tensor_rd_data_bits_11_6),
    .io_tensor_rd_data_bits_11_7(tensorLoad_1_io_tensor_rd_data_bits_11_7),
    .io_tensor_rd_data_bits_11_8(tensorLoad_1_io_tensor_rd_data_bits_11_8),
    .io_tensor_rd_data_bits_11_9(tensorLoad_1_io_tensor_rd_data_bits_11_9),
    .io_tensor_rd_data_bits_11_10(tensorLoad_1_io_tensor_rd_data_bits_11_10),
    .io_tensor_rd_data_bits_11_11(tensorLoad_1_io_tensor_rd_data_bits_11_11),
    .io_tensor_rd_data_bits_11_12(tensorLoad_1_io_tensor_rd_data_bits_11_12),
    .io_tensor_rd_data_bits_11_13(tensorLoad_1_io_tensor_rd_data_bits_11_13),
    .io_tensor_rd_data_bits_11_14(tensorLoad_1_io_tensor_rd_data_bits_11_14),
    .io_tensor_rd_data_bits_11_15(tensorLoad_1_io_tensor_rd_data_bits_11_15),
    .io_tensor_rd_data_bits_12_0(tensorLoad_1_io_tensor_rd_data_bits_12_0),
    .io_tensor_rd_data_bits_12_1(tensorLoad_1_io_tensor_rd_data_bits_12_1),
    .io_tensor_rd_data_bits_12_2(tensorLoad_1_io_tensor_rd_data_bits_12_2),
    .io_tensor_rd_data_bits_12_3(tensorLoad_1_io_tensor_rd_data_bits_12_3),
    .io_tensor_rd_data_bits_12_4(tensorLoad_1_io_tensor_rd_data_bits_12_4),
    .io_tensor_rd_data_bits_12_5(tensorLoad_1_io_tensor_rd_data_bits_12_5),
    .io_tensor_rd_data_bits_12_6(tensorLoad_1_io_tensor_rd_data_bits_12_6),
    .io_tensor_rd_data_bits_12_7(tensorLoad_1_io_tensor_rd_data_bits_12_7),
    .io_tensor_rd_data_bits_12_8(tensorLoad_1_io_tensor_rd_data_bits_12_8),
    .io_tensor_rd_data_bits_12_9(tensorLoad_1_io_tensor_rd_data_bits_12_9),
    .io_tensor_rd_data_bits_12_10(tensorLoad_1_io_tensor_rd_data_bits_12_10),
    .io_tensor_rd_data_bits_12_11(tensorLoad_1_io_tensor_rd_data_bits_12_11),
    .io_tensor_rd_data_bits_12_12(tensorLoad_1_io_tensor_rd_data_bits_12_12),
    .io_tensor_rd_data_bits_12_13(tensorLoad_1_io_tensor_rd_data_bits_12_13),
    .io_tensor_rd_data_bits_12_14(tensorLoad_1_io_tensor_rd_data_bits_12_14),
    .io_tensor_rd_data_bits_12_15(tensorLoad_1_io_tensor_rd_data_bits_12_15),
    .io_tensor_rd_data_bits_13_0(tensorLoad_1_io_tensor_rd_data_bits_13_0),
    .io_tensor_rd_data_bits_13_1(tensorLoad_1_io_tensor_rd_data_bits_13_1),
    .io_tensor_rd_data_bits_13_2(tensorLoad_1_io_tensor_rd_data_bits_13_2),
    .io_tensor_rd_data_bits_13_3(tensorLoad_1_io_tensor_rd_data_bits_13_3),
    .io_tensor_rd_data_bits_13_4(tensorLoad_1_io_tensor_rd_data_bits_13_4),
    .io_tensor_rd_data_bits_13_5(tensorLoad_1_io_tensor_rd_data_bits_13_5),
    .io_tensor_rd_data_bits_13_6(tensorLoad_1_io_tensor_rd_data_bits_13_6),
    .io_tensor_rd_data_bits_13_7(tensorLoad_1_io_tensor_rd_data_bits_13_7),
    .io_tensor_rd_data_bits_13_8(tensorLoad_1_io_tensor_rd_data_bits_13_8),
    .io_tensor_rd_data_bits_13_9(tensorLoad_1_io_tensor_rd_data_bits_13_9),
    .io_tensor_rd_data_bits_13_10(tensorLoad_1_io_tensor_rd_data_bits_13_10),
    .io_tensor_rd_data_bits_13_11(tensorLoad_1_io_tensor_rd_data_bits_13_11),
    .io_tensor_rd_data_bits_13_12(tensorLoad_1_io_tensor_rd_data_bits_13_12),
    .io_tensor_rd_data_bits_13_13(tensorLoad_1_io_tensor_rd_data_bits_13_13),
    .io_tensor_rd_data_bits_13_14(tensorLoad_1_io_tensor_rd_data_bits_13_14),
    .io_tensor_rd_data_bits_13_15(tensorLoad_1_io_tensor_rd_data_bits_13_15),
    .io_tensor_rd_data_bits_14_0(tensorLoad_1_io_tensor_rd_data_bits_14_0),
    .io_tensor_rd_data_bits_14_1(tensorLoad_1_io_tensor_rd_data_bits_14_1),
    .io_tensor_rd_data_bits_14_2(tensorLoad_1_io_tensor_rd_data_bits_14_2),
    .io_tensor_rd_data_bits_14_3(tensorLoad_1_io_tensor_rd_data_bits_14_3),
    .io_tensor_rd_data_bits_14_4(tensorLoad_1_io_tensor_rd_data_bits_14_4),
    .io_tensor_rd_data_bits_14_5(tensorLoad_1_io_tensor_rd_data_bits_14_5),
    .io_tensor_rd_data_bits_14_6(tensorLoad_1_io_tensor_rd_data_bits_14_6),
    .io_tensor_rd_data_bits_14_7(tensorLoad_1_io_tensor_rd_data_bits_14_7),
    .io_tensor_rd_data_bits_14_8(tensorLoad_1_io_tensor_rd_data_bits_14_8),
    .io_tensor_rd_data_bits_14_9(tensorLoad_1_io_tensor_rd_data_bits_14_9),
    .io_tensor_rd_data_bits_14_10(tensorLoad_1_io_tensor_rd_data_bits_14_10),
    .io_tensor_rd_data_bits_14_11(tensorLoad_1_io_tensor_rd_data_bits_14_11),
    .io_tensor_rd_data_bits_14_12(tensorLoad_1_io_tensor_rd_data_bits_14_12),
    .io_tensor_rd_data_bits_14_13(tensorLoad_1_io_tensor_rd_data_bits_14_13),
    .io_tensor_rd_data_bits_14_14(tensorLoad_1_io_tensor_rd_data_bits_14_14),
    .io_tensor_rd_data_bits_14_15(tensorLoad_1_io_tensor_rd_data_bits_14_15),
    .io_tensor_rd_data_bits_15_0(tensorLoad_1_io_tensor_rd_data_bits_15_0),
    .io_tensor_rd_data_bits_15_1(tensorLoad_1_io_tensor_rd_data_bits_15_1),
    .io_tensor_rd_data_bits_15_2(tensorLoad_1_io_tensor_rd_data_bits_15_2),
    .io_tensor_rd_data_bits_15_3(tensorLoad_1_io_tensor_rd_data_bits_15_3),
    .io_tensor_rd_data_bits_15_4(tensorLoad_1_io_tensor_rd_data_bits_15_4),
    .io_tensor_rd_data_bits_15_5(tensorLoad_1_io_tensor_rd_data_bits_15_5),
    .io_tensor_rd_data_bits_15_6(tensorLoad_1_io_tensor_rd_data_bits_15_6),
    .io_tensor_rd_data_bits_15_7(tensorLoad_1_io_tensor_rd_data_bits_15_7),
    .io_tensor_rd_data_bits_15_8(tensorLoad_1_io_tensor_rd_data_bits_15_8),
    .io_tensor_rd_data_bits_15_9(tensorLoad_1_io_tensor_rd_data_bits_15_9),
    .io_tensor_rd_data_bits_15_10(tensorLoad_1_io_tensor_rd_data_bits_15_10),
    .io_tensor_rd_data_bits_15_11(tensorLoad_1_io_tensor_rd_data_bits_15_11),
    .io_tensor_rd_data_bits_15_12(tensorLoad_1_io_tensor_rd_data_bits_15_12),
    .io_tensor_rd_data_bits_15_13(tensorLoad_1_io_tensor_rd_data_bits_15_13),
    .io_tensor_rd_data_bits_15_14(tensorLoad_1_io_tensor_rd_data_bits_15_14),
    .io_tensor_rd_data_bits_15_15(tensorLoad_1_io_tensor_rd_data_bits_15_15)
  );
  assign _T_4999 = dec_io_pop_next ? s_io_sready : 1'h1; // @[Load.scala 59:40:@4729.4]
  assign start = inst_q_io_deq_valid & _T_4999; // @[Load.scala 59:35:@4730.4]
  assign done = dec_io_isInput ? tensorLoad_0_io_done : tensorLoad_1_io_done; // @[Load.scala 60:17:@4731.4]
  assign _T_5000 = 2'h0 == state; // @[Conditional.scala 37:30:@4732.4]
  assign _T_5001 = dec_io_isInput | dec_io_isWeight; // @[Load.scala 68:37:@4739.10]
  assign _GEN_0 = _T_5001 ? 2'h2 : state; // @[Load.scala 68:57:@4740.10]
  assign _GEN_1 = dec_io_isSync ? 2'h1 : _GEN_0; // @[Load.scala 66:30:@4735.8]
  assign _GEN_2 = start ? _GEN_1 : state; // @[Load.scala 65:20:@4734.6]
  assign _T_5002 = 2'h1 == state; // @[Conditional.scala 37:30:@4746.6]
  assign _T_5003 = 2'h2 == state; // @[Conditional.scala 37:30:@4751.8]
  assign _GEN_3 = done ? 2'h0 : state; // @[Load.scala 77:19:@4753.10]
  assign _GEN_4 = _T_5003 ? _GEN_3 : state; // @[Conditional.scala 39:67:@4752.8]
  assign _GEN_5 = _T_5002 ? 2'h0 : _GEN_4; // @[Conditional.scala 39:67:@4747.6]
  assign _GEN_6 = _T_5000 ? _GEN_2 : _GEN_5; // @[Conditional.scala 40:58:@4733.4]
  assign _T_5004 = state == 2'h2; // @[Load.scala 85:33:@4760.4]
  assign _T_5005 = _T_5004 & done; // @[Load.scala 85:42:@4761.4]
  assign _T_5006 = state == 2'h1; // @[Load.scala 85:59:@4762.4]
  assign _T_5007 = _T_5005 | _T_5006; // @[Load.scala 85:50:@4763.4]
  assign _T_5008 = state == 2'h0; // @[Load.scala 93:37:@4765.4]
  assign _T_5009 = _T_5008 & start; // @[Load.scala 93:47:@4766.4]
  assign io_o_post = dec_io_push_next & _T_5007; // @[Load.scala 103:13:@5355.4]
  assign io_inst_ready = inst_q_io_enq_ready; // @[Load.scala 84:17:@4759.4]
  assign io_vme_rd_0_cmd_valid = tensorLoad_0_io_vme_rd_cmd_valid; // @[Load.scala 97:18:@4813.4]
  assign io_vme_rd_0_cmd_bits_addr = tensorLoad_0_io_vme_rd_cmd_bits_addr; // @[Load.scala 97:18:@4812.4]
  assign io_vme_rd_0_cmd_bits_len = tensorLoad_0_io_vme_rd_cmd_bits_len; // @[Load.scala 97:18:@4811.4]
  assign io_vme_rd_0_data_ready = tensorLoad_0_io_vme_rd_data_ready; // @[Load.scala 97:18:@4810.4]
  assign io_vme_rd_1_cmd_valid = tensorLoad_1_io_vme_rd_cmd_valid; // @[Load.scala 97:18:@5343.4]
  assign io_vme_rd_1_cmd_bits_addr = tensorLoad_1_io_vme_rd_cmd_bits_addr; // @[Load.scala 97:18:@5342.4]
  assign io_vme_rd_1_cmd_bits_len = tensorLoad_1_io_vme_rd_cmd_bits_len; // @[Load.scala 97:18:@5341.4]
  assign io_vme_rd_1_data_ready = tensorLoad_1_io_vme_rd_data_ready; // @[Load.scala 97:18:@5340.4]
  assign io_inp_rd_data_valid = tensorLoad_0_io_tensor_rd_data_valid; // @[Load.scala 96:29:@4805.4]
  assign io_inp_rd_data_bits_0_0 = tensorLoad_0_io_tensor_rd_data_bits_0_0; // @[Load.scala 96:29:@4789.4]
  assign io_inp_rd_data_bits_0_1 = tensorLoad_0_io_tensor_rd_data_bits_0_1; // @[Load.scala 96:29:@4790.4]
  assign io_inp_rd_data_bits_0_2 = tensorLoad_0_io_tensor_rd_data_bits_0_2; // @[Load.scala 96:29:@4791.4]
  assign io_inp_rd_data_bits_0_3 = tensorLoad_0_io_tensor_rd_data_bits_0_3; // @[Load.scala 96:29:@4792.4]
  assign io_inp_rd_data_bits_0_4 = tensorLoad_0_io_tensor_rd_data_bits_0_4; // @[Load.scala 96:29:@4793.4]
  assign io_inp_rd_data_bits_0_5 = tensorLoad_0_io_tensor_rd_data_bits_0_5; // @[Load.scala 96:29:@4794.4]
  assign io_inp_rd_data_bits_0_6 = tensorLoad_0_io_tensor_rd_data_bits_0_6; // @[Load.scala 96:29:@4795.4]
  assign io_inp_rd_data_bits_0_7 = tensorLoad_0_io_tensor_rd_data_bits_0_7; // @[Load.scala 96:29:@4796.4]
  assign io_inp_rd_data_bits_0_8 = tensorLoad_0_io_tensor_rd_data_bits_0_8; // @[Load.scala 96:29:@4797.4]
  assign io_inp_rd_data_bits_0_9 = tensorLoad_0_io_tensor_rd_data_bits_0_9; // @[Load.scala 96:29:@4798.4]
  assign io_inp_rd_data_bits_0_10 = tensorLoad_0_io_tensor_rd_data_bits_0_10; // @[Load.scala 96:29:@4799.4]
  assign io_inp_rd_data_bits_0_11 = tensorLoad_0_io_tensor_rd_data_bits_0_11; // @[Load.scala 96:29:@4800.4]
  assign io_inp_rd_data_bits_0_12 = tensorLoad_0_io_tensor_rd_data_bits_0_12; // @[Load.scala 96:29:@4801.4]
  assign io_inp_rd_data_bits_0_13 = tensorLoad_0_io_tensor_rd_data_bits_0_13; // @[Load.scala 96:29:@4802.4]
  assign io_inp_rd_data_bits_0_14 = tensorLoad_0_io_tensor_rd_data_bits_0_14; // @[Load.scala 96:29:@4803.4]
  assign io_inp_rd_data_bits_0_15 = tensorLoad_0_io_tensor_rd_data_bits_0_15; // @[Load.scala 96:29:@4804.4]
  assign io_wgt_rd_data_valid = tensorLoad_1_io_tensor_rd_data_valid; // @[Load.scala 96:29:@5335.4]
  assign io_wgt_rd_data_bits_0_0 = tensorLoad_1_io_tensor_rd_data_bits_0_0; // @[Load.scala 96:29:@5079.4]
  assign io_wgt_rd_data_bits_0_1 = tensorLoad_1_io_tensor_rd_data_bits_0_1; // @[Load.scala 96:29:@5080.4]
  assign io_wgt_rd_data_bits_0_2 = tensorLoad_1_io_tensor_rd_data_bits_0_2; // @[Load.scala 96:29:@5081.4]
  assign io_wgt_rd_data_bits_0_3 = tensorLoad_1_io_tensor_rd_data_bits_0_3; // @[Load.scala 96:29:@5082.4]
  assign io_wgt_rd_data_bits_0_4 = tensorLoad_1_io_tensor_rd_data_bits_0_4; // @[Load.scala 96:29:@5083.4]
  assign io_wgt_rd_data_bits_0_5 = tensorLoad_1_io_tensor_rd_data_bits_0_5; // @[Load.scala 96:29:@5084.4]
  assign io_wgt_rd_data_bits_0_6 = tensorLoad_1_io_tensor_rd_data_bits_0_6; // @[Load.scala 96:29:@5085.4]
  assign io_wgt_rd_data_bits_0_7 = tensorLoad_1_io_tensor_rd_data_bits_0_7; // @[Load.scala 96:29:@5086.4]
  assign io_wgt_rd_data_bits_0_8 = tensorLoad_1_io_tensor_rd_data_bits_0_8; // @[Load.scala 96:29:@5087.4]
  assign io_wgt_rd_data_bits_0_9 = tensorLoad_1_io_tensor_rd_data_bits_0_9; // @[Load.scala 96:29:@5088.4]
  assign io_wgt_rd_data_bits_0_10 = tensorLoad_1_io_tensor_rd_data_bits_0_10; // @[Load.scala 96:29:@5089.4]
  assign io_wgt_rd_data_bits_0_11 = tensorLoad_1_io_tensor_rd_data_bits_0_11; // @[Load.scala 96:29:@5090.4]
  assign io_wgt_rd_data_bits_0_12 = tensorLoad_1_io_tensor_rd_data_bits_0_12; // @[Load.scala 96:29:@5091.4]
  assign io_wgt_rd_data_bits_0_13 = tensorLoad_1_io_tensor_rd_data_bits_0_13; // @[Load.scala 96:29:@5092.4]
  assign io_wgt_rd_data_bits_0_14 = tensorLoad_1_io_tensor_rd_data_bits_0_14; // @[Load.scala 96:29:@5093.4]
  assign io_wgt_rd_data_bits_0_15 = tensorLoad_1_io_tensor_rd_data_bits_0_15; // @[Load.scala 96:29:@5094.4]
  assign io_wgt_rd_data_bits_1_0 = tensorLoad_1_io_tensor_rd_data_bits_1_0; // @[Load.scala 96:29:@5095.4]
  assign io_wgt_rd_data_bits_1_1 = tensorLoad_1_io_tensor_rd_data_bits_1_1; // @[Load.scala 96:29:@5096.4]
  assign io_wgt_rd_data_bits_1_2 = tensorLoad_1_io_tensor_rd_data_bits_1_2; // @[Load.scala 96:29:@5097.4]
  assign io_wgt_rd_data_bits_1_3 = tensorLoad_1_io_tensor_rd_data_bits_1_3; // @[Load.scala 96:29:@5098.4]
  assign io_wgt_rd_data_bits_1_4 = tensorLoad_1_io_tensor_rd_data_bits_1_4; // @[Load.scala 96:29:@5099.4]
  assign io_wgt_rd_data_bits_1_5 = tensorLoad_1_io_tensor_rd_data_bits_1_5; // @[Load.scala 96:29:@5100.4]
  assign io_wgt_rd_data_bits_1_6 = tensorLoad_1_io_tensor_rd_data_bits_1_6; // @[Load.scala 96:29:@5101.4]
  assign io_wgt_rd_data_bits_1_7 = tensorLoad_1_io_tensor_rd_data_bits_1_7; // @[Load.scala 96:29:@5102.4]
  assign io_wgt_rd_data_bits_1_8 = tensorLoad_1_io_tensor_rd_data_bits_1_8; // @[Load.scala 96:29:@5103.4]
  assign io_wgt_rd_data_bits_1_9 = tensorLoad_1_io_tensor_rd_data_bits_1_9; // @[Load.scala 96:29:@5104.4]
  assign io_wgt_rd_data_bits_1_10 = tensorLoad_1_io_tensor_rd_data_bits_1_10; // @[Load.scala 96:29:@5105.4]
  assign io_wgt_rd_data_bits_1_11 = tensorLoad_1_io_tensor_rd_data_bits_1_11; // @[Load.scala 96:29:@5106.4]
  assign io_wgt_rd_data_bits_1_12 = tensorLoad_1_io_tensor_rd_data_bits_1_12; // @[Load.scala 96:29:@5107.4]
  assign io_wgt_rd_data_bits_1_13 = tensorLoad_1_io_tensor_rd_data_bits_1_13; // @[Load.scala 96:29:@5108.4]
  assign io_wgt_rd_data_bits_1_14 = tensorLoad_1_io_tensor_rd_data_bits_1_14; // @[Load.scala 96:29:@5109.4]
  assign io_wgt_rd_data_bits_1_15 = tensorLoad_1_io_tensor_rd_data_bits_1_15; // @[Load.scala 96:29:@5110.4]
  assign io_wgt_rd_data_bits_2_0 = tensorLoad_1_io_tensor_rd_data_bits_2_0; // @[Load.scala 96:29:@5111.4]
  assign io_wgt_rd_data_bits_2_1 = tensorLoad_1_io_tensor_rd_data_bits_2_1; // @[Load.scala 96:29:@5112.4]
  assign io_wgt_rd_data_bits_2_2 = tensorLoad_1_io_tensor_rd_data_bits_2_2; // @[Load.scala 96:29:@5113.4]
  assign io_wgt_rd_data_bits_2_3 = tensorLoad_1_io_tensor_rd_data_bits_2_3; // @[Load.scala 96:29:@5114.4]
  assign io_wgt_rd_data_bits_2_4 = tensorLoad_1_io_tensor_rd_data_bits_2_4; // @[Load.scala 96:29:@5115.4]
  assign io_wgt_rd_data_bits_2_5 = tensorLoad_1_io_tensor_rd_data_bits_2_5; // @[Load.scala 96:29:@5116.4]
  assign io_wgt_rd_data_bits_2_6 = tensorLoad_1_io_tensor_rd_data_bits_2_6; // @[Load.scala 96:29:@5117.4]
  assign io_wgt_rd_data_bits_2_7 = tensorLoad_1_io_tensor_rd_data_bits_2_7; // @[Load.scala 96:29:@5118.4]
  assign io_wgt_rd_data_bits_2_8 = tensorLoad_1_io_tensor_rd_data_bits_2_8; // @[Load.scala 96:29:@5119.4]
  assign io_wgt_rd_data_bits_2_9 = tensorLoad_1_io_tensor_rd_data_bits_2_9; // @[Load.scala 96:29:@5120.4]
  assign io_wgt_rd_data_bits_2_10 = tensorLoad_1_io_tensor_rd_data_bits_2_10; // @[Load.scala 96:29:@5121.4]
  assign io_wgt_rd_data_bits_2_11 = tensorLoad_1_io_tensor_rd_data_bits_2_11; // @[Load.scala 96:29:@5122.4]
  assign io_wgt_rd_data_bits_2_12 = tensorLoad_1_io_tensor_rd_data_bits_2_12; // @[Load.scala 96:29:@5123.4]
  assign io_wgt_rd_data_bits_2_13 = tensorLoad_1_io_tensor_rd_data_bits_2_13; // @[Load.scala 96:29:@5124.4]
  assign io_wgt_rd_data_bits_2_14 = tensorLoad_1_io_tensor_rd_data_bits_2_14; // @[Load.scala 96:29:@5125.4]
  assign io_wgt_rd_data_bits_2_15 = tensorLoad_1_io_tensor_rd_data_bits_2_15; // @[Load.scala 96:29:@5126.4]
  assign io_wgt_rd_data_bits_3_0 = tensorLoad_1_io_tensor_rd_data_bits_3_0; // @[Load.scala 96:29:@5127.4]
  assign io_wgt_rd_data_bits_3_1 = tensorLoad_1_io_tensor_rd_data_bits_3_1; // @[Load.scala 96:29:@5128.4]
  assign io_wgt_rd_data_bits_3_2 = tensorLoad_1_io_tensor_rd_data_bits_3_2; // @[Load.scala 96:29:@5129.4]
  assign io_wgt_rd_data_bits_3_3 = tensorLoad_1_io_tensor_rd_data_bits_3_3; // @[Load.scala 96:29:@5130.4]
  assign io_wgt_rd_data_bits_3_4 = tensorLoad_1_io_tensor_rd_data_bits_3_4; // @[Load.scala 96:29:@5131.4]
  assign io_wgt_rd_data_bits_3_5 = tensorLoad_1_io_tensor_rd_data_bits_3_5; // @[Load.scala 96:29:@5132.4]
  assign io_wgt_rd_data_bits_3_6 = tensorLoad_1_io_tensor_rd_data_bits_3_6; // @[Load.scala 96:29:@5133.4]
  assign io_wgt_rd_data_bits_3_7 = tensorLoad_1_io_tensor_rd_data_bits_3_7; // @[Load.scala 96:29:@5134.4]
  assign io_wgt_rd_data_bits_3_8 = tensorLoad_1_io_tensor_rd_data_bits_3_8; // @[Load.scala 96:29:@5135.4]
  assign io_wgt_rd_data_bits_3_9 = tensorLoad_1_io_tensor_rd_data_bits_3_9; // @[Load.scala 96:29:@5136.4]
  assign io_wgt_rd_data_bits_3_10 = tensorLoad_1_io_tensor_rd_data_bits_3_10; // @[Load.scala 96:29:@5137.4]
  assign io_wgt_rd_data_bits_3_11 = tensorLoad_1_io_tensor_rd_data_bits_3_11; // @[Load.scala 96:29:@5138.4]
  assign io_wgt_rd_data_bits_3_12 = tensorLoad_1_io_tensor_rd_data_bits_3_12; // @[Load.scala 96:29:@5139.4]
  assign io_wgt_rd_data_bits_3_13 = tensorLoad_1_io_tensor_rd_data_bits_3_13; // @[Load.scala 96:29:@5140.4]
  assign io_wgt_rd_data_bits_3_14 = tensorLoad_1_io_tensor_rd_data_bits_3_14; // @[Load.scala 96:29:@5141.4]
  assign io_wgt_rd_data_bits_3_15 = tensorLoad_1_io_tensor_rd_data_bits_3_15; // @[Load.scala 96:29:@5142.4]
  assign io_wgt_rd_data_bits_4_0 = tensorLoad_1_io_tensor_rd_data_bits_4_0; // @[Load.scala 96:29:@5143.4]
  assign io_wgt_rd_data_bits_4_1 = tensorLoad_1_io_tensor_rd_data_bits_4_1; // @[Load.scala 96:29:@5144.4]
  assign io_wgt_rd_data_bits_4_2 = tensorLoad_1_io_tensor_rd_data_bits_4_2; // @[Load.scala 96:29:@5145.4]
  assign io_wgt_rd_data_bits_4_3 = tensorLoad_1_io_tensor_rd_data_bits_4_3; // @[Load.scala 96:29:@5146.4]
  assign io_wgt_rd_data_bits_4_4 = tensorLoad_1_io_tensor_rd_data_bits_4_4; // @[Load.scala 96:29:@5147.4]
  assign io_wgt_rd_data_bits_4_5 = tensorLoad_1_io_tensor_rd_data_bits_4_5; // @[Load.scala 96:29:@5148.4]
  assign io_wgt_rd_data_bits_4_6 = tensorLoad_1_io_tensor_rd_data_bits_4_6; // @[Load.scala 96:29:@5149.4]
  assign io_wgt_rd_data_bits_4_7 = tensorLoad_1_io_tensor_rd_data_bits_4_7; // @[Load.scala 96:29:@5150.4]
  assign io_wgt_rd_data_bits_4_8 = tensorLoad_1_io_tensor_rd_data_bits_4_8; // @[Load.scala 96:29:@5151.4]
  assign io_wgt_rd_data_bits_4_9 = tensorLoad_1_io_tensor_rd_data_bits_4_9; // @[Load.scala 96:29:@5152.4]
  assign io_wgt_rd_data_bits_4_10 = tensorLoad_1_io_tensor_rd_data_bits_4_10; // @[Load.scala 96:29:@5153.4]
  assign io_wgt_rd_data_bits_4_11 = tensorLoad_1_io_tensor_rd_data_bits_4_11; // @[Load.scala 96:29:@5154.4]
  assign io_wgt_rd_data_bits_4_12 = tensorLoad_1_io_tensor_rd_data_bits_4_12; // @[Load.scala 96:29:@5155.4]
  assign io_wgt_rd_data_bits_4_13 = tensorLoad_1_io_tensor_rd_data_bits_4_13; // @[Load.scala 96:29:@5156.4]
  assign io_wgt_rd_data_bits_4_14 = tensorLoad_1_io_tensor_rd_data_bits_4_14; // @[Load.scala 96:29:@5157.4]
  assign io_wgt_rd_data_bits_4_15 = tensorLoad_1_io_tensor_rd_data_bits_4_15; // @[Load.scala 96:29:@5158.4]
  assign io_wgt_rd_data_bits_5_0 = tensorLoad_1_io_tensor_rd_data_bits_5_0; // @[Load.scala 96:29:@5159.4]
  assign io_wgt_rd_data_bits_5_1 = tensorLoad_1_io_tensor_rd_data_bits_5_1; // @[Load.scala 96:29:@5160.4]
  assign io_wgt_rd_data_bits_5_2 = tensorLoad_1_io_tensor_rd_data_bits_5_2; // @[Load.scala 96:29:@5161.4]
  assign io_wgt_rd_data_bits_5_3 = tensorLoad_1_io_tensor_rd_data_bits_5_3; // @[Load.scala 96:29:@5162.4]
  assign io_wgt_rd_data_bits_5_4 = tensorLoad_1_io_tensor_rd_data_bits_5_4; // @[Load.scala 96:29:@5163.4]
  assign io_wgt_rd_data_bits_5_5 = tensorLoad_1_io_tensor_rd_data_bits_5_5; // @[Load.scala 96:29:@5164.4]
  assign io_wgt_rd_data_bits_5_6 = tensorLoad_1_io_tensor_rd_data_bits_5_6; // @[Load.scala 96:29:@5165.4]
  assign io_wgt_rd_data_bits_5_7 = tensorLoad_1_io_tensor_rd_data_bits_5_7; // @[Load.scala 96:29:@5166.4]
  assign io_wgt_rd_data_bits_5_8 = tensorLoad_1_io_tensor_rd_data_bits_5_8; // @[Load.scala 96:29:@5167.4]
  assign io_wgt_rd_data_bits_5_9 = tensorLoad_1_io_tensor_rd_data_bits_5_9; // @[Load.scala 96:29:@5168.4]
  assign io_wgt_rd_data_bits_5_10 = tensorLoad_1_io_tensor_rd_data_bits_5_10; // @[Load.scala 96:29:@5169.4]
  assign io_wgt_rd_data_bits_5_11 = tensorLoad_1_io_tensor_rd_data_bits_5_11; // @[Load.scala 96:29:@5170.4]
  assign io_wgt_rd_data_bits_5_12 = tensorLoad_1_io_tensor_rd_data_bits_5_12; // @[Load.scala 96:29:@5171.4]
  assign io_wgt_rd_data_bits_5_13 = tensorLoad_1_io_tensor_rd_data_bits_5_13; // @[Load.scala 96:29:@5172.4]
  assign io_wgt_rd_data_bits_5_14 = tensorLoad_1_io_tensor_rd_data_bits_5_14; // @[Load.scala 96:29:@5173.4]
  assign io_wgt_rd_data_bits_5_15 = tensorLoad_1_io_tensor_rd_data_bits_5_15; // @[Load.scala 96:29:@5174.4]
  assign io_wgt_rd_data_bits_6_0 = tensorLoad_1_io_tensor_rd_data_bits_6_0; // @[Load.scala 96:29:@5175.4]
  assign io_wgt_rd_data_bits_6_1 = tensorLoad_1_io_tensor_rd_data_bits_6_1; // @[Load.scala 96:29:@5176.4]
  assign io_wgt_rd_data_bits_6_2 = tensorLoad_1_io_tensor_rd_data_bits_6_2; // @[Load.scala 96:29:@5177.4]
  assign io_wgt_rd_data_bits_6_3 = tensorLoad_1_io_tensor_rd_data_bits_6_3; // @[Load.scala 96:29:@5178.4]
  assign io_wgt_rd_data_bits_6_4 = tensorLoad_1_io_tensor_rd_data_bits_6_4; // @[Load.scala 96:29:@5179.4]
  assign io_wgt_rd_data_bits_6_5 = tensorLoad_1_io_tensor_rd_data_bits_6_5; // @[Load.scala 96:29:@5180.4]
  assign io_wgt_rd_data_bits_6_6 = tensorLoad_1_io_tensor_rd_data_bits_6_6; // @[Load.scala 96:29:@5181.4]
  assign io_wgt_rd_data_bits_6_7 = tensorLoad_1_io_tensor_rd_data_bits_6_7; // @[Load.scala 96:29:@5182.4]
  assign io_wgt_rd_data_bits_6_8 = tensorLoad_1_io_tensor_rd_data_bits_6_8; // @[Load.scala 96:29:@5183.4]
  assign io_wgt_rd_data_bits_6_9 = tensorLoad_1_io_tensor_rd_data_bits_6_9; // @[Load.scala 96:29:@5184.4]
  assign io_wgt_rd_data_bits_6_10 = tensorLoad_1_io_tensor_rd_data_bits_6_10; // @[Load.scala 96:29:@5185.4]
  assign io_wgt_rd_data_bits_6_11 = tensorLoad_1_io_tensor_rd_data_bits_6_11; // @[Load.scala 96:29:@5186.4]
  assign io_wgt_rd_data_bits_6_12 = tensorLoad_1_io_tensor_rd_data_bits_6_12; // @[Load.scala 96:29:@5187.4]
  assign io_wgt_rd_data_bits_6_13 = tensorLoad_1_io_tensor_rd_data_bits_6_13; // @[Load.scala 96:29:@5188.4]
  assign io_wgt_rd_data_bits_6_14 = tensorLoad_1_io_tensor_rd_data_bits_6_14; // @[Load.scala 96:29:@5189.4]
  assign io_wgt_rd_data_bits_6_15 = tensorLoad_1_io_tensor_rd_data_bits_6_15; // @[Load.scala 96:29:@5190.4]
  assign io_wgt_rd_data_bits_7_0 = tensorLoad_1_io_tensor_rd_data_bits_7_0; // @[Load.scala 96:29:@5191.4]
  assign io_wgt_rd_data_bits_7_1 = tensorLoad_1_io_tensor_rd_data_bits_7_1; // @[Load.scala 96:29:@5192.4]
  assign io_wgt_rd_data_bits_7_2 = tensorLoad_1_io_tensor_rd_data_bits_7_2; // @[Load.scala 96:29:@5193.4]
  assign io_wgt_rd_data_bits_7_3 = tensorLoad_1_io_tensor_rd_data_bits_7_3; // @[Load.scala 96:29:@5194.4]
  assign io_wgt_rd_data_bits_7_4 = tensorLoad_1_io_tensor_rd_data_bits_7_4; // @[Load.scala 96:29:@5195.4]
  assign io_wgt_rd_data_bits_7_5 = tensorLoad_1_io_tensor_rd_data_bits_7_5; // @[Load.scala 96:29:@5196.4]
  assign io_wgt_rd_data_bits_7_6 = tensorLoad_1_io_tensor_rd_data_bits_7_6; // @[Load.scala 96:29:@5197.4]
  assign io_wgt_rd_data_bits_7_7 = tensorLoad_1_io_tensor_rd_data_bits_7_7; // @[Load.scala 96:29:@5198.4]
  assign io_wgt_rd_data_bits_7_8 = tensorLoad_1_io_tensor_rd_data_bits_7_8; // @[Load.scala 96:29:@5199.4]
  assign io_wgt_rd_data_bits_7_9 = tensorLoad_1_io_tensor_rd_data_bits_7_9; // @[Load.scala 96:29:@5200.4]
  assign io_wgt_rd_data_bits_7_10 = tensorLoad_1_io_tensor_rd_data_bits_7_10; // @[Load.scala 96:29:@5201.4]
  assign io_wgt_rd_data_bits_7_11 = tensorLoad_1_io_tensor_rd_data_bits_7_11; // @[Load.scala 96:29:@5202.4]
  assign io_wgt_rd_data_bits_7_12 = tensorLoad_1_io_tensor_rd_data_bits_7_12; // @[Load.scala 96:29:@5203.4]
  assign io_wgt_rd_data_bits_7_13 = tensorLoad_1_io_tensor_rd_data_bits_7_13; // @[Load.scala 96:29:@5204.4]
  assign io_wgt_rd_data_bits_7_14 = tensorLoad_1_io_tensor_rd_data_bits_7_14; // @[Load.scala 96:29:@5205.4]
  assign io_wgt_rd_data_bits_7_15 = tensorLoad_1_io_tensor_rd_data_bits_7_15; // @[Load.scala 96:29:@5206.4]
  assign io_wgt_rd_data_bits_8_0 = tensorLoad_1_io_tensor_rd_data_bits_8_0; // @[Load.scala 96:29:@5207.4]
  assign io_wgt_rd_data_bits_8_1 = tensorLoad_1_io_tensor_rd_data_bits_8_1; // @[Load.scala 96:29:@5208.4]
  assign io_wgt_rd_data_bits_8_2 = tensorLoad_1_io_tensor_rd_data_bits_8_2; // @[Load.scala 96:29:@5209.4]
  assign io_wgt_rd_data_bits_8_3 = tensorLoad_1_io_tensor_rd_data_bits_8_3; // @[Load.scala 96:29:@5210.4]
  assign io_wgt_rd_data_bits_8_4 = tensorLoad_1_io_tensor_rd_data_bits_8_4; // @[Load.scala 96:29:@5211.4]
  assign io_wgt_rd_data_bits_8_5 = tensorLoad_1_io_tensor_rd_data_bits_8_5; // @[Load.scala 96:29:@5212.4]
  assign io_wgt_rd_data_bits_8_6 = tensorLoad_1_io_tensor_rd_data_bits_8_6; // @[Load.scala 96:29:@5213.4]
  assign io_wgt_rd_data_bits_8_7 = tensorLoad_1_io_tensor_rd_data_bits_8_7; // @[Load.scala 96:29:@5214.4]
  assign io_wgt_rd_data_bits_8_8 = tensorLoad_1_io_tensor_rd_data_bits_8_8; // @[Load.scala 96:29:@5215.4]
  assign io_wgt_rd_data_bits_8_9 = tensorLoad_1_io_tensor_rd_data_bits_8_9; // @[Load.scala 96:29:@5216.4]
  assign io_wgt_rd_data_bits_8_10 = tensorLoad_1_io_tensor_rd_data_bits_8_10; // @[Load.scala 96:29:@5217.4]
  assign io_wgt_rd_data_bits_8_11 = tensorLoad_1_io_tensor_rd_data_bits_8_11; // @[Load.scala 96:29:@5218.4]
  assign io_wgt_rd_data_bits_8_12 = tensorLoad_1_io_tensor_rd_data_bits_8_12; // @[Load.scala 96:29:@5219.4]
  assign io_wgt_rd_data_bits_8_13 = tensorLoad_1_io_tensor_rd_data_bits_8_13; // @[Load.scala 96:29:@5220.4]
  assign io_wgt_rd_data_bits_8_14 = tensorLoad_1_io_tensor_rd_data_bits_8_14; // @[Load.scala 96:29:@5221.4]
  assign io_wgt_rd_data_bits_8_15 = tensorLoad_1_io_tensor_rd_data_bits_8_15; // @[Load.scala 96:29:@5222.4]
  assign io_wgt_rd_data_bits_9_0 = tensorLoad_1_io_tensor_rd_data_bits_9_0; // @[Load.scala 96:29:@5223.4]
  assign io_wgt_rd_data_bits_9_1 = tensorLoad_1_io_tensor_rd_data_bits_9_1; // @[Load.scala 96:29:@5224.4]
  assign io_wgt_rd_data_bits_9_2 = tensorLoad_1_io_tensor_rd_data_bits_9_2; // @[Load.scala 96:29:@5225.4]
  assign io_wgt_rd_data_bits_9_3 = tensorLoad_1_io_tensor_rd_data_bits_9_3; // @[Load.scala 96:29:@5226.4]
  assign io_wgt_rd_data_bits_9_4 = tensorLoad_1_io_tensor_rd_data_bits_9_4; // @[Load.scala 96:29:@5227.4]
  assign io_wgt_rd_data_bits_9_5 = tensorLoad_1_io_tensor_rd_data_bits_9_5; // @[Load.scala 96:29:@5228.4]
  assign io_wgt_rd_data_bits_9_6 = tensorLoad_1_io_tensor_rd_data_bits_9_6; // @[Load.scala 96:29:@5229.4]
  assign io_wgt_rd_data_bits_9_7 = tensorLoad_1_io_tensor_rd_data_bits_9_7; // @[Load.scala 96:29:@5230.4]
  assign io_wgt_rd_data_bits_9_8 = tensorLoad_1_io_tensor_rd_data_bits_9_8; // @[Load.scala 96:29:@5231.4]
  assign io_wgt_rd_data_bits_9_9 = tensorLoad_1_io_tensor_rd_data_bits_9_9; // @[Load.scala 96:29:@5232.4]
  assign io_wgt_rd_data_bits_9_10 = tensorLoad_1_io_tensor_rd_data_bits_9_10; // @[Load.scala 96:29:@5233.4]
  assign io_wgt_rd_data_bits_9_11 = tensorLoad_1_io_tensor_rd_data_bits_9_11; // @[Load.scala 96:29:@5234.4]
  assign io_wgt_rd_data_bits_9_12 = tensorLoad_1_io_tensor_rd_data_bits_9_12; // @[Load.scala 96:29:@5235.4]
  assign io_wgt_rd_data_bits_9_13 = tensorLoad_1_io_tensor_rd_data_bits_9_13; // @[Load.scala 96:29:@5236.4]
  assign io_wgt_rd_data_bits_9_14 = tensorLoad_1_io_tensor_rd_data_bits_9_14; // @[Load.scala 96:29:@5237.4]
  assign io_wgt_rd_data_bits_9_15 = tensorLoad_1_io_tensor_rd_data_bits_9_15; // @[Load.scala 96:29:@5238.4]
  assign io_wgt_rd_data_bits_10_0 = tensorLoad_1_io_tensor_rd_data_bits_10_0; // @[Load.scala 96:29:@5239.4]
  assign io_wgt_rd_data_bits_10_1 = tensorLoad_1_io_tensor_rd_data_bits_10_1; // @[Load.scala 96:29:@5240.4]
  assign io_wgt_rd_data_bits_10_2 = tensorLoad_1_io_tensor_rd_data_bits_10_2; // @[Load.scala 96:29:@5241.4]
  assign io_wgt_rd_data_bits_10_3 = tensorLoad_1_io_tensor_rd_data_bits_10_3; // @[Load.scala 96:29:@5242.4]
  assign io_wgt_rd_data_bits_10_4 = tensorLoad_1_io_tensor_rd_data_bits_10_4; // @[Load.scala 96:29:@5243.4]
  assign io_wgt_rd_data_bits_10_5 = tensorLoad_1_io_tensor_rd_data_bits_10_5; // @[Load.scala 96:29:@5244.4]
  assign io_wgt_rd_data_bits_10_6 = tensorLoad_1_io_tensor_rd_data_bits_10_6; // @[Load.scala 96:29:@5245.4]
  assign io_wgt_rd_data_bits_10_7 = tensorLoad_1_io_tensor_rd_data_bits_10_7; // @[Load.scala 96:29:@5246.4]
  assign io_wgt_rd_data_bits_10_8 = tensorLoad_1_io_tensor_rd_data_bits_10_8; // @[Load.scala 96:29:@5247.4]
  assign io_wgt_rd_data_bits_10_9 = tensorLoad_1_io_tensor_rd_data_bits_10_9; // @[Load.scala 96:29:@5248.4]
  assign io_wgt_rd_data_bits_10_10 = tensorLoad_1_io_tensor_rd_data_bits_10_10; // @[Load.scala 96:29:@5249.4]
  assign io_wgt_rd_data_bits_10_11 = tensorLoad_1_io_tensor_rd_data_bits_10_11; // @[Load.scala 96:29:@5250.4]
  assign io_wgt_rd_data_bits_10_12 = tensorLoad_1_io_tensor_rd_data_bits_10_12; // @[Load.scala 96:29:@5251.4]
  assign io_wgt_rd_data_bits_10_13 = tensorLoad_1_io_tensor_rd_data_bits_10_13; // @[Load.scala 96:29:@5252.4]
  assign io_wgt_rd_data_bits_10_14 = tensorLoad_1_io_tensor_rd_data_bits_10_14; // @[Load.scala 96:29:@5253.4]
  assign io_wgt_rd_data_bits_10_15 = tensorLoad_1_io_tensor_rd_data_bits_10_15; // @[Load.scala 96:29:@5254.4]
  assign io_wgt_rd_data_bits_11_0 = tensorLoad_1_io_tensor_rd_data_bits_11_0; // @[Load.scala 96:29:@5255.4]
  assign io_wgt_rd_data_bits_11_1 = tensorLoad_1_io_tensor_rd_data_bits_11_1; // @[Load.scala 96:29:@5256.4]
  assign io_wgt_rd_data_bits_11_2 = tensorLoad_1_io_tensor_rd_data_bits_11_2; // @[Load.scala 96:29:@5257.4]
  assign io_wgt_rd_data_bits_11_3 = tensorLoad_1_io_tensor_rd_data_bits_11_3; // @[Load.scala 96:29:@5258.4]
  assign io_wgt_rd_data_bits_11_4 = tensorLoad_1_io_tensor_rd_data_bits_11_4; // @[Load.scala 96:29:@5259.4]
  assign io_wgt_rd_data_bits_11_5 = tensorLoad_1_io_tensor_rd_data_bits_11_5; // @[Load.scala 96:29:@5260.4]
  assign io_wgt_rd_data_bits_11_6 = tensorLoad_1_io_tensor_rd_data_bits_11_6; // @[Load.scala 96:29:@5261.4]
  assign io_wgt_rd_data_bits_11_7 = tensorLoad_1_io_tensor_rd_data_bits_11_7; // @[Load.scala 96:29:@5262.4]
  assign io_wgt_rd_data_bits_11_8 = tensorLoad_1_io_tensor_rd_data_bits_11_8; // @[Load.scala 96:29:@5263.4]
  assign io_wgt_rd_data_bits_11_9 = tensorLoad_1_io_tensor_rd_data_bits_11_9; // @[Load.scala 96:29:@5264.4]
  assign io_wgt_rd_data_bits_11_10 = tensorLoad_1_io_tensor_rd_data_bits_11_10; // @[Load.scala 96:29:@5265.4]
  assign io_wgt_rd_data_bits_11_11 = tensorLoad_1_io_tensor_rd_data_bits_11_11; // @[Load.scala 96:29:@5266.4]
  assign io_wgt_rd_data_bits_11_12 = tensorLoad_1_io_tensor_rd_data_bits_11_12; // @[Load.scala 96:29:@5267.4]
  assign io_wgt_rd_data_bits_11_13 = tensorLoad_1_io_tensor_rd_data_bits_11_13; // @[Load.scala 96:29:@5268.4]
  assign io_wgt_rd_data_bits_11_14 = tensorLoad_1_io_tensor_rd_data_bits_11_14; // @[Load.scala 96:29:@5269.4]
  assign io_wgt_rd_data_bits_11_15 = tensorLoad_1_io_tensor_rd_data_bits_11_15; // @[Load.scala 96:29:@5270.4]
  assign io_wgt_rd_data_bits_12_0 = tensorLoad_1_io_tensor_rd_data_bits_12_0; // @[Load.scala 96:29:@5271.4]
  assign io_wgt_rd_data_bits_12_1 = tensorLoad_1_io_tensor_rd_data_bits_12_1; // @[Load.scala 96:29:@5272.4]
  assign io_wgt_rd_data_bits_12_2 = tensorLoad_1_io_tensor_rd_data_bits_12_2; // @[Load.scala 96:29:@5273.4]
  assign io_wgt_rd_data_bits_12_3 = tensorLoad_1_io_tensor_rd_data_bits_12_3; // @[Load.scala 96:29:@5274.4]
  assign io_wgt_rd_data_bits_12_4 = tensorLoad_1_io_tensor_rd_data_bits_12_4; // @[Load.scala 96:29:@5275.4]
  assign io_wgt_rd_data_bits_12_5 = tensorLoad_1_io_tensor_rd_data_bits_12_5; // @[Load.scala 96:29:@5276.4]
  assign io_wgt_rd_data_bits_12_6 = tensorLoad_1_io_tensor_rd_data_bits_12_6; // @[Load.scala 96:29:@5277.4]
  assign io_wgt_rd_data_bits_12_7 = tensorLoad_1_io_tensor_rd_data_bits_12_7; // @[Load.scala 96:29:@5278.4]
  assign io_wgt_rd_data_bits_12_8 = tensorLoad_1_io_tensor_rd_data_bits_12_8; // @[Load.scala 96:29:@5279.4]
  assign io_wgt_rd_data_bits_12_9 = tensorLoad_1_io_tensor_rd_data_bits_12_9; // @[Load.scala 96:29:@5280.4]
  assign io_wgt_rd_data_bits_12_10 = tensorLoad_1_io_tensor_rd_data_bits_12_10; // @[Load.scala 96:29:@5281.4]
  assign io_wgt_rd_data_bits_12_11 = tensorLoad_1_io_tensor_rd_data_bits_12_11; // @[Load.scala 96:29:@5282.4]
  assign io_wgt_rd_data_bits_12_12 = tensorLoad_1_io_tensor_rd_data_bits_12_12; // @[Load.scala 96:29:@5283.4]
  assign io_wgt_rd_data_bits_12_13 = tensorLoad_1_io_tensor_rd_data_bits_12_13; // @[Load.scala 96:29:@5284.4]
  assign io_wgt_rd_data_bits_12_14 = tensorLoad_1_io_tensor_rd_data_bits_12_14; // @[Load.scala 96:29:@5285.4]
  assign io_wgt_rd_data_bits_12_15 = tensorLoad_1_io_tensor_rd_data_bits_12_15; // @[Load.scala 96:29:@5286.4]
  assign io_wgt_rd_data_bits_13_0 = tensorLoad_1_io_tensor_rd_data_bits_13_0; // @[Load.scala 96:29:@5287.4]
  assign io_wgt_rd_data_bits_13_1 = tensorLoad_1_io_tensor_rd_data_bits_13_1; // @[Load.scala 96:29:@5288.4]
  assign io_wgt_rd_data_bits_13_2 = tensorLoad_1_io_tensor_rd_data_bits_13_2; // @[Load.scala 96:29:@5289.4]
  assign io_wgt_rd_data_bits_13_3 = tensorLoad_1_io_tensor_rd_data_bits_13_3; // @[Load.scala 96:29:@5290.4]
  assign io_wgt_rd_data_bits_13_4 = tensorLoad_1_io_tensor_rd_data_bits_13_4; // @[Load.scala 96:29:@5291.4]
  assign io_wgt_rd_data_bits_13_5 = tensorLoad_1_io_tensor_rd_data_bits_13_5; // @[Load.scala 96:29:@5292.4]
  assign io_wgt_rd_data_bits_13_6 = tensorLoad_1_io_tensor_rd_data_bits_13_6; // @[Load.scala 96:29:@5293.4]
  assign io_wgt_rd_data_bits_13_7 = tensorLoad_1_io_tensor_rd_data_bits_13_7; // @[Load.scala 96:29:@5294.4]
  assign io_wgt_rd_data_bits_13_8 = tensorLoad_1_io_tensor_rd_data_bits_13_8; // @[Load.scala 96:29:@5295.4]
  assign io_wgt_rd_data_bits_13_9 = tensorLoad_1_io_tensor_rd_data_bits_13_9; // @[Load.scala 96:29:@5296.4]
  assign io_wgt_rd_data_bits_13_10 = tensorLoad_1_io_tensor_rd_data_bits_13_10; // @[Load.scala 96:29:@5297.4]
  assign io_wgt_rd_data_bits_13_11 = tensorLoad_1_io_tensor_rd_data_bits_13_11; // @[Load.scala 96:29:@5298.4]
  assign io_wgt_rd_data_bits_13_12 = tensorLoad_1_io_tensor_rd_data_bits_13_12; // @[Load.scala 96:29:@5299.4]
  assign io_wgt_rd_data_bits_13_13 = tensorLoad_1_io_tensor_rd_data_bits_13_13; // @[Load.scala 96:29:@5300.4]
  assign io_wgt_rd_data_bits_13_14 = tensorLoad_1_io_tensor_rd_data_bits_13_14; // @[Load.scala 96:29:@5301.4]
  assign io_wgt_rd_data_bits_13_15 = tensorLoad_1_io_tensor_rd_data_bits_13_15; // @[Load.scala 96:29:@5302.4]
  assign io_wgt_rd_data_bits_14_0 = tensorLoad_1_io_tensor_rd_data_bits_14_0; // @[Load.scala 96:29:@5303.4]
  assign io_wgt_rd_data_bits_14_1 = tensorLoad_1_io_tensor_rd_data_bits_14_1; // @[Load.scala 96:29:@5304.4]
  assign io_wgt_rd_data_bits_14_2 = tensorLoad_1_io_tensor_rd_data_bits_14_2; // @[Load.scala 96:29:@5305.4]
  assign io_wgt_rd_data_bits_14_3 = tensorLoad_1_io_tensor_rd_data_bits_14_3; // @[Load.scala 96:29:@5306.4]
  assign io_wgt_rd_data_bits_14_4 = tensorLoad_1_io_tensor_rd_data_bits_14_4; // @[Load.scala 96:29:@5307.4]
  assign io_wgt_rd_data_bits_14_5 = tensorLoad_1_io_tensor_rd_data_bits_14_5; // @[Load.scala 96:29:@5308.4]
  assign io_wgt_rd_data_bits_14_6 = tensorLoad_1_io_tensor_rd_data_bits_14_6; // @[Load.scala 96:29:@5309.4]
  assign io_wgt_rd_data_bits_14_7 = tensorLoad_1_io_tensor_rd_data_bits_14_7; // @[Load.scala 96:29:@5310.4]
  assign io_wgt_rd_data_bits_14_8 = tensorLoad_1_io_tensor_rd_data_bits_14_8; // @[Load.scala 96:29:@5311.4]
  assign io_wgt_rd_data_bits_14_9 = tensorLoad_1_io_tensor_rd_data_bits_14_9; // @[Load.scala 96:29:@5312.4]
  assign io_wgt_rd_data_bits_14_10 = tensorLoad_1_io_tensor_rd_data_bits_14_10; // @[Load.scala 96:29:@5313.4]
  assign io_wgt_rd_data_bits_14_11 = tensorLoad_1_io_tensor_rd_data_bits_14_11; // @[Load.scala 96:29:@5314.4]
  assign io_wgt_rd_data_bits_14_12 = tensorLoad_1_io_tensor_rd_data_bits_14_12; // @[Load.scala 96:29:@5315.4]
  assign io_wgt_rd_data_bits_14_13 = tensorLoad_1_io_tensor_rd_data_bits_14_13; // @[Load.scala 96:29:@5316.4]
  assign io_wgt_rd_data_bits_14_14 = tensorLoad_1_io_tensor_rd_data_bits_14_14; // @[Load.scala 96:29:@5317.4]
  assign io_wgt_rd_data_bits_14_15 = tensorLoad_1_io_tensor_rd_data_bits_14_15; // @[Load.scala 96:29:@5318.4]
  assign io_wgt_rd_data_bits_15_0 = tensorLoad_1_io_tensor_rd_data_bits_15_0; // @[Load.scala 96:29:@5319.4]
  assign io_wgt_rd_data_bits_15_1 = tensorLoad_1_io_tensor_rd_data_bits_15_1; // @[Load.scala 96:29:@5320.4]
  assign io_wgt_rd_data_bits_15_2 = tensorLoad_1_io_tensor_rd_data_bits_15_2; // @[Load.scala 96:29:@5321.4]
  assign io_wgt_rd_data_bits_15_3 = tensorLoad_1_io_tensor_rd_data_bits_15_3; // @[Load.scala 96:29:@5322.4]
  assign io_wgt_rd_data_bits_15_4 = tensorLoad_1_io_tensor_rd_data_bits_15_4; // @[Load.scala 96:29:@5323.4]
  assign io_wgt_rd_data_bits_15_5 = tensorLoad_1_io_tensor_rd_data_bits_15_5; // @[Load.scala 96:29:@5324.4]
  assign io_wgt_rd_data_bits_15_6 = tensorLoad_1_io_tensor_rd_data_bits_15_6; // @[Load.scala 96:29:@5325.4]
  assign io_wgt_rd_data_bits_15_7 = tensorLoad_1_io_tensor_rd_data_bits_15_7; // @[Load.scala 96:29:@5326.4]
  assign io_wgt_rd_data_bits_15_8 = tensorLoad_1_io_tensor_rd_data_bits_15_8; // @[Load.scala 96:29:@5327.4]
  assign io_wgt_rd_data_bits_15_9 = tensorLoad_1_io_tensor_rd_data_bits_15_9; // @[Load.scala 96:29:@5328.4]
  assign io_wgt_rd_data_bits_15_10 = tensorLoad_1_io_tensor_rd_data_bits_15_10; // @[Load.scala 96:29:@5329.4]
  assign io_wgt_rd_data_bits_15_11 = tensorLoad_1_io_tensor_rd_data_bits_15_11; // @[Load.scala 96:29:@5330.4]
  assign io_wgt_rd_data_bits_15_12 = tensorLoad_1_io_tensor_rd_data_bits_15_12; // @[Load.scala 96:29:@5331.4]
  assign io_wgt_rd_data_bits_15_13 = tensorLoad_1_io_tensor_rd_data_bits_15_13; // @[Load.scala 96:29:@5332.4]
  assign io_wgt_rd_data_bits_15_14 = tensorLoad_1_io_tensor_rd_data_bits_15_14; // @[Load.scala 96:29:@5333.4]
  assign io_wgt_rd_data_bits_15_15 = tensorLoad_1_io_tensor_rd_data_bits_15_15; // @[Load.scala 96:29:@5334.4]
  assign s_clock = clock; // @[:@4714.4]
  assign s_reset = reset; // @[:@4715.4]
  assign s_io_spost = io_i_post; // @[Load.scala 101:14:@5345.4]
  assign s_io_swait = dec_io_pop_next & _T_5009; // @[Load.scala 102:14:@5349.4]
  assign inst_q_clock = clock; // @[:@4717.4]
  assign inst_q_reset = reset; // @[:@4718.4]
  assign inst_q_io_enq_valid = io_inst_valid; // @[Load.scala 84:17:@4758.4]
  assign inst_q_io_enq_bits = io_inst_bits; // @[Load.scala 84:17:@4757.4]
  assign inst_q_io_deq_ready = _T_5005 | _T_5006; // @[Load.scala 85:23:@4764.4]
  assign dec_io_inst = inst_q_io_deq_bits; // @[Load.scala 53:15:@4722.4]
  assign tensorLoad_0_clock = clock; // @[:@4724.4]
  assign tensorLoad_0_reset = reset; // @[:@4725.4]
  assign tensorLoad_0_io_start = _T_5009 & dec_io_isInput; // @[Load.scala 93:28:@4768.4]
  assign tensorLoad_0_io_inst = inst_q_io_deq_bits; // @[Load.scala 94:27:@4769.4]
  assign tensorLoad_0_io_baddr = io_inp_baddr; // @[Load.scala 95:28:@4770.4]
  assign tensorLoad_0_io_vme_rd_cmd_ready = io_vme_rd_0_cmd_ready; // @[Load.scala 97:18:@4814.4]
  assign tensorLoad_0_io_vme_rd_data_valid = io_vme_rd_0_data_valid; // @[Load.scala 97:18:@4809.4]
  assign tensorLoad_0_io_vme_rd_data_bits = io_vme_rd_0_data_bits; // @[Load.scala 97:18:@4808.4]
  assign tensorLoad_0_io_tensor_rd_idx_valid = io_inp_rd_idx_valid; // @[Load.scala 96:29:@4807.4]
  assign tensorLoad_0_io_tensor_rd_idx_bits = io_inp_rd_idx_bits; // @[Load.scala 96:29:@4806.4]
  assign tensorLoad_1_clock = clock; // @[:@4727.4]
  assign tensorLoad_1_reset = reset; // @[:@4728.4]
  assign tensorLoad_1_io_start = _T_5009 & dec_io_isWeight; // @[Load.scala 93:28:@4818.4]
  assign tensorLoad_1_io_inst = inst_q_io_deq_bits; // @[Load.scala 94:27:@4819.4]
  assign tensorLoad_1_io_baddr = io_wgt_baddr; // @[Load.scala 95:28:@4820.4]
  assign tensorLoad_1_io_vme_rd_cmd_ready = io_vme_rd_1_cmd_ready; // @[Load.scala 97:18:@5344.4]
  assign tensorLoad_1_io_vme_rd_data_valid = io_vme_rd_1_data_valid; // @[Load.scala 97:18:@5339.4]
  assign tensorLoad_1_io_vme_rd_data_bits = io_vme_rd_1_data_bits; // @[Load.scala 97:18:@5338.4]
  assign tensorLoad_1_io_tensor_rd_idx_valid = io_wgt_rd_idx_valid; // @[Load.scala 96:29:@5337.4]
  assign tensorLoad_1_io_tensor_rd_idx_bits = io_wgt_rd_idx_bits; // @[Load.scala 96:29:@5336.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state = _RAND_0[1:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
    end else begin
      if (_T_5000) begin
        if (start) begin
          if (dec_io_isSync) begin
            state <= 2'h1;
          end else begin
            if (_T_5001) begin
              state <= 2'h2;
            end
          end
        end
      end else begin
        if (_T_5002) begin
          state <= 2'h0;
        end else begin
          if (_T_5003) begin
            if (done) begin
              state <= 2'h0;
            end
          end
        end
      end
    end
  end
endmodule
module LoadUop( // @[:@5413.2]
  input          clock, // @[:@5414.4]
  input          reset, // @[:@5415.4]
  input          io_start, // @[:@5416.4]
  output         io_done, // @[:@5416.4]
  input  [127:0] io_inst, // @[:@5416.4]
  input  [31:0]  io_baddr, // @[:@5416.4]
  input          io_vme_rd_cmd_ready, // @[:@5416.4]
  output         io_vme_rd_cmd_valid, // @[:@5416.4]
  output [31:0]  io_vme_rd_cmd_bits_addr, // @[:@5416.4]
  output [7:0]   io_vme_rd_cmd_bits_len, // @[:@5416.4]
  output         io_vme_rd_data_ready, // @[:@5416.4]
  input          io_vme_rd_data_valid, // @[:@5416.4]
  input  [63:0]  io_vme_rd_data_bits, // @[:@5416.4]
  input          io_uop_idx_valid, // @[:@5416.4]
  input  [10:0]  io_uop_idx_bits, // @[:@5416.4]
  output         io_uop_data_valid, // @[:@5416.4]
  output [9:0]   io_uop_data_bits_u2, // @[:@5416.4]
  output [10:0]  io_uop_data_bits_u1, // @[:@5416.4]
  output [10:0]  io_uop_data_bits_u0 // @[:@5416.4]
);
  (* ramstyle="M20K" *) reg [31:0] mem_0 [0:1023]; // @[LoadUop.scala 158:24:@5586.4]
  reg [31:0] _RAND_0;
  wire [31:0] mem_0_memRead_data; // @[LoadUop.scala 158:24:@5586.4]
  wire [9:0] mem_0_memRead_addr; // @[LoadUop.scala 158:24:@5586.4]
  wire [31:0] mem_0__T_403_data; // @[LoadUop.scala 158:24:@5586.4]
  wire [9:0] mem_0__T_403_addr; // @[LoadUop.scala 158:24:@5586.4]
  wire  mem_0__T_403_mask; // @[LoadUop.scala 158:24:@5586.4]
  wire  mem_0__T_403_en; // @[LoadUop.scala 158:24:@5586.4]
  (* ramstyle="M20K" *) reg [31:0] mem_1 [0:1023]; // @[LoadUop.scala 158:24:@5586.4]
  reg [31:0] _RAND_1;
  wire [31:0] mem_1_memRead_data; // @[LoadUop.scala 158:24:@5586.4]
  wire [9:0] mem_1_memRead_addr; // @[LoadUop.scala 158:24:@5586.4]
  wire [31:0] mem_1__T_403_data; // @[LoadUop.scala 158:24:@5586.4]
  wire [9:0] mem_1__T_403_addr; // @[LoadUop.scala 158:24:@5586.4]
  wire  mem_1__T_403_mask; // @[LoadUop.scala 158:24:@5586.4]
  wire  mem_1__T_403_en; // @[LoadUop.scala 158:24:@5586.4]
  wire [15:0] dec_sram_offset; // @[LoadUop.scala 74:29:@5433.4]
  wire [31:0] dec_dram_offset; // @[LoadUop.scala 74:29:@5435.4]
  wire [15:0] dec_xsize; // @[LoadUop.scala 74:29:@5441.4]
  reg [31:0] raddr; // @[LoadUop.scala 75:18:@5453.4]
  reg [31:0] _RAND_2;
  reg [7:0] xcnt; // @[LoadUop.scala 76:17:@5454.4]
  reg [31:0] _RAND_3;
  reg [7:0] xlen; // @[LoadUop.scala 77:17:@5455.4]
  reg [31:0] _RAND_4;
  reg [15:0] xrem; // @[LoadUop.scala 78:17:@5456.4]
  reg [31:0] _RAND_5;
  wire  _T_67; // @[LoadUop.scala 79:24:@5457.4]
  wire [14:0] _T_68; // @[LoadUop.scala 79:41:@5458.4]
  wire [14:0] _GEN_81; // @[LoadUop.scala 79:28:@5459.4]
  wire [15:0] _T_69; // @[LoadUop.scala 79:28:@5459.4]
  wire [14:0] _T_70; // @[LoadUop.scala 79:28:@5460.4]
  wire [15:0] _T_72; // @[LoadUop.scala 79:62:@5461.4]
  wire [15:0] _T_73; // @[LoadUop.scala 79:62:@5462.4]
  wire [14:0] xsize; // @[LoadUop.scala 79:62:@5463.4]
  wire [15:0] _GEN_6; // @[LoadUop.scala 83:39:@5464.4]
  wire [1:0] _T_75; // @[LoadUop.scala 83:39:@5464.4]
  wire  offsetIsEven; // @[LoadUop.scala 83:46:@5465.4]
  wire [15:0] _GEN_26; // @[LoadUop.scala 84:31:@5466.4]
  wire [1:0] _T_78; // @[LoadUop.scala 84:31:@5466.4]
  wire  sizeIsEven; // @[LoadUop.scala 84:38:@5467.4]
  reg [1:0] state; // @[LoadUop.scala 87:22:@5468.4]
  reg [31:0] _RAND_6;
  wire  _T_81; // @[Conditional.scala 37:30:@5469.4]
  wire  _T_82; // @[LoadUop.scala 94:21:@5473.8]
  wire [9:0] _T_85; // @[LoadUop.scala 98:24:@5479.10]
  wire [9:0] _T_86; // @[LoadUop.scala 98:24:@5480.10]
  wire [8:0] _T_87; // @[LoadUop.scala 98:24:@5481.10]
  wire [15:0] _T_88; // @[LoadUop.scala 99:25:@5483.10]
  wire [15:0] _T_89; // @[LoadUop.scala 99:25:@5484.10]
  wire [14:0] _T_90; // @[LoadUop.scala 99:25:@5485.10]
  wire [14:0] _GEN_0; // @[LoadUop.scala 94:29:@5474.8]
  wire [14:0] _GEN_1; // @[LoadUop.scala 94:29:@5474.8]
  wire [1:0] _GEN_2; // @[LoadUop.scala 92:23:@5471.6]
  wire [14:0] _GEN_3; // @[LoadUop.scala 92:23:@5471.6]
  wire [15:0] _GEN_4; // @[LoadUop.scala 92:23:@5471.6]
  wire  _T_91; // @[Conditional.scala 37:30:@5491.6]
  wire [1:0] _GEN_5; // @[LoadUop.scala 104:34:@5493.8]
  wire  _T_92; // @[Conditional.scala 37:30:@5498.8]
  wire  _T_93; // @[LoadUop.scala 110:19:@5501.12]
  wire  _T_95; // @[LoadUop.scala 111:22:@5503.14]
  wire  _T_96; // @[LoadUop.scala 113:29:@5508.16]
  wire [16:0] _T_102; // @[LoadUop.scala 120:26:@5520.18]
  wire [16:0] _T_103; // @[LoadUop.scala 120:26:@5521.18]
  wire [15:0] _T_104; // @[LoadUop.scala 120:26:@5522.18]
  wire [15:0] _GEN_7; // @[LoadUop.scala 113:37:@5509.16]
  wire [15:0] _GEN_8; // @[LoadUop.scala 113:37:@5509.16]
  wire [1:0] _GEN_9; // @[LoadUop.scala 111:31:@5504.14]
  wire [15:0] _GEN_10; // @[LoadUop.scala 111:31:@5504.14]
  wire [15:0] _GEN_11; // @[LoadUop.scala 111:31:@5504.14]
  wire [1:0] _GEN_12; // @[LoadUop.scala 110:29:@5502.12]
  wire [15:0] _GEN_13; // @[LoadUop.scala 110:29:@5502.12]
  wire [15:0] _GEN_14; // @[LoadUop.scala 110:29:@5502.12]
  wire [1:0] _GEN_15; // @[LoadUop.scala 109:35:@5500.10]
  wire [15:0] _GEN_16; // @[LoadUop.scala 109:35:@5500.10]
  wire [15:0] _GEN_17; // @[LoadUop.scala 109:35:@5500.10]
  wire [1:0] _GEN_18; // @[Conditional.scala 39:67:@5499.8]
  wire [15:0] _GEN_19; // @[Conditional.scala 39:67:@5499.8]
  wire [15:0] _GEN_20; // @[Conditional.scala 39:67:@5499.8]
  wire [1:0] _GEN_21; // @[Conditional.scala 39:67:@5492.6]
  wire [15:0] _GEN_22; // @[Conditional.scala 39:67:@5492.6]
  wire [15:0] _GEN_23; // @[Conditional.scala 39:67:@5492.6]
  wire [1:0] _GEN_24; // @[Conditional.scala 40:58:@5470.4]
  wire [15:0] _GEN_25; // @[Conditional.scala 40:58:@5470.4]
  wire  _T_105; // @[LoadUop.scala 128:15:@5528.4]
  wire [32:0] _T_106; // @[LoadUop.scala 130:25:@5531.8]
  wire [31:0] _T_107; // @[LoadUop.scala 130:25:@5532.8]
  wire [32:0] _T_111; // @[LoadUop.scala 132:43:@5538.8]
  wire [32:0] _T_112; // @[LoadUop.scala 132:43:@5539.8]
  wire [31:0] _T_113; // @[LoadUop.scala 132:43:@5540.8]
  wire [31:0] _GEN_27; // @[LoadUop.scala 129:25:@5530.6]
  wire  _T_114; // @[LoadUop.scala 134:22:@5545.6]
  wire  _T_116; // @[LoadUop.scala 134:36:@5547.6]
  wire  _T_118; // @[LoadUop.scala 134:61:@5548.6]
  wire  _T_119; // @[LoadUop.scala 134:53:@5549.6]
  wire [32:0] _T_120; // @[LoadUop.scala 135:20:@5551.8]
  wire [31:0] _T_121; // @[LoadUop.scala 135:20:@5552.8]
  wire [31:0] _GEN_28; // @[LoadUop.scala 134:70:@5550.6]
  wire  _T_124; // @[LoadUop.scala 144:15:@5561.4]
  wire  _T_126; // @[Decoupled.scala 37:37:@5566.6]
  wire [8:0] _T_128; // @[LoadUop.scala 147:18:@5568.8]
  wire [7:0] _T_129; // @[LoadUop.scala 147:18:@5569.8]
  wire [7:0] _GEN_30; // @[LoadUop.scala 146:39:@5567.6]
  reg [9:0] waddr; // @[LoadUop.scala 150:18:@5572.4]
  reg [31:0] _RAND_7;
  wire [14:0] _T_132; // @[LoadUop.scala 152:30:@5575.6]
  wire [10:0] _T_135; // @[LoadUop.scala 154:20:@5581.8]
  wire [9:0] _T_136; // @[LoadUop.scala 154:20:@5582.8]
  wire [9:0] _GEN_32; // @[LoadUop.scala 153:39:@5580.6]
  wire [14:0] _GEN_33; // @[LoadUop.scala 151:26:@5574.4]
  reg  wmask_0; // @[LoadUop.scala 159:18:@5587.4]
  reg [31:0] _RAND_8;
  reg  wmask_1; // @[LoadUop.scala 159:18:@5587.4]
  reg [31:0] _RAND_9;
  wire  _T_194; // @[Decoupled.scala 37:37:@5601.8]
  wire  _T_196; // @[LoadUop.scala 165:23:@5603.10]
  wire  _GEN_35; // @[LoadUop.scala 165:32:@5604.10]
  wire [8:0] _T_247; // @[LoadUop.scala 171:27:@5630.12]
  wire [8:0] _T_248; // @[LoadUop.scala 171:27:@5631.12]
  wire [7:0] _T_249; // @[LoadUop.scala 171:27:@5632.12]
  wire  _T_250; // @[LoadUop.scala 171:18:@5633.12]
  wire  _GEN_37; // @[LoadUop.scala 171:34:@5634.12]
  wire  _GEN_38; // @[LoadUop.scala 170:41:@5629.10]
  wire  _GEN_39; // @[LoadUop.scala 170:41:@5629.10]
  wire  _GEN_40; // @[LoadUop.scala 164:40:@5602.8]
  wire  _GEN_41; // @[LoadUop.scala 164:40:@5602.8]
  wire  _GEN_42; // @[LoadUop.scala 162:23:@5589.6]
  wire  _GEN_43; // @[LoadUop.scala 162:23:@5589.6]
  wire  _T_330; // @[LoadUop.scala 181:24:@5678.10]
  wire  _GEN_45; // @[LoadUop.scala 181:48:@5679.10]
  wire  _GEN_47; // @[LoadUop.scala 180:41:@5673.8]
  wire  _GEN_48; // @[LoadUop.scala 178:33:@5660.6]
  wire  _GEN_49; // @[LoadUop.scala 178:33:@5660.6]
  reg  _T_418; // @[LoadUop.scala 195:31:@5722.4]
  reg [31:0] _RAND_10;
  wire [10:0] _GEN_29; // @[LoadUop.scala 197:30:@5725.4]
  wire [1:0] sIdx; // @[LoadUop.scala 197:30:@5725.4]
  wire [9:0] rIdx; // @[LoadUop.scala 198:30:@5726.4]
  wire  _GEN_64; // @[LoadUop.scala 199:25:@5729.4]
  wire [63:0] _T_438; // @[LoadUop.scala 200:23:@5735.4]
  wire [31:0] sWord_0; // @[LoadUop.scala 200:38:@5739.4]
  wire [31:0] sWord_1; // @[LoadUop.scala 200:38:@5741.4]
  wire  _T_464; // @[:@5743.4]
  wire [31:0] _GEN_68; // @[:@5746.4]
  wire  _T_472; // @[LoadUop.scala 206:34:@5757.4]
  wire  _T_474; // @[LoadUop.scala 206:57:@5759.4]
  reg [9:0] mem_0_memRead_addr_pipe_0;
  reg [31:0] _RAND_11;
  reg [9:0] mem_1_memRead_addr_pipe_0;
  reg [31:0] _RAND_12;
  assign mem_0_memRead_addr = mem_0_memRead_addr_pipe_0;
  assign mem_0_memRead_data = mem_0[mem_0_memRead_addr]; // @[LoadUop.scala 158:24:@5586.4]
  assign mem_0__T_403_data = io_vme_rd_data_bits[31:0];
  assign mem_0__T_403_addr = waddr;
  assign mem_0__T_403_mask = wmask_0;
  assign mem_0__T_403_en = io_vme_rd_data_ready & io_vme_rd_data_valid;
  assign mem_1_memRead_addr = mem_1_memRead_addr_pipe_0;
  assign mem_1_memRead_data = mem_1[mem_1_memRead_addr]; // @[LoadUop.scala 158:24:@5586.4]
  assign mem_1__T_403_data = io_vme_rd_data_bits[63:32];
  assign mem_1__T_403_addr = waddr;
  assign mem_1__T_403_mask = wmask_1;
  assign mem_1__T_403_en = io_vme_rd_data_ready & io_vme_rd_data_valid;
  assign dec_sram_offset = io_inst[24:9]; // @[LoadUop.scala 74:29:@5433.4]
  assign dec_dram_offset = io_inst[56:25]; // @[LoadUop.scala 74:29:@5435.4]
  assign dec_xsize = io_inst[95:80]; // @[LoadUop.scala 74:29:@5441.4]
  assign _T_67 = dec_xsize[0]; // @[LoadUop.scala 79:24:@5457.4]
  assign _T_68 = dec_xsize[15:1]; // @[LoadUop.scala 79:41:@5458.4]
  assign _GEN_81 = {{14'd0}, _T_67}; // @[LoadUop.scala 79:28:@5459.4]
  assign _T_69 = _GEN_81 + _T_68; // @[LoadUop.scala 79:28:@5459.4]
  assign _T_70 = _GEN_81 + _T_68; // @[LoadUop.scala 79:28:@5460.4]
  assign _T_72 = _T_70 - 15'h1; // @[LoadUop.scala 79:62:@5461.4]
  assign _T_73 = $unsigned(_T_72); // @[LoadUop.scala 79:62:@5462.4]
  assign xsize = _T_73[14:0]; // @[LoadUop.scala 79:62:@5463.4]
  assign _GEN_6 = dec_sram_offset % 16'h2; // @[LoadUop.scala 83:39:@5464.4]
  assign _T_75 = _GEN_6[1:0]; // @[LoadUop.scala 83:39:@5464.4]
  assign offsetIsEven = _T_75 == 2'h0; // @[LoadUop.scala 83:46:@5465.4]
  assign _GEN_26 = dec_xsize % 16'h2; // @[LoadUop.scala 84:31:@5466.4]
  assign _T_78 = _GEN_26[1:0]; // @[LoadUop.scala 84:31:@5466.4]
  assign sizeIsEven = _T_78 == 2'h0; // @[LoadUop.scala 84:38:@5467.4]
  assign _T_81 = 2'h0 == state; // @[Conditional.scala 37:30:@5469.4]
  assign _T_82 = xsize < 15'h100; // @[LoadUop.scala 94:21:@5473.8]
  assign _T_85 = 9'h100 - 9'h1; // @[LoadUop.scala 98:24:@5479.10]
  assign _T_86 = $unsigned(_T_85); // @[LoadUop.scala 98:24:@5480.10]
  assign _T_87 = _T_86[8:0]; // @[LoadUop.scala 98:24:@5481.10]
  assign _T_88 = xsize - 15'h100; // @[LoadUop.scala 99:25:@5483.10]
  assign _T_89 = $unsigned(_T_88); // @[LoadUop.scala 99:25:@5484.10]
  assign _T_90 = _T_89[14:0]; // @[LoadUop.scala 99:25:@5485.10]
  assign _GEN_0 = _T_82 ? xsize : {{6'd0}, _T_87}; // @[LoadUop.scala 94:29:@5474.8]
  assign _GEN_1 = _T_82 ? 15'h0 : _T_90; // @[LoadUop.scala 94:29:@5474.8]
  assign _GEN_2 = io_start ? 2'h1 : state; // @[LoadUop.scala 92:23:@5471.6]
  assign _GEN_3 = io_start ? _GEN_0 : {{7'd0}, xlen}; // @[LoadUop.scala 92:23:@5471.6]
  assign _GEN_4 = io_start ? {{1'd0}, _GEN_1} : xrem; // @[LoadUop.scala 92:23:@5471.6]
  assign _T_91 = 2'h1 == state; // @[Conditional.scala 37:30:@5491.6]
  assign _GEN_5 = io_vme_rd_cmd_ready ? 2'h2 : state; // @[LoadUop.scala 104:34:@5493.8]
  assign _T_92 = 2'h2 == state; // @[Conditional.scala 37:30:@5498.8]
  assign _T_93 = xcnt == xlen; // @[LoadUop.scala 110:19:@5501.12]
  assign _T_95 = xrem == 16'h0; // @[LoadUop.scala 111:22:@5503.14]
  assign _T_96 = xrem < 16'h100; // @[LoadUop.scala 113:29:@5508.16]
  assign _T_102 = xrem - 16'h100; // @[LoadUop.scala 120:26:@5520.18]
  assign _T_103 = $unsigned(_T_102); // @[LoadUop.scala 120:26:@5521.18]
  assign _T_104 = _T_103[15:0]; // @[LoadUop.scala 120:26:@5522.18]
  assign _GEN_7 = _T_96 ? xrem : {{7'd0}, _T_87}; // @[LoadUop.scala 113:37:@5509.16]
  assign _GEN_8 = _T_96 ? 16'h0 : _T_104; // @[LoadUop.scala 113:37:@5509.16]
  assign _GEN_9 = _T_95 ? 2'h0 : 2'h1; // @[LoadUop.scala 111:31:@5504.14]
  assign _GEN_10 = _T_95 ? {{8'd0}, xlen} : _GEN_7; // @[LoadUop.scala 111:31:@5504.14]
  assign _GEN_11 = _T_95 ? xrem : _GEN_8; // @[LoadUop.scala 111:31:@5504.14]
  assign _GEN_12 = _T_93 ? _GEN_9 : state; // @[LoadUop.scala 110:29:@5502.12]
  assign _GEN_13 = _T_93 ? _GEN_10 : {{8'd0}, xlen}; // @[LoadUop.scala 110:29:@5502.12]
  assign _GEN_14 = _T_93 ? _GEN_11 : xrem; // @[LoadUop.scala 110:29:@5502.12]
  assign _GEN_15 = io_vme_rd_data_valid ? _GEN_12 : state; // @[LoadUop.scala 109:35:@5500.10]
  assign _GEN_16 = io_vme_rd_data_valid ? _GEN_13 : {{8'd0}, xlen}; // @[LoadUop.scala 109:35:@5500.10]
  assign _GEN_17 = io_vme_rd_data_valid ? _GEN_14 : xrem; // @[LoadUop.scala 109:35:@5500.10]
  assign _GEN_18 = _T_92 ? _GEN_15 : state; // @[Conditional.scala 39:67:@5499.8]
  assign _GEN_19 = _T_92 ? _GEN_16 : {{8'd0}, xlen}; // @[Conditional.scala 39:67:@5499.8]
  assign _GEN_20 = _T_92 ? _GEN_17 : xrem; // @[Conditional.scala 39:67:@5499.8]
  assign _GEN_21 = _T_91 ? _GEN_5 : _GEN_18; // @[Conditional.scala 39:67:@5492.6]
  assign _GEN_22 = _T_91 ? {{8'd0}, xlen} : _GEN_19; // @[Conditional.scala 39:67:@5492.6]
  assign _GEN_23 = _T_91 ? xrem : _GEN_20; // @[Conditional.scala 39:67:@5492.6]
  assign _GEN_24 = _T_81 ? _GEN_2 : _GEN_21; // @[Conditional.scala 40:58:@5470.4]
  assign _GEN_25 = _T_81 ? {{1'd0}, _GEN_3} : _GEN_22; // @[Conditional.scala 40:58:@5470.4]
  assign _T_105 = state == 2'h0; // @[LoadUop.scala 128:15:@5528.4]
  assign _T_106 = io_baddr + dec_dram_offset; // @[LoadUop.scala 130:25:@5531.8]
  assign _T_107 = io_baddr + dec_dram_offset; // @[LoadUop.scala 130:25:@5532.8]
  assign _T_111 = _T_107 - 32'h4; // @[LoadUop.scala 132:43:@5538.8]
  assign _T_112 = $unsigned(_T_111); // @[LoadUop.scala 132:43:@5539.8]
  assign _T_113 = _T_112[31:0]; // @[LoadUop.scala 132:43:@5540.8]
  assign _GEN_27 = offsetIsEven ? _T_107 : _T_113; // @[LoadUop.scala 129:25:@5530.6]
  assign _T_114 = state == 2'h2; // @[LoadUop.scala 134:22:@5545.6]
  assign _T_116 = _T_114 & _T_93; // @[LoadUop.scala 134:36:@5547.6]
  assign _T_118 = xrem != 16'h0; // @[LoadUop.scala 134:61:@5548.6]
  assign _T_119 = _T_116 & _T_118; // @[LoadUop.scala 134:53:@5549.6]
  assign _T_120 = raddr + 32'h800; // @[LoadUop.scala 135:20:@5551.8]
  assign _T_121 = raddr + 32'h800; // @[LoadUop.scala 135:20:@5552.8]
  assign _GEN_28 = _T_119 ? _T_121 : raddr; // @[LoadUop.scala 134:70:@5550.6]
  assign _T_124 = state != 2'h2; // @[LoadUop.scala 144:15:@5561.4]
  assign _T_126 = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[Decoupled.scala 37:37:@5566.6]
  assign _T_128 = xcnt + 8'h1; // @[LoadUop.scala 147:18:@5568.8]
  assign _T_129 = xcnt + 8'h1; // @[LoadUop.scala 147:18:@5569.8]
  assign _GEN_30 = _T_126 ? _T_129 : xcnt; // @[LoadUop.scala 146:39:@5567.6]
  assign _T_132 = dec_sram_offset[15:1]; // @[LoadUop.scala 152:30:@5575.6]
  assign _T_135 = waddr + 10'h1; // @[LoadUop.scala 154:20:@5581.8]
  assign _T_136 = waddr + 10'h1; // @[LoadUop.scala 154:20:@5582.8]
  assign _GEN_32 = _T_126 ? _T_136 : waddr; // @[LoadUop.scala 153:39:@5580.6]
  assign _GEN_33 = _T_105 ? _T_132 : {{5'd0}, _GEN_32}; // @[LoadUop.scala 151:26:@5574.4]
  assign _T_194 = io_vme_rd_cmd_ready & io_vme_rd_cmd_valid; // @[Decoupled.scala 37:37:@5601.8]
  assign _T_196 = dec_xsize == 16'h1; // @[LoadUop.scala 165:23:@5603.10]
  assign _GEN_35 = _T_196 ? 1'h0 : 1'h1; // @[LoadUop.scala 165:32:@5604.10]
  assign _T_247 = xlen - 8'h1; // @[LoadUop.scala 171:27:@5630.12]
  assign _T_248 = $unsigned(_T_247); // @[LoadUop.scala 171:27:@5631.12]
  assign _T_249 = _T_248[7:0]; // @[LoadUop.scala 171:27:@5632.12]
  assign _T_250 = xcnt == _T_249; // @[LoadUop.scala 171:18:@5633.12]
  assign _GEN_37 = _T_250 ? 1'h0 : 1'h1; // @[LoadUop.scala 171:34:@5634.12]
  assign _GEN_38 = _T_126 ? 1'h1 : wmask_0; // @[LoadUop.scala 170:41:@5629.10]
  assign _GEN_39 = _T_126 ? _GEN_37 : wmask_1; // @[LoadUop.scala 170:41:@5629.10]
  assign _GEN_40 = _T_194 ? 1'h1 : _GEN_38; // @[LoadUop.scala 164:40:@5602.8]
  assign _GEN_41 = _T_194 ? _GEN_35 : _GEN_39; // @[LoadUop.scala 164:40:@5602.8]
  assign _GEN_42 = sizeIsEven ? 1'h1 : _GEN_40; // @[LoadUop.scala 162:23:@5589.6]
  assign _GEN_43 = sizeIsEven ? 1'h1 : _GEN_41; // @[LoadUop.scala 162:23:@5589.6]
  assign _T_330 = sizeIsEven & _T_250; // @[LoadUop.scala 181:24:@5678.10]
  assign _GEN_45 = _T_330 ? 1'h0 : 1'h1; // @[LoadUop.scala 181:48:@5679.10]
  assign _GEN_47 = _T_126 ? _GEN_45 : wmask_1; // @[LoadUop.scala 180:41:@5673.8]
  assign _GEN_48 = _T_194 ? 1'h0 : _GEN_38; // @[LoadUop.scala 178:33:@5660.6]
  assign _GEN_49 = _T_194 ? 1'h1 : _GEN_47; // @[LoadUop.scala 178:33:@5660.6]
  assign _GEN_29 = io_uop_idx_bits % 11'h2; // @[LoadUop.scala 197:30:@5725.4]
  assign sIdx = _GEN_29[1:0]; // @[LoadUop.scala 197:30:@5725.4]
  assign rIdx = io_uop_idx_bits[10:1]; // @[LoadUop.scala 198:30:@5726.4]
  assign _GEN_64 = io_uop_idx_valid; // @[LoadUop.scala 199:25:@5729.4]
  assign _T_438 = {mem_1_memRead_data,mem_0_memRead_data}; // @[LoadUop.scala 200:23:@5735.4]
  assign sWord_0 = _T_438[31:0]; // @[LoadUop.scala 200:38:@5739.4]
  assign sWord_1 = _T_438[63:32]; // @[LoadUop.scala 200:38:@5741.4]
  assign _T_464 = sIdx[0]; // @[:@5743.4]
  assign _GEN_68 = _T_464 ? sWord_1 : sWord_0; // @[:@5746.4]
  assign _T_472 = _T_114 & io_vme_rd_data_valid; // @[LoadUop.scala 206:34:@5757.4]
  assign _T_474 = _T_472 & _T_93; // @[LoadUop.scala 206:57:@5759.4]
  assign io_done = _T_474 & _T_95; // @[LoadUop.scala 206:11:@5762.4]
  assign io_vme_rd_cmd_valid = state == 2'h1; // @[LoadUop.scala 138:23:@5556.4]
  assign io_vme_rd_cmd_bits_addr = raddr; // @[LoadUop.scala 139:27:@5557.4]
  assign io_vme_rd_cmd_bits_len = xlen; // @[LoadUop.scala 140:26:@5558.4]
  assign io_vme_rd_data_ready = state == 2'h2; // @[LoadUop.scala 142:24:@5560.4]
  assign io_uop_data_valid = _T_418; // @[LoadUop.scala 195:21:@5724.4]
  assign io_uop_data_bits_u2 = _GEN_68[31:22]; // @[LoadUop.scala 203:20:@5755.4]
  assign io_uop_data_bits_u1 = _GEN_68[21:11]; // @[LoadUop.scala 203:20:@5754.4]
  assign io_uop_data_bits_u0 = _GEN_68[10:0]; // @[LoadUop.scala 203:20:@5753.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {1{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    mem_0[initvar] = _RAND_0[31:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {1{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    mem_1[initvar] = _RAND_1[31:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  raddr = _RAND_2[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  xcnt = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xlen = _RAND_4[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  xrem = _RAND_5[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  state = _RAND_6[1:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  waddr = _RAND_7[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  wmask_0 = _RAND_8[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  wmask_1 = _RAND_9[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  _T_418 = _RAND_10[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  mem_0_memRead_addr_pipe_0 = _RAND_11[9:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  mem_1_memRead_addr_pipe_0 = _RAND_12[9:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(mem_0__T_403_en & mem_0__T_403_mask) begin
      mem_0[mem_0__T_403_addr] <= mem_0__T_403_data; // @[LoadUop.scala 158:24:@5586.4]
    end
    if(mem_1__T_403_en & mem_1__T_403_mask) begin
      mem_1[mem_1__T_403_addr] <= mem_1__T_403_data; // @[LoadUop.scala 158:24:@5586.4]
    end
    if (_T_105) begin
      if (offsetIsEven) begin
        raddr <= _T_107;
      end else begin
        raddr <= _T_113;
      end
    end else begin
      if (_T_119) begin
        raddr <= _T_121;
      end
    end
    if (_T_124) begin
      xcnt <= 8'h0;
    end else begin
      if (_T_126) begin
        xcnt <= _T_129;
      end
    end
    xlen <= _GEN_25[7:0];
    if (_T_81) begin
      if (io_start) begin
        xrem <= {{1'd0}, _GEN_1};
      end
    end else begin
      if (!(_T_91)) begin
        if (_T_92) begin
          if (io_vme_rd_data_valid) begin
            if (_T_93) begin
              if (!(_T_95)) begin
                if (_T_96) begin
                  xrem <= 16'h0;
                end else begin
                  xrem <= _T_104;
                end
              end
            end
          end
        end
      end
    end
    if (reset) begin
      state <= 2'h0;
    end else begin
      if (_T_81) begin
        if (io_start) begin
          state <= 2'h1;
        end
      end else begin
        if (_T_91) begin
          if (io_vme_rd_cmd_ready) begin
            state <= 2'h2;
          end
        end else begin
          if (_T_92) begin
            if (io_vme_rd_data_valid) begin
              if (_T_93) begin
                if (_T_95) begin
                  state <= 2'h0;
                end else begin
                  state <= 2'h1;
                end
              end
            end
          end
        end
      end
    end
    waddr <= _GEN_33[9:0];
    if (offsetIsEven) begin
      if (sizeIsEven) begin
        wmask_0 <= 1'h1;
      end else begin
        if (_T_194) begin
          wmask_0 <= 1'h1;
        end else begin
          if (_T_126) begin
            wmask_0 <= 1'h1;
          end
        end
      end
    end else begin
      if (_T_194) begin
        wmask_0 <= 1'h0;
      end else begin
        if (_T_126) begin
          wmask_0 <= 1'h1;
        end
      end
    end
    if (offsetIsEven) begin
      if (sizeIsEven) begin
        wmask_1 <= 1'h1;
      end else begin
        if (_T_194) begin
          if (_T_196) begin
            wmask_1 <= 1'h0;
          end else begin
            wmask_1 <= 1'h1;
          end
        end else begin
          if (_T_126) begin
            if (_T_250) begin
              wmask_1 <= 1'h0;
            end else begin
              wmask_1 <= 1'h1;
            end
          end
        end
      end
    end else begin
      if (_T_194) begin
        wmask_1 <= 1'h1;
      end else begin
        if (_T_126) begin
          if (_T_330) begin
            wmask_1 <= 1'h0;
          end else begin
            wmask_1 <= 1'h1;
          end
        end
      end
    end
    _T_418 <= io_uop_idx_valid;
    if (_GEN_64) begin
      mem_0_memRead_addr_pipe_0 <= rIdx;
    end
    if (_GEN_64) begin
      mem_1_memRead_addr_pipe_0 <= rIdx;
    end
  end
endmodule
module TensorDataCtrl_2( // @[:@5764.2]
  input          clock, // @[:@5765.4]
  input          io_start, // @[:@5767.4]
  output         io_done, // @[:@5767.4]
  input  [127:0] io_inst, // @[:@5767.4]
  input  [31:0]  io_baddr, // @[:@5767.4]
  input          io_xinit, // @[:@5767.4]
  input          io_xupdate, // @[:@5767.4]
  input          io_yupdate, // @[:@5767.4]
  output         io_stride, // @[:@5767.4]
  output         io_split, // @[:@5767.4]
  output [31:0]  io_addr, // @[:@5767.4]
  output [7:0]   io_len // @[:@5767.4]
);
  wire [31:0] dec_dram_offset; // @[TensorUtil.scala 234:29:@5786.4]
  wire [15:0] dec_ysize; // @[TensorUtil.scala 234:29:@5790.4]
  wire [15:0] dec_xsize; // @[TensorUtil.scala 234:29:@5792.4]
  wire [15:0] dec_xstride; // @[TensorUtil.scala 234:29:@5794.4]
  reg [31:0] caddr; // @[TensorUtil.scala 236:18:@5804.4]
  reg [31:0] _RAND_0;
  reg [31:0] baddr; // @[TensorUtil.scala 237:18:@5805.4]
  reg [31:0] _RAND_1;
  reg [7:0] len; // @[TensorUtil.scala 239:16:@5806.4]
  reg [31:0] _RAND_2;
  reg [7:0] xcnt; // @[TensorUtil.scala 242:17:@5807.4]
  reg [31:0] _RAND_3;
  reg [15:0] xrem; // @[TensorUtil.scala 243:17:@5808.4]
  reg [31:0] _RAND_4;
  wire [18:0] _GEN_20; // @[TensorUtil.scala 244:26:@5809.4]
  wire [18:0] _T_54; // @[TensorUtil.scala 244:26:@5809.4]
  wire [19:0] _T_56; // @[TensorUtil.scala 244:51:@5810.4]
  wire [19:0] _T_57; // @[TensorUtil.scala 244:51:@5811.4]
  wire [18:0] xsize; // @[TensorUtil.scala 244:51:@5812.4]
  reg [15:0] ycnt; // @[TensorUtil.scala 246:17:@5813.4]
  reg [31:0] _RAND_5;
  wire  _T_59; // @[TensorUtil.scala 248:21:@5814.4]
  wire  _T_61; // @[TensorUtil.scala 249:21:@5815.4]
  wire  _T_62; // @[TensorUtil.scala 248:29:@5816.4]
  wire [16:0] _T_64; // @[TensorUtil.scala 250:35:@5817.4]
  wire [16:0] _T_65; // @[TensorUtil.scala 250:35:@5818.4]
  wire [15:0] _T_66; // @[TensorUtil.scala 250:35:@5819.4]
  wire  _T_67; // @[TensorUtil.scala 250:21:@5820.4]
  wire  stride; // @[TensorUtil.scala 249:29:@5821.4]
  wire  _T_70; // @[TensorUtil.scala 252:35:@5823.4]
  wire  split; // @[TensorUtil.scala 252:28:@5824.4]
  wire  _T_71; // @[TensorUtil.scala 254:33:@5825.4]
  wire  _T_72; // @[TensorUtil.scala 254:18:@5826.4]
  wire  _T_73; // @[TensorUtil.scala 255:17:@5828.6]
  wire [9:0] _T_76; // @[TensorUtil.scala 259:19:@5834.8]
  wire [9:0] _T_77; // @[TensorUtil.scala 259:19:@5835.8]
  wire [8:0] _T_78; // @[TensorUtil.scala 259:19:@5836.8]
  wire [19:0] _T_79; // @[TensorUtil.scala 260:21:@5838.8]
  wire [19:0] _T_80; // @[TensorUtil.scala 260:21:@5839.8]
  wire [18:0] _T_81; // @[TensorUtil.scala 260:21:@5840.8]
  wire [18:0] _GEN_0; // @[TensorUtil.scala 255:25:@5829.6]
  wire [18:0] _GEN_1; // @[TensorUtil.scala 255:25:@5829.6]
  wire  _T_82; // @[TensorUtil.scala 262:27:@5845.6]
  wire  _T_83; // @[TensorUtil.scala 263:16:@5847.8]
  wire [16:0] _T_89; // @[TensorUtil.scala 268:20:@5857.10]
  wire [16:0] _T_90; // @[TensorUtil.scala 268:20:@5858.10]
  wire [15:0] _T_91; // @[TensorUtil.scala 268:20:@5859.10]
  wire [15:0] _GEN_2; // @[TensorUtil.scala 263:24:@5848.8]
  wire [15:0] _GEN_3; // @[TensorUtil.scala 263:24:@5848.8]
  wire [15:0] _GEN_4; // @[TensorUtil.scala 262:37:@5846.6]
  wire [15:0] _GEN_5; // @[TensorUtil.scala 262:37:@5846.6]
  wire [18:0] _GEN_6; // @[TensorUtil.scala 254:45:@5827.4]
  wire [18:0] _GEN_7; // @[TensorUtil.scala 254:45:@5827.4]
  wire [8:0] _T_94; // @[TensorUtil.scala 275:18:@5868.8]
  wire [7:0] _T_95; // @[TensorUtil.scala 275:18:@5869.8]
  wire [7:0] _GEN_8; // @[TensorUtil.scala 274:28:@5867.6]
  wire  _T_97; // @[TensorUtil.scala 280:27:@5876.6]
  wire [16:0] _T_99; // @[TensorUtil.scala 281:18:@5878.8]
  wire [15:0] _T_100; // @[TensorUtil.scala 281:18:@5879.8]
  wire [15:0] _GEN_10; // @[TensorUtil.scala 280:38:@5877.6]
  wire [32:0] _T_101; // @[TensorUtil.scala 285:23:@5883.6]
  wire [31:0] _T_102; // @[TensorUtil.scala 285:23:@5884.6]
  wire [32:0] _T_105; // @[TensorUtil.scala 289:22:@5893.10]
  wire [31:0] _T_106; // @[TensorUtil.scala 289:22:@5894.10]
  wire [19:0] _GEN_21; // @[TensorUtil.scala 291:37:@5899.12]
  wire [19:0] _T_107; // @[TensorUtil.scala 291:37:@5899.12]
  wire [31:0] _GEN_22; // @[TensorUtil.scala 291:22:@5900.12]
  wire [32:0] _T_108; // @[TensorUtil.scala 291:22:@5900.12]
  wire [31:0] _T_109; // @[TensorUtil.scala 291:22:@5901.12]
  wire [31:0] _GEN_12; // @[TensorUtil.scala 290:26:@5898.10]
  wire [31:0] _GEN_13; // @[TensorUtil.scala 290:26:@5898.10]
  wire [31:0] _GEN_14; // @[TensorUtil.scala 288:18:@5892.8]
  wire [31:0] _GEN_15; // @[TensorUtil.scala 288:18:@5892.8]
  wire [31:0] _GEN_16; // @[TensorUtil.scala 287:28:@5891.6]
  wire [31:0] _GEN_17; // @[TensorUtil.scala 287:28:@5891.6]
  wire  _T_122; // @[TensorUtil.scala 303:19:@5921.4]
  assign dec_dram_offset = io_inst[56:25]; // @[TensorUtil.scala 234:29:@5786.4]
  assign dec_ysize = io_inst[79:64]; // @[TensorUtil.scala 234:29:@5790.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 234:29:@5792.4]
  assign dec_xstride = io_inst[111:96]; // @[TensorUtil.scala 234:29:@5794.4]
  assign _GEN_20 = {{3'd0}, dec_xsize}; // @[TensorUtil.scala 244:26:@5809.4]
  assign _T_54 = _GEN_20 << 3; // @[TensorUtil.scala 244:26:@5809.4]
  assign _T_56 = _T_54 - 19'h1; // @[TensorUtil.scala 244:51:@5810.4]
  assign _T_57 = $unsigned(_T_56); // @[TensorUtil.scala 244:51:@5811.4]
  assign xsize = _T_57[18:0]; // @[TensorUtil.scala 244:51:@5812.4]
  assign _T_59 = xcnt == len; // @[TensorUtil.scala 248:21:@5814.4]
  assign _T_61 = xrem == 16'h0; // @[TensorUtil.scala 249:21:@5815.4]
  assign _T_62 = _T_59 & _T_61; // @[TensorUtil.scala 248:29:@5816.4]
  assign _T_64 = dec_ysize - 16'h1; // @[TensorUtil.scala 250:35:@5817.4]
  assign _T_65 = $unsigned(_T_64); // @[TensorUtil.scala 250:35:@5818.4]
  assign _T_66 = _T_65[15:0]; // @[TensorUtil.scala 250:35:@5819.4]
  assign _T_67 = ycnt != _T_66; // @[TensorUtil.scala 250:21:@5820.4]
  assign stride = _T_62 & _T_67; // @[TensorUtil.scala 249:29:@5821.4]
  assign _T_70 = xrem != 16'h0; // @[TensorUtil.scala 252:35:@5823.4]
  assign split = _T_59 & _T_70; // @[TensorUtil.scala 252:28:@5824.4]
  assign _T_71 = io_xupdate & stride; // @[TensorUtil.scala 254:33:@5825.4]
  assign _T_72 = io_start | _T_71; // @[TensorUtil.scala 254:18:@5826.4]
  assign _T_73 = xsize < 19'h100; // @[TensorUtil.scala 255:17:@5828.6]
  assign _T_76 = 9'h100 - 9'h1; // @[TensorUtil.scala 259:19:@5834.8]
  assign _T_77 = $unsigned(_T_76); // @[TensorUtil.scala 259:19:@5835.8]
  assign _T_78 = _T_77[8:0]; // @[TensorUtil.scala 259:19:@5836.8]
  assign _T_79 = xsize - 19'h100; // @[TensorUtil.scala 260:21:@5838.8]
  assign _T_80 = $unsigned(_T_79); // @[TensorUtil.scala 260:21:@5839.8]
  assign _T_81 = _T_80[18:0]; // @[TensorUtil.scala 260:21:@5840.8]
  assign _GEN_0 = _T_73 ? xsize : {{10'd0}, _T_78}; // @[TensorUtil.scala 255:25:@5829.6]
  assign _GEN_1 = _T_73 ? 19'h0 : _T_81; // @[TensorUtil.scala 255:25:@5829.6]
  assign _T_82 = io_xupdate & split; // @[TensorUtil.scala 262:27:@5845.6]
  assign _T_83 = xrem < 16'h100; // @[TensorUtil.scala 263:16:@5847.8]
  assign _T_89 = xrem - 16'h100; // @[TensorUtil.scala 268:20:@5857.10]
  assign _T_90 = $unsigned(_T_89); // @[TensorUtil.scala 268:20:@5858.10]
  assign _T_91 = _T_90[15:0]; // @[TensorUtil.scala 268:20:@5859.10]
  assign _GEN_2 = _T_83 ? xrem : {{7'd0}, _T_78}; // @[TensorUtil.scala 263:24:@5848.8]
  assign _GEN_3 = _T_83 ? 16'h0 : _T_91; // @[TensorUtil.scala 263:24:@5848.8]
  assign _GEN_4 = _T_82 ? _GEN_2 : {{8'd0}, len}; // @[TensorUtil.scala 262:37:@5846.6]
  assign _GEN_5 = _T_82 ? _GEN_3 : xrem; // @[TensorUtil.scala 262:37:@5846.6]
  assign _GEN_6 = _T_72 ? _GEN_0 : {{3'd0}, _GEN_4}; // @[TensorUtil.scala 254:45:@5827.4]
  assign _GEN_7 = _T_72 ? _GEN_1 : {{3'd0}, _GEN_5}; // @[TensorUtil.scala 254:45:@5827.4]
  assign _T_94 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@5868.8]
  assign _T_95 = xcnt + 8'h1; // @[TensorUtil.scala 275:18:@5869.8]
  assign _GEN_8 = io_xupdate ? _T_95 : xcnt; // @[TensorUtil.scala 274:28:@5867.6]
  assign _T_97 = io_yupdate & stride; // @[TensorUtil.scala 280:27:@5876.6]
  assign _T_99 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@5878.8]
  assign _T_100 = ycnt + 16'h1; // @[TensorUtil.scala 281:18:@5879.8]
  assign _GEN_10 = _T_97 ? _T_100 : ycnt; // @[TensorUtil.scala 280:38:@5877.6]
  assign _T_101 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@5883.6]
  assign _T_102 = io_baddr + dec_dram_offset; // @[TensorUtil.scala 285:23:@5884.6]
  assign _T_105 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@5893.10]
  assign _T_106 = caddr + 32'h800; // @[TensorUtil.scala 289:22:@5894.10]
  assign _GEN_21 = {{4'd0}, dec_xstride}; // @[TensorUtil.scala 291:37:@5899.12]
  assign _T_107 = _GEN_21 << 4; // @[TensorUtil.scala 291:37:@5899.12]
  assign _GEN_22 = {{12'd0}, _T_107}; // @[TensorUtil.scala 291:22:@5900.12]
  assign _T_108 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@5900.12]
  assign _T_109 = baddr + _GEN_22; // @[TensorUtil.scala 291:22:@5901.12]
  assign _GEN_12 = stride ? _T_109 : caddr; // @[TensorUtil.scala 290:26:@5898.10]
  assign _GEN_13 = stride ? _T_109 : baddr; // @[TensorUtil.scala 290:26:@5898.10]
  assign _GEN_14 = split ? _T_106 : _GEN_12; // @[TensorUtil.scala 288:18:@5892.8]
  assign _GEN_15 = split ? baddr : _GEN_13; // @[TensorUtil.scala 288:18:@5892.8]
  assign _GEN_16 = io_yupdate ? _GEN_14 : caddr; // @[TensorUtil.scala 287:28:@5891.6]
  assign _GEN_17 = io_yupdate ? _GEN_15 : baddr; // @[TensorUtil.scala 287:28:@5891.6]
  assign _T_122 = ycnt == _T_66; // @[TensorUtil.scala 303:19:@5921.4]
  assign io_done = _T_62 & _T_122; // @[TensorUtil.scala 301:11:@5923.4]
  assign io_stride = _T_62 & _T_67; // @[TensorUtil.scala 296:13:@5909.4]
  assign io_split = _T_59 & _T_70; // @[TensorUtil.scala 297:12:@5910.4]
  assign io_addr = caddr; // @[TensorUtil.scala 299:11:@5913.4]
  assign io_len = len; // @[TensorUtil.scala 300:10:@5914.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  caddr = _RAND_0[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  baddr = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  len = _RAND_2[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  xcnt = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xrem = _RAND_4[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  ycnt = _RAND_5[15:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (io_start) begin
      caddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (split) begin
          caddr <= _T_106;
        end else begin
          if (stride) begin
            caddr <= _T_109;
          end
        end
      end
    end
    if (io_start) begin
      baddr <= _T_102;
    end else begin
      if (io_yupdate) begin
        if (!(split)) begin
          if (stride) begin
            baddr <= _T_109;
          end
        end
      end
    end
    len <= _GEN_6[7:0];
    if (io_xinit) begin
      xcnt <= 8'h0;
    end else begin
      if (io_xupdate) begin
        xcnt <= _T_95;
      end
    end
    xrem <= _GEN_7[15:0];
    if (io_start) begin
      ycnt <= 16'h0;
    end else begin
      if (_T_97) begin
        ycnt <= _T_100;
      end
    end
  end
endmodule
module TensorPadCtrl_8( // @[:@5925.2]
  input          clock, // @[:@5926.4]
  input          reset, // @[:@5927.4]
  input          io_start, // @[:@5928.4]
  output         io_done, // @[:@5928.4]
  input  [127:0] io_inst // @[:@5928.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@5953.4]
  wire [3:0] dec_ypad_0; // @[TensorUtil.scala 157:29:@5957.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@5961.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@5963.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@5965.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@5966.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@5967.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@5968.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@5969.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@5969.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@5970.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@5971.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@5971.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@5972.4]
  wire [18:0] _GEN_12; // @[TensorUtil.scala 166:46:@5973.4]
  wire [18:0] _T_39; // @[TensorUtil.scala 166:46:@5973.4]
  wire [19:0] _T_41; // @[TensorUtil.scala 166:71:@5974.4]
  wire [19:0] _T_42; // @[TensorUtil.scala 166:71:@5975.4]
  wire [18:0] xval; // @[TensorUtil.scala 166:71:@5976.4]
  wire  _T_44; // @[TensorUtil.scala 174:22:@5977.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 174:42:@5978.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 174:42:@5979.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 174:42:@5980.4]
  wire [3:0] yval; // @[TensorUtil.scala 174:10:@5981.4]
  reg  state; // @[TensorUtil.scala 181:22:@5982.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@5983.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@5985.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@5992.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@5993.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@5994.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@5995.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@5991.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@5984.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@5999.4]
  wire [18:0] _GEN_4; // @[TensorUtil.scala 196:26:@6000.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@6006.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@6013.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@6014.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@6012.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@6018.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@6019.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@6026.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@6028.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@6029.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@6027.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@6034.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@5953.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorUtil.scala 157:29:@5957.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@5961.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@5963.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@5969.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@5969.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@5970.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@5971.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@5971.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@5972.4]
  assign _GEN_12 = {{3'd0}, _T_38}; // @[TensorUtil.scala 166:46:@5973.4]
  assign _T_39 = _GEN_12 << 3; // @[TensorUtil.scala 166:46:@5973.4]
  assign _T_41 = _T_39 - 19'h1; // @[TensorUtil.scala 166:71:@5974.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@5975.4]
  assign xval = _T_42[18:0]; // @[TensorUtil.scala 166:71:@5976.4]
  assign _T_44 = dec_ypad_0 != 4'h0; // @[TensorUtil.scala 174:22:@5977.4]
  assign _T_46 = dec_ypad_0 - 4'h1; // @[TensorUtil.scala 174:42:@5978.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 174:42:@5979.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 174:42:@5980.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 174:10:@5981.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@5983.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@5985.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@5992.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@5993.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@5994.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@5995.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@5991.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@5984.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@5999.4]
  assign _GEN_4 = _T_56 ? xval : {{3'd0}, xmax}; // @[TensorUtil.scala 196:26:@6000.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@6006.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6013.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6014.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@6012.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@6018.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@6019.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@6026.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@6028.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@6029.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@6027.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@6034.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@6037.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_9( // @[:@6039.2]
  input          clock, // @[:@6040.4]
  input          reset, // @[:@6041.4]
  input          io_start, // @[:@6042.4]
  output         io_done, // @[:@6042.4]
  input  [127:0] io_inst // @[:@6042.4]
);
  wire [15:0] dec_xsize; // @[TensorUtil.scala 157:29:@6067.4]
  wire [3:0] dec_ypad_1; // @[TensorUtil.scala 157:29:@6073.4]
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@6075.4]
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@6077.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@6079.4]
  reg [31:0] _RAND_0;
  reg [3:0] ymax; // @[TensorUtil.scala 160:17:@6080.4]
  reg [31:0] _RAND_1;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@6081.4]
  reg [31:0] _RAND_2;
  reg [3:0] ycnt; // @[TensorUtil.scala 162:17:@6082.4]
  reg [31:0] _RAND_3;
  wire [15:0] _GEN_10; // @[TensorUtil.scala 166:20:@6083.4]
  wire [16:0] _T_35; // @[TensorUtil.scala 166:20:@6083.4]
  wire [15:0] _T_36; // @[TensorUtil.scala 166:20:@6084.4]
  wire [15:0] _GEN_11; // @[TensorUtil.scala 166:32:@6085.4]
  wire [16:0] _T_37; // @[TensorUtil.scala 166:32:@6085.4]
  wire [15:0] _T_38; // @[TensorUtil.scala 166:32:@6086.4]
  wire [18:0] _GEN_12; // @[TensorUtil.scala 166:46:@6087.4]
  wire [18:0] _T_39; // @[TensorUtil.scala 166:46:@6087.4]
  wire [19:0] _T_41; // @[TensorUtil.scala 166:71:@6088.4]
  wire [19:0] _T_42; // @[TensorUtil.scala 166:71:@6089.4]
  wire [18:0] xval; // @[TensorUtil.scala 166:71:@6090.4]
  wire  _T_44; // @[TensorUtil.scala 176:22:@6091.4]
  wire [4:0] _T_46; // @[TensorUtil.scala 176:42:@6092.4]
  wire [4:0] _T_47; // @[TensorUtil.scala 176:42:@6093.4]
  wire [3:0] _T_48; // @[TensorUtil.scala 176:42:@6094.4]
  wire [3:0] yval; // @[TensorUtil.scala 176:10:@6095.4]
  reg  state; // @[TensorUtil.scala 181:22:@6096.4]
  reg [31:0] _RAND_4;
  wire  _T_51; // @[Conditional.scala 37:30:@6097.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@6099.6]
  wire  _T_53; // @[TensorUtil.scala 190:18:@6106.8]
  wire  _T_54; // @[TensorUtil.scala 190:35:@6107.8]
  wire  _T_55; // @[TensorUtil.scala 190:27:@6108.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@6109.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@6105.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@6098.4]
  wire  _T_56; // @[TensorUtil.scala 196:15:@6113.4]
  wire [18:0] _GEN_4; // @[TensorUtil.scala 196:26:@6114.4]
  wire  _T_59; // @[TensorUtil.scala 201:25:@6120.4]
  wire [16:0] _T_63; // @[TensorUtil.scala 204:18:@6127.8]
  wire [15:0] _T_64; // @[TensorUtil.scala 204:18:@6128.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@6126.6]
  wire  _T_67; // @[TensorUtil.scala 207:33:@6132.4]
  wire  _T_68; // @[TensorUtil.scala 207:25:@6133.4]
  wire  _T_72; // @[TensorUtil.scala 209:34:@6140.6]
  wire [4:0] _T_74; // @[TensorUtil.scala 210:18:@6142.8]
  wire [3:0] _T_75; // @[TensorUtil.scala 210:18:@6143.8]
  wire [3:0] _GEN_8; // @[TensorUtil.scala 209:52:@6141.6]
  wire  _T_78; // @[TensorUtil.scala 213:32:@6148.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorUtil.scala 157:29:@6067.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorUtil.scala 157:29:@6073.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@6075.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@6077.4]
  assign _GEN_10 = {{12'd0}, dec_xpad_0}; // @[TensorUtil.scala 166:20:@6083.4]
  assign _T_35 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@6083.4]
  assign _T_36 = _GEN_10 + dec_xsize; // @[TensorUtil.scala 166:20:@6084.4]
  assign _GEN_11 = {{12'd0}, dec_xpad_1}; // @[TensorUtil.scala 166:32:@6085.4]
  assign _T_37 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@6085.4]
  assign _T_38 = _T_36 + _GEN_11; // @[TensorUtil.scala 166:32:@6086.4]
  assign _GEN_12 = {{3'd0}, _T_38}; // @[TensorUtil.scala 166:46:@6087.4]
  assign _T_39 = _GEN_12 << 3; // @[TensorUtil.scala 166:46:@6087.4]
  assign _T_41 = _T_39 - 19'h1; // @[TensorUtil.scala 166:71:@6088.4]
  assign _T_42 = $unsigned(_T_41); // @[TensorUtil.scala 166:71:@6089.4]
  assign xval = _T_42[18:0]; // @[TensorUtil.scala 166:71:@6090.4]
  assign _T_44 = dec_ypad_1 != 4'h0; // @[TensorUtil.scala 176:22:@6091.4]
  assign _T_46 = dec_ypad_1 - 4'h1; // @[TensorUtil.scala 176:42:@6092.4]
  assign _T_47 = $unsigned(_T_46); // @[TensorUtil.scala 176:42:@6093.4]
  assign _T_48 = _T_47[3:0]; // @[TensorUtil.scala 176:42:@6094.4]
  assign yval = _T_44 ? _T_48 : 4'h0; // @[TensorUtil.scala 176:10:@6095.4]
  assign _T_51 = 1'h0 == state; // @[Conditional.scala 37:30:@6097.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@6099.6]
  assign _T_53 = ycnt == ymax; // @[TensorUtil.scala 190:18:@6106.8]
  assign _T_54 = xcnt == xmax; // @[TensorUtil.scala 190:35:@6107.8]
  assign _T_55 = _T_53 & _T_54; // @[TensorUtil.scala 190:27:@6108.8]
  assign _GEN_1 = _T_55 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@6109.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@6105.6]
  assign _GEN_3 = _T_51 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@6098.4]
  assign _T_56 = state == 1'h0; // @[TensorUtil.scala 196:15:@6113.4]
  assign _GEN_4 = _T_56 ? xval : {{3'd0}, xmax}; // @[TensorUtil.scala 196:26:@6114.4]
  assign _T_59 = _T_56 | _T_54; // @[TensorUtil.scala 201:25:@6120.4]
  assign _T_63 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6127.8]
  assign _T_64 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6128.8]
  assign _GEN_6 = state ? _T_64 : xcnt; // @[TensorUtil.scala 203:35:@6126.6]
  assign _T_67 = ymax == 4'h0; // @[TensorUtil.scala 207:33:@6132.4]
  assign _T_68 = _T_56 | _T_67; // @[TensorUtil.scala 207:25:@6133.4]
  assign _T_72 = state & _T_54; // @[TensorUtil.scala 209:34:@6140.6]
  assign _T_74 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@6142.8]
  assign _T_75 = ycnt + 4'h1; // @[TensorUtil.scala 210:18:@6143.8]
  assign _GEN_8 = _T_72 ? _T_75 : ycnt; // @[TensorUtil.scala 209:52:@6141.6]
  assign _T_78 = state & _T_53; // @[TensorUtil.scala 213:32:@6148.4]
  assign io_done = _T_78 & _T_54; // @[TensorUtil.scala 213:11:@6151.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  ymax = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  xcnt = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  ycnt = _RAND_3[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  state = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    xmax <= _GEN_4[15:0];
    if (_T_56) begin
      if (_T_44) begin
        ymax <= _T_48;
      end else begin
        ymax <= 4'h0;
      end
    end
    if (_T_59) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_64;
      end
    end
    if (_T_68) begin
      ycnt <= 4'h0;
    end else begin
      if (_T_72) begin
        ycnt <= _T_75;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_51) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_55) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_10( // @[:@6153.2]
  input          clock, // @[:@6154.4]
  input          reset, // @[:@6155.4]
  input          io_start, // @[:@6156.4]
  output         io_done, // @[:@6156.4]
  input  [127:0] io_inst // @[:@6156.4]
);
  wire [3:0] dec_xpad_0; // @[TensorUtil.scala 157:29:@6189.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@6193.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@6195.4]
  reg [31:0] _RAND_1;
  wire [6:0] _GEN_10; // @[TensorUtil.scala 168:19:@6197.4]
  wire [6:0] _T_35; // @[TensorUtil.scala 168:19:@6197.4]
  wire [7:0] _T_37; // @[TensorUtil.scala 168:44:@6198.4]
  wire [7:0] _T_38; // @[TensorUtil.scala 168:44:@6199.4]
  wire [6:0] xval; // @[TensorUtil.scala 168:44:@6200.4]
  reg  state; // @[TensorUtil.scala 181:22:@6201.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@6202.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@6204.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@6212.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@6214.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@6210.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@6203.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@6218.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@6225.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@6232.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@6233.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@6231.6]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorUtil.scala 157:29:@6189.4]
  assign _GEN_10 = {{3'd0}, dec_xpad_0}; // @[TensorUtil.scala 168:19:@6197.4]
  assign _T_35 = _GEN_10 << 3; // @[TensorUtil.scala 168:19:@6197.4]
  assign _T_37 = _T_35 - 7'h1; // @[TensorUtil.scala 168:44:@6198.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 168:44:@6199.4]
  assign xval = _T_38[6:0]; // @[TensorUtil.scala 168:44:@6200.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@6202.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@6204.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@6212.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@6214.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@6210.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@6203.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@6218.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@6225.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6232.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6233.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@6231.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@6256.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{9'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorPadCtrl_11( // @[:@6258.2]
  input          clock, // @[:@6259.4]
  input          reset, // @[:@6260.4]
  input          io_start, // @[:@6261.4]
  output         io_done, // @[:@6261.4]
  input  [127:0] io_inst // @[:@6261.4]
);
  wire [3:0] dec_xpad_1; // @[TensorUtil.scala 157:29:@6296.4]
  reg [15:0] xmax; // @[TensorUtil.scala 159:17:@6298.4]
  reg [31:0] _RAND_0;
  reg [15:0] xcnt; // @[TensorUtil.scala 161:17:@6300.4]
  reg [31:0] _RAND_1;
  wire [6:0] _GEN_10; // @[TensorUtil.scala 170:19:@6302.4]
  wire [6:0] _T_35; // @[TensorUtil.scala 170:19:@6302.4]
  wire [7:0] _T_37; // @[TensorUtil.scala 170:44:@6303.4]
  wire [7:0] _T_38; // @[TensorUtil.scala 170:44:@6304.4]
  wire [6:0] xval; // @[TensorUtil.scala 170:44:@6305.4]
  reg  state; // @[TensorUtil.scala 181:22:@6306.4]
  reg [31:0] _RAND_2;
  wire  _T_40; // @[Conditional.scala 37:30:@6307.4]
  wire  _GEN_0; // @[TensorUtil.scala 185:23:@6309.6]
  wire  _T_43; // @[TensorUtil.scala 190:35:@6317.8]
  wire  _GEN_1; // @[TensorUtil.scala 190:45:@6319.8]
  wire  _GEN_2; // @[Conditional.scala 39:67:@6315.6]
  wire  _GEN_3; // @[Conditional.scala 40:58:@6308.4]
  wire  _T_45; // @[TensorUtil.scala 196:15:@6323.4]
  wire  _T_48; // @[TensorUtil.scala 201:25:@6330.4]
  wire [16:0] _T_52; // @[TensorUtil.scala 204:18:@6337.8]
  wire [15:0] _T_53; // @[TensorUtil.scala 204:18:@6338.8]
  wire [15:0] _GEN_6; // @[TensorUtil.scala 203:35:@6336.6]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorUtil.scala 157:29:@6296.4]
  assign _GEN_10 = {{3'd0}, dec_xpad_1}; // @[TensorUtil.scala 170:19:@6302.4]
  assign _T_35 = _GEN_10 << 3; // @[TensorUtil.scala 170:19:@6302.4]
  assign _T_37 = _T_35 - 7'h1; // @[TensorUtil.scala 170:44:@6303.4]
  assign _T_38 = $unsigned(_T_37); // @[TensorUtil.scala 170:44:@6304.4]
  assign xval = _T_38[6:0]; // @[TensorUtil.scala 170:44:@6305.4]
  assign _T_40 = 1'h0 == state; // @[Conditional.scala 37:30:@6307.4]
  assign _GEN_0 = io_start ? 1'h1 : state; // @[TensorUtil.scala 185:23:@6309.6]
  assign _T_43 = xcnt == xmax; // @[TensorUtil.scala 190:35:@6317.8]
  assign _GEN_1 = _T_43 ? 1'h0 : state; // @[TensorUtil.scala 190:45:@6319.8]
  assign _GEN_2 = state ? _GEN_1 : state; // @[Conditional.scala 39:67:@6315.6]
  assign _GEN_3 = _T_40 ? _GEN_0 : _GEN_2; // @[Conditional.scala 40:58:@6308.4]
  assign _T_45 = state == 1'h0; // @[TensorUtil.scala 196:15:@6323.4]
  assign _T_48 = _T_45 | _T_43; // @[TensorUtil.scala 201:25:@6330.4]
  assign _T_52 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6337.8]
  assign _T_53 = xcnt + 16'h1; // @[TensorUtil.scala 204:18:@6338.8]
  assign _GEN_6 = state ? _T_53 : xcnt; // @[TensorUtil.scala 203:35:@6336.6]
  assign io_done = state & _T_43; // @[TensorUtil.scala 213:11:@6361.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  xmax = _RAND_0[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  xcnt = _RAND_1[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  state = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (_T_45) begin
      xmax <= {{9'd0}, xval};
    end
    if (_T_48) begin
      xcnt <= 16'h0;
    end else begin
      if (state) begin
        xcnt <= _T_53;
      end
    end
    if (reset) begin
      state <= 1'h0;
    end else begin
      if (_T_40) begin
        if (io_start) begin
          state <= 1'h1;
        end
      end else begin
        if (state) begin
          if (_T_43) begin
            state <= 1'h0;
          end
        end
      end
    end
  end
endmodule
module TensorLoad_2( // @[:@6363.2]
  input          clock, // @[:@6364.4]
  input          reset, // @[:@6365.4]
  input          io_start, // @[:@6366.4]
  output         io_done, // @[:@6366.4]
  input  [127:0] io_inst, // @[:@6366.4]
  input  [31:0]  io_baddr, // @[:@6366.4]
  input          io_vme_rd_cmd_ready, // @[:@6366.4]
  output         io_vme_rd_cmd_valid, // @[:@6366.4]
  output [31:0]  io_vme_rd_cmd_bits_addr, // @[:@6366.4]
  output [7:0]   io_vme_rd_cmd_bits_len, // @[:@6366.4]
  output         io_vme_rd_data_ready, // @[:@6366.4]
  input          io_vme_rd_data_valid, // @[:@6366.4]
  input  [63:0]  io_vme_rd_data_bits, // @[:@6366.4]
  input          io_tensor_rd_idx_valid, // @[:@6366.4]
  input  [10:0]  io_tensor_rd_idx_bits, // @[:@6366.4]
  output         io_tensor_rd_data_valid, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_0, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_1, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_2, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_3, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_4, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_5, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_6, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_7, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_8, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_9, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_10, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_11, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_12, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_13, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_14, // @[:@6366.4]
  output [31:0]  io_tensor_rd_data_bits_0_15, // @[:@6366.4]
  input          io_tensor_wr_valid, // @[:@6366.4]
  input  [10:0]  io_tensor_wr_bits_idx, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_0, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_1, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_2, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_3, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_4, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_5, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_6, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_7, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_8, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_9, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_10, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_11, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_12, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_13, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_14, // @[:@6366.4]
  input  [31:0]  io_tensor_wr_bits_data_0_15 // @[:@6366.4]
);
  wire  dataCtrl_clock; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_start; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_done; // @[TensorLoad.scala 51:24:@6403.4]
  wire [127:0] dataCtrl_io_inst; // @[TensorLoad.scala 51:24:@6403.4]
  wire [31:0] dataCtrl_io_baddr; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_xinit; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_xupdate; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_yupdate; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_stride; // @[TensorLoad.scala 51:24:@6403.4]
  wire  dataCtrl_io_split; // @[TensorLoad.scala 51:24:@6403.4]
  wire [31:0] dataCtrl_io_addr; // @[TensorLoad.scala 51:24:@6403.4]
  wire [7:0] dataCtrl_io_len; // @[TensorLoad.scala 51:24:@6403.4]
  wire  yPadCtrl0_clock; // @[TensorLoad.scala 53:25:@6407.4]
  wire  yPadCtrl0_reset; // @[TensorLoad.scala 53:25:@6407.4]
  wire  yPadCtrl0_io_start; // @[TensorLoad.scala 53:25:@6407.4]
  wire  yPadCtrl0_io_done; // @[TensorLoad.scala 53:25:@6407.4]
  wire [127:0] yPadCtrl0_io_inst; // @[TensorLoad.scala 53:25:@6407.4]
  wire  yPadCtrl1_clock; // @[TensorLoad.scala 54:25:@6410.4]
  wire  yPadCtrl1_reset; // @[TensorLoad.scala 54:25:@6410.4]
  wire  yPadCtrl1_io_start; // @[TensorLoad.scala 54:25:@6410.4]
  wire  yPadCtrl1_io_done; // @[TensorLoad.scala 54:25:@6410.4]
  wire [127:0] yPadCtrl1_io_inst; // @[TensorLoad.scala 54:25:@6410.4]
  wire  xPadCtrl0_clock; // @[TensorLoad.scala 55:25:@6413.4]
  wire  xPadCtrl0_reset; // @[TensorLoad.scala 55:25:@6413.4]
  wire  xPadCtrl0_io_start; // @[TensorLoad.scala 55:25:@6413.4]
  wire  xPadCtrl0_io_done; // @[TensorLoad.scala 55:25:@6413.4]
  wire [127:0] xPadCtrl0_io_inst; // @[TensorLoad.scala 55:25:@6413.4]
  wire  xPadCtrl1_clock; // @[TensorLoad.scala 56:25:@6416.4]
  wire  xPadCtrl1_reset; // @[TensorLoad.scala 56:25:@6416.4]
  wire  xPadCtrl1_io_start; // @[TensorLoad.scala 56:25:@6416.4]
  wire  xPadCtrl1_io_done; // @[TensorLoad.scala 56:25:@6416.4]
  wire [127:0] xPadCtrl1_io_inst; // @[TensorLoad.scala 56:25:@6416.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_0 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_0;
  wire [63:0] tensorFile_0_0_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_0_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_0__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_0__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_0__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_0__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_1 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_1;
  wire [63:0] tensorFile_0_1_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_1_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_1__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_1__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_1__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_1__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_2 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_2;
  wire [63:0] tensorFile_0_2_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_2_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_2__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_2__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_2__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_2__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_3 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_3;
  wire [63:0] tensorFile_0_3_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_3_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_3__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_3__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_3__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_3__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_4 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_4;
  wire [63:0] tensorFile_0_4_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_4_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_4__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_4__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_4__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_4__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_5 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_5;
  wire [63:0] tensorFile_0_5_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_5_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_5__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_5__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_5__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_5__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_6 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_6;
  wire [63:0] tensorFile_0_6_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_6_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_6__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_6__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_6__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_6__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_7 [0:2047]; // @[TensorLoad.scala 214:59:@6684.4]
  reg [63:0] _RAND_7;
  wire [63:0] tensorFile_0_7_rdata_0_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_7_rdata_0_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire [63:0] tensorFile_0_7__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
  wire [10:0] tensorFile_0_7__T_994_addr; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_7__T_994_mask; // @[TensorLoad.scala 214:59:@6684.4]
  wire  tensorFile_0_7__T_994_en; // @[TensorLoad.scala 214:59:@6684.4]
  wire [15:0] dec_sram_offset; // @[TensorLoad.scala 50:29:@6383.4]
  wire [15:0] dec_xsize; // @[TensorLoad.scala 50:29:@6391.4]
  wire [3:0] dec_ypad_0; // @[TensorLoad.scala 50:29:@6395.4]
  wire [3:0] dec_ypad_1; // @[TensorLoad.scala 50:29:@6397.4]
  wire [3:0] dec_xpad_0; // @[TensorLoad.scala 50:29:@6399.4]
  wire [3:0] dec_xpad_1; // @[TensorLoad.scala 50:29:@6401.4]
  reg  dataCtrlDone; // @[TensorLoad.scala 52:29:@6406.4]
  reg [31:0] _RAND_8;
  reg [7:0] tag; // @[TensorLoad.scala 58:16:@6419.4]
  reg [31:0] _RAND_9;
  reg [7:0] set; // @[TensorLoad.scala 59:16:@6420.4]
  reg [31:0] _RAND_10;
  reg [2:0] state; // @[TensorLoad.scala 62:22:@6421.4]
  reg [31:0] _RAND_11;
  wire  _T_614; // @[Conditional.scala 37:30:@6422.4]
  wire  _T_616; // @[TensorLoad.scala 68:26:@6425.8]
  wire  _T_618; // @[TensorLoad.scala 70:33:@6430.10]
  wire [2:0] _GEN_0; // @[TensorLoad.scala 70:42:@6431.10]
  wire [2:0] _GEN_1; // @[TensorLoad.scala 68:35:@6426.8]
  wire [2:0] _GEN_2; // @[TensorLoad.scala 67:23:@6424.6]
  wire  _T_619; // @[Conditional.scala 37:30:@6440.6]
  wire [2:0] _GEN_4; // @[TensorLoad.scala 78:32:@6442.8]
  wire  _T_622; // @[Conditional.scala 37:30:@6453.8]
  wire [2:0] _GEN_5; // @[TensorLoad.scala 87:32:@6455.10]
  wire  _T_623; // @[Conditional.scala 37:30:@6460.10]
  wire [2:0] _GEN_6; // @[TensorLoad.scala 92:34:@6462.12]
  wire  _T_624; // @[Conditional.scala 37:30:@6467.12]
  wire  _T_626; // @[TensorLoad.scala 99:28:@6471.18]
  wire  _T_628; // @[TensorLoad.scala 101:35:@6476.20]
  wire [2:0] _GEN_7; // @[TensorLoad.scala 101:44:@6477.20]
  wire [2:0] _GEN_8; // @[TensorLoad.scala 99:37:@6472.18]
  wire  _T_629; // @[TensorLoad.scala 106:41:@6485.18]
  wire [2:0] _GEN_10; // @[TensorLoad.scala 107:37:@6488.20]
  wire [2:0] _GEN_11; // @[TensorLoad.scala 106:63:@6486.18]
  wire [2:0] _GEN_12; // @[TensorLoad.scala 98:33:@6470.16]
  wire [2:0] _GEN_13; // @[TensorLoad.scala 97:35:@6469.14]
  wire  _T_634; // @[Conditional.scala 37:30:@6503.14]
  wire [2:0] _GEN_16; // @[TensorLoad.scala 119:29:@6506.18]
  wire [2:0] _GEN_17; // @[TensorLoad.scala 118:32:@6505.16]
  wire  _T_639; // @[Conditional.scala 37:30:@6527.16]
  wire  _T_640; // @[TensorLoad.scala 135:31:@6529.18]
  wire [2:0] _GEN_18; // @[TensorLoad.scala 135:48:@6530.18]
  wire [2:0] _GEN_19; // @[Conditional.scala 39:67:@6528.16]
  wire [2:0] _GEN_20; // @[Conditional.scala 39:67:@6504.14]
  wire [2:0] _GEN_21; // @[Conditional.scala 39:67:@6468.12]
  wire [2:0] _GEN_22; // @[Conditional.scala 39:67:@6461.10]
  wire [2:0] _GEN_23; // @[Conditional.scala 39:67:@6454.8]
  wire [2:0] _GEN_24; // @[Conditional.scala 39:67:@6441.6]
  wire [2:0] _GEN_25; // @[Conditional.scala 40:58:@6423.4]
  wire  _T_641; // @[TensorLoad.scala 142:30:@6534.4]
  wire  _T_642; // @[TensorLoad.scala 142:40:@6535.4]
  wire  _T_644; // @[Decoupled.scala 37:37:@6541.4]
  wire  _T_649; // @[TensorLoad.scala 151:38:@6551.6]
  wire  _GEN_26; // @[TensorLoad.scala 151:59:@6552.6]
  wire  _GEN_27; // @[TensorLoad.scala 149:26:@6546.4]
  wire  _T_654; // @[TensorLoad.scala 156:44:@6557.4]
  wire  _T_661; // @[TensorLoad.scala 159:83:@6563.4]
  wire  _T_662; // @[TensorLoad.scala 159:70:@6564.4]
  wire  _T_663; // @[TensorLoad.scala 160:35:@6565.4]
  wire  _T_664; // @[TensorLoad.scala 160:46:@6566.4]
  wire  _T_665; // @[TensorLoad.scala 160:66:@6567.4]
  wire  _T_666; // @[TensorLoad.scala 159:92:@6568.4]
  wire  _T_672; // @[TensorLoad.scala 164:34:@6574.4]
  wire  _T_673; // @[TensorLoad.scala 164:45:@6575.4]
  wire  _T_674; // @[TensorLoad.scala 163:57:@6576.4]
  wire  _T_676; // @[TensorLoad.scala 165:52:@6578.4]
  wire  _T_677; // @[TensorLoad.scala 165:50:@6579.4]
  wire  _T_679; // @[TensorLoad.scala 165:66:@6581.4]
  wire  _T_682; // @[TensorLoad.scala 165:109:@6583.4]
  wire  _T_683; // @[TensorLoad.scala 164:66:@6584.4]
  wire  _T_687; // @[TensorLoad.scala 166:65:@6588.4]
  wire  _T_688; // @[TensorLoad.scala 165:131:@6589.4]
  wire  _T_693; // @[TensorLoad.scala 168:44:@6594.4]
  wire  _T_694; // @[TensorLoad.scala 170:28:@6595.4]
  wire  _T_696; // @[TensorLoad.scala 170:46:@6597.4]
  wire  _T_699; // @[TensorLoad.scala 170:89:@6599.4]
  wire  _T_700; // @[TensorLoad.scala 169:47:@6600.4]
  wire  _T_702; // @[TensorLoad.scala 178:32:@6607.4]
  wire  _T_705; // @[TensorLoad.scala 186:25:@6614.4]
  wire  _T_706; // @[TensorLoad.scala 185:36:@6615.4]
  wire  _T_708; // @[TensorLoad.scala 186:36:@6617.4]
  wire  _T_709; // @[TensorLoad.scala 188:25:@6618.4]
  wire  isZeroPad; // @[TensorLoad.scala 187:36:@6619.4]
  wire  _T_712; // @[TensorLoad.scala 190:25:@6622.4]
  wire  _T_714; // @[TensorLoad.scala 190:54:@6623.4]
  wire  _T_715; // @[TensorLoad.scala 190:47:@6624.4]
  wire  _T_718; // @[TensorLoad.scala 192:38:@6630.6]
  wire [8:0] _T_720; // @[TensorLoad.scala 193:16:@6632.8]
  wire [7:0] _T_721; // @[TensorLoad.scala 193:16:@6633.8]
  wire [7:0] _GEN_28; // @[TensorLoad.scala 192:52:@6631.6]
  wire  _T_726; // @[TensorLoad.scala 196:55:@6639.4]
  wire  _T_729; // @[TensorLoad.scala 196:83:@6641.4]
  wire  _T_730; // @[TensorLoad.scala 196:47:@6642.4]
  wire  _T_736; // @[TensorLoad.scala 198:53:@6650.6]
  wire [8:0] _T_738; // @[TensorLoad.scala 199:16:@6652.8]
  wire [7:0] _T_739; // @[TensorLoad.scala 199:16:@6653.8]
  wire [7:0] _GEN_30; // @[TensorLoad.scala 198:88:@6651.6]
  reg [10:0] waddr_cur; // @[TensorLoad.scala 202:22:@6656.4]
  reg [31:0] _RAND_12;
  reg [10:0] waddr_nxt; // @[TensorLoad.scala 203:22:@6657.4]
  reg [31:0] _RAND_13;
  wire  _T_747; // @[TensorLoad.scala 207:53:@6667.6]
  wire  _T_750; // @[TensorLoad.scala 207:88:@6669.6]
  wire [11:0] _T_752; // @[TensorLoad.scala 208:28:@6671.8]
  wire [10:0] _T_753; // @[TensorLoad.scala 208:28:@6672.8]
  wire [15:0] _GEN_125; // @[TensorLoad.scala 210:28:@6677.10]
  wire [16:0] _T_754; // @[TensorLoad.scala 210:28:@6677.10]
  wire [15:0] _T_755; // @[TensorLoad.scala 210:28:@6678.10]
  wire [15:0] _GEN_32; // @[TensorLoad.scala 209:36:@6676.8]
  wire [15:0] _GEN_33; // @[TensorLoad.scala 209:36:@6676.8]
  wire [15:0] _GEN_34; // @[TensorLoad.scala 207:123:@6670.6]
  wire [15:0] _GEN_35; // @[TensorLoad.scala 207:123:@6670.6]
  wire [15:0] _GEN_36; // @[TensorLoad.scala 204:26:@6659.4]
  wire [15:0] _GEN_37; // @[TensorLoad.scala 204:26:@6659.4]
  wire  wmask_0_0; // @[TensorLoad.scala 222:26:@6696.4]
  wire [63:0] wdata_0_0; // @[TensorLoad.scala 223:25:@6698.4]
  wire  wmask_0_1; // @[TensorLoad.scala 222:26:@6700.4]
  wire  wmask_0_2; // @[TensorLoad.scala 222:26:@6704.4]
  wire  wmask_0_3; // @[TensorLoad.scala 222:26:@6708.4]
  wire  wmask_0_4; // @[TensorLoad.scala 222:26:@6712.4]
  wire  wmask_0_5; // @[TensorLoad.scala 222:26:@6716.4]
  wire  wmask_0_6; // @[TensorLoad.scala 222:26:@6720.4]
  wire [255:0] _T_857; // @[TensorLoad.scala 225:43:@6734.4]
  wire [511:0] _T_865; // @[TensorLoad.scala 225:43:@6742.4]
  wire [63:0] _T_917; // @[TensorLoad.scala 225:58:@6746.4]
  wire [63:0] _T_918; // @[TensorLoad.scala 225:58:@6748.4]
  wire [63:0] _T_919; // @[TensorLoad.scala 225:58:@6750.4]
  wire [63:0] _T_920; // @[TensorLoad.scala 225:58:@6752.4]
  wire [63:0] _T_921; // @[TensorLoad.scala 225:58:@6754.4]
  wire [63:0] _T_922; // @[TensorLoad.scala 225:58:@6756.4]
  wire [63:0] _T_923; // @[TensorLoad.scala 225:58:@6758.4]
  wire [63:0] _T_924; // @[TensorLoad.scala 225:58:@6760.4]
  reg  rvalid; // @[TensorLoad.scala 236:23:@6801.4]
  reg [31:0] _RAND_14;
  wire  _GEN_74; // @[TensorLoad.scala 239:36:@6806.4]
  wire [511:0] _T_1045; // @[TensorLoad.scala 241:36:@6818.4]
  wire  _T_1193; // @[TensorLoad.scala 245:96:@6874.4]
  wire  done_no_pad; // @[TensorLoad.scala 245:83:@6875.4]
  wire  done_x_pad; // @[TensorLoad.scala 246:72:@6880.4]
  wire  _T_1200; // @[TensorLoad.scala 247:37:@6882.4]
  wire  done_y_pad; // @[TensorLoad.scala 247:52:@6883.4]
  wire  _T_1201; // @[TensorLoad.scala 248:26:@6884.4]
  reg [10:0] tensorFile_0_0_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_15;
  reg [10:0] tensorFile_0_1_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_16;
  reg [10:0] tensorFile_0_2_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_17;
  reg [10:0] tensorFile_0_3_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_18;
  reg [10:0] tensorFile_0_4_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_19;
  reg [10:0] tensorFile_0_5_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_20;
  reg [10:0] tensorFile_0_6_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_21;
  reg [10:0] tensorFile_0_7_rdata_0_addr_pipe_0;
  reg [31:0] _RAND_22;
  TensorDataCtrl_2 dataCtrl ( // @[TensorLoad.scala 51:24:@6403.4]
    .clock(dataCtrl_clock),
    .io_start(dataCtrl_io_start),
    .io_done(dataCtrl_io_done),
    .io_inst(dataCtrl_io_inst),
    .io_baddr(dataCtrl_io_baddr),
    .io_xinit(dataCtrl_io_xinit),
    .io_xupdate(dataCtrl_io_xupdate),
    .io_yupdate(dataCtrl_io_yupdate),
    .io_stride(dataCtrl_io_stride),
    .io_split(dataCtrl_io_split),
    .io_addr(dataCtrl_io_addr),
    .io_len(dataCtrl_io_len)
  );
  TensorPadCtrl_8 yPadCtrl0 ( // @[TensorLoad.scala 53:25:@6407.4]
    .clock(yPadCtrl0_clock),
    .reset(yPadCtrl0_reset),
    .io_start(yPadCtrl0_io_start),
    .io_done(yPadCtrl0_io_done),
    .io_inst(yPadCtrl0_io_inst)
  );
  TensorPadCtrl_9 yPadCtrl1 ( // @[TensorLoad.scala 54:25:@6410.4]
    .clock(yPadCtrl1_clock),
    .reset(yPadCtrl1_reset),
    .io_start(yPadCtrl1_io_start),
    .io_done(yPadCtrl1_io_done),
    .io_inst(yPadCtrl1_io_inst)
  );
  TensorPadCtrl_10 xPadCtrl0 ( // @[TensorLoad.scala 55:25:@6413.4]
    .clock(xPadCtrl0_clock),
    .reset(xPadCtrl0_reset),
    .io_start(xPadCtrl0_io_start),
    .io_done(xPadCtrl0_io_done),
    .io_inst(xPadCtrl0_io_inst)
  );
  TensorPadCtrl_11 xPadCtrl1 ( // @[TensorLoad.scala 56:25:@6416.4]
    .clock(xPadCtrl1_clock),
    .reset(xPadCtrl1_reset),
    .io_start(xPadCtrl1_io_start),
    .io_done(xPadCtrl1_io_done),
    .io_inst(xPadCtrl1_io_inst)
  );
  assign tensorFile_0_0_rdata_0_addr = tensorFile_0_0_rdata_0_addr_pipe_0;
  assign tensorFile_0_0_rdata_0_data = tensorFile_0_0[tensorFile_0_0_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_0__T_994_data = _T_641 ? _T_917 : wdata_0_0;
  assign tensorFile_0_0__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_0__T_994_mask = _T_641 ? 1'h1 : wmask_0_0;
  assign tensorFile_0_0__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_1_rdata_0_addr = tensorFile_0_1_rdata_0_addr_pipe_0;
  assign tensorFile_0_1_rdata_0_data = tensorFile_0_1[tensorFile_0_1_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_1__T_994_data = _T_641 ? _T_918 : wdata_0_0;
  assign tensorFile_0_1__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_1__T_994_mask = _T_641 ? 1'h1 : wmask_0_1;
  assign tensorFile_0_1__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_2_rdata_0_addr = tensorFile_0_2_rdata_0_addr_pipe_0;
  assign tensorFile_0_2_rdata_0_data = tensorFile_0_2[tensorFile_0_2_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_2__T_994_data = _T_641 ? _T_919 : wdata_0_0;
  assign tensorFile_0_2__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_2__T_994_mask = _T_641 ? 1'h1 : wmask_0_2;
  assign tensorFile_0_2__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_3_rdata_0_addr = tensorFile_0_3_rdata_0_addr_pipe_0;
  assign tensorFile_0_3_rdata_0_data = tensorFile_0_3[tensorFile_0_3_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_3__T_994_data = _T_641 ? _T_920 : wdata_0_0;
  assign tensorFile_0_3__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_3__T_994_mask = _T_641 ? 1'h1 : wmask_0_3;
  assign tensorFile_0_3__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_4_rdata_0_addr = tensorFile_0_4_rdata_0_addr_pipe_0;
  assign tensorFile_0_4_rdata_0_data = tensorFile_0_4[tensorFile_0_4_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_4__T_994_data = _T_641 ? _T_921 : wdata_0_0;
  assign tensorFile_0_4__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_4__T_994_mask = _T_641 ? 1'h1 : wmask_0_4;
  assign tensorFile_0_4__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_5_rdata_0_addr = tensorFile_0_5_rdata_0_addr_pipe_0;
  assign tensorFile_0_5_rdata_0_data = tensorFile_0_5[tensorFile_0_5_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_5__T_994_data = _T_641 ? _T_922 : wdata_0_0;
  assign tensorFile_0_5__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_5__T_994_mask = _T_641 ? 1'h1 : wmask_0_5;
  assign tensorFile_0_5__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_6_rdata_0_addr = tensorFile_0_6_rdata_0_addr_pipe_0;
  assign tensorFile_0_6_rdata_0_data = tensorFile_0_6[tensorFile_0_6_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_6__T_994_data = _T_641 ? _T_923 : wdata_0_0;
  assign tensorFile_0_6__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_6__T_994_mask = _T_641 ? 1'h1 : wmask_0_6;
  assign tensorFile_0_6__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign tensorFile_0_7_rdata_0_addr = tensorFile_0_7_rdata_0_addr_pipe_0;
  assign tensorFile_0_7_rdata_0_data = tensorFile_0_7[tensorFile_0_7_rdata_0_addr]; // @[TensorLoad.scala 214:59:@6684.4]
  assign tensorFile_0_7__T_994_data = _T_641 ? _T_924 : wdata_0_0;
  assign tensorFile_0_7__T_994_addr = _T_641 ? io_tensor_wr_bits_idx : waddr_cur;
  assign tensorFile_0_7__T_994_mask = _T_641 ? 1'h1 : _T_714;
  assign tensorFile_0_7__T_994_en = _T_641 ? io_tensor_wr_valid : _T_747;
  assign dec_sram_offset = io_inst[24:9]; // @[TensorLoad.scala 50:29:@6383.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorLoad.scala 50:29:@6391.4]
  assign dec_ypad_0 = io_inst[115:112]; // @[TensorLoad.scala 50:29:@6395.4]
  assign dec_ypad_1 = io_inst[119:116]; // @[TensorLoad.scala 50:29:@6397.4]
  assign dec_xpad_0 = io_inst[123:120]; // @[TensorLoad.scala 50:29:@6399.4]
  assign dec_xpad_1 = io_inst[127:124]; // @[TensorLoad.scala 50:29:@6401.4]
  assign _T_614 = 3'h0 == state; // @[Conditional.scala 37:30:@6422.4]
  assign _T_616 = dec_ypad_0 != 4'h0; // @[TensorLoad.scala 68:26:@6425.8]
  assign _T_618 = dec_xpad_0 != 4'h0; // @[TensorLoad.scala 70:33:@6430.10]
  assign _GEN_0 = _T_618 ? 3'h2 : 3'h3; // @[TensorLoad.scala 70:42:@6431.10]
  assign _GEN_1 = _T_616 ? 3'h1 : _GEN_0; // @[TensorLoad.scala 68:35:@6426.8]
  assign _GEN_2 = io_start ? _GEN_1 : state; // @[TensorLoad.scala 67:23:@6424.6]
  assign _T_619 = 3'h1 == state; // @[Conditional.scala 37:30:@6440.6]
  assign _GEN_4 = yPadCtrl0_io_done ? _GEN_0 : state; // @[TensorLoad.scala 78:32:@6442.8]
  assign _T_622 = 3'h2 == state; // @[Conditional.scala 37:30:@6453.8]
  assign _GEN_5 = xPadCtrl0_io_done ? 3'h3 : state; // @[TensorLoad.scala 87:32:@6455.10]
  assign _T_623 = 3'h3 == state; // @[Conditional.scala 37:30:@6460.10]
  assign _GEN_6 = io_vme_rd_cmd_ready ? 3'h4 : state; // @[TensorLoad.scala 92:34:@6462.12]
  assign _T_624 = 3'h4 == state; // @[Conditional.scala 37:30:@6467.12]
  assign _T_626 = dec_xpad_1 != 4'h0; // @[TensorLoad.scala 99:28:@6471.18]
  assign _T_628 = dec_ypad_1 != 4'h0; // @[TensorLoad.scala 101:35:@6476.20]
  assign _GEN_7 = _T_628 ? 3'h6 : 3'h0; // @[TensorLoad.scala 101:44:@6477.20]
  assign _GEN_8 = _T_626 ? 3'h5 : _GEN_7; // @[TensorLoad.scala 99:37:@6472.18]
  assign _T_629 = dataCtrl_io_stride | dataCtrl_io_split; // @[TensorLoad.scala 106:41:@6485.18]
  assign _GEN_10 = _T_626 ? 3'h5 : _GEN_0; // @[TensorLoad.scala 107:37:@6488.20]
  assign _GEN_11 = _T_629 ? _GEN_10 : state; // @[TensorLoad.scala 106:63:@6486.18]
  assign _GEN_12 = dataCtrl_io_done ? _GEN_8 : _GEN_11; // @[TensorLoad.scala 98:33:@6470.16]
  assign _GEN_13 = io_vme_rd_data_valid ? _GEN_12 : state; // @[TensorLoad.scala 97:35:@6469.14]
  assign _T_634 = 3'h5 == state; // @[Conditional.scala 37:30:@6503.14]
  assign _GEN_16 = dataCtrlDone ? _GEN_7 : _GEN_0; // @[TensorLoad.scala 119:29:@6506.18]
  assign _GEN_17 = xPadCtrl1_io_done ? _GEN_16 : state; // @[TensorLoad.scala 118:32:@6505.16]
  assign _T_639 = 3'h6 == state; // @[Conditional.scala 37:30:@6527.16]
  assign _T_640 = yPadCtrl1_io_done & dataCtrlDone; // @[TensorLoad.scala 135:31:@6529.18]
  assign _GEN_18 = _T_640 ? 3'h0 : state; // @[TensorLoad.scala 135:48:@6530.18]
  assign _GEN_19 = _T_639 ? _GEN_18 : state; // @[Conditional.scala 39:67:@6528.16]
  assign _GEN_20 = _T_634 ? _GEN_17 : _GEN_19; // @[Conditional.scala 39:67:@6504.14]
  assign _GEN_21 = _T_624 ? _GEN_13 : _GEN_20; // @[Conditional.scala 39:67:@6468.12]
  assign _GEN_22 = _T_623 ? _GEN_6 : _GEN_21; // @[Conditional.scala 39:67:@6461.10]
  assign _GEN_23 = _T_622 ? _GEN_5 : _GEN_22; // @[Conditional.scala 39:67:@6454.8]
  assign _GEN_24 = _T_619 ? _GEN_4 : _GEN_23; // @[Conditional.scala 39:67:@6441.6]
  assign _GEN_25 = _T_614 ? _GEN_2 : _GEN_24; // @[Conditional.scala 40:58:@6423.4]
  assign _T_641 = state == 3'h0; // @[TensorLoad.scala 142:30:@6534.4]
  assign _T_642 = _T_641 & io_start; // @[TensorLoad.scala 142:40:@6535.4]
  assign _T_644 = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[Decoupled.scala 37:37:@6541.4]
  assign _T_649 = _T_644 & dataCtrl_io_done; // @[TensorLoad.scala 151:38:@6551.6]
  assign _GEN_26 = _T_649 ? 1'h1 : dataCtrlDone; // @[TensorLoad.scala 151:59:@6552.6]
  assign _GEN_27 = _T_641 ? 1'h0 : _GEN_26; // @[TensorLoad.scala 149:26:@6546.4]
  assign _T_654 = _T_616 & _T_641; // @[TensorLoad.scala 156:44:@6557.4]
  assign _T_661 = dec_xpad_1 == 4'h0; // @[TensorLoad.scala 159:83:@6563.4]
  assign _T_662 = _T_649 & _T_661; // @[TensorLoad.scala 159:70:@6564.4]
  assign _T_663 = state == 3'h5; // @[TensorLoad.scala 160:35:@6565.4]
  assign _T_664 = _T_663 & xPadCtrl1_io_done; // @[TensorLoad.scala 160:46:@6566.4]
  assign _T_665 = _T_664 & dataCtrlDone; // @[TensorLoad.scala 160:66:@6567.4]
  assign _T_666 = _T_662 | _T_665; // @[TensorLoad.scala 159:92:@6568.4]
  assign _T_672 = state == 3'h1; // @[TensorLoad.scala 164:34:@6574.4]
  assign _T_673 = _T_672 & yPadCtrl0_io_done; // @[TensorLoad.scala 164:45:@6575.4]
  assign _T_674 = _T_642 | _T_673; // @[TensorLoad.scala 163:57:@6576.4]
  assign _T_676 = ~ dataCtrlDone; // @[TensorLoad.scala 165:52:@6578.4]
  assign _T_677 = _T_644 & _T_676; // @[TensorLoad.scala 165:50:@6579.4]
  assign _T_679 = _T_677 & _T_629; // @[TensorLoad.scala 165:66:@6581.4]
  assign _T_682 = _T_679 & _T_661; // @[TensorLoad.scala 165:109:@6583.4]
  assign _T_683 = _T_674 | _T_682; // @[TensorLoad.scala 164:66:@6584.4]
  assign _T_687 = _T_664 & _T_676; // @[TensorLoad.scala 166:65:@6588.4]
  assign _T_688 = _T_683 | _T_687; // @[TensorLoad.scala 165:131:@6589.4]
  assign _T_693 = _T_626 & _T_644; // @[TensorLoad.scala 168:44:@6594.4]
  assign _T_694 = ~ dataCtrl_io_done; // @[TensorLoad.scala 170:28:@6595.4]
  assign _T_696 = _T_694 & _T_629; // @[TensorLoad.scala 170:46:@6597.4]
  assign _T_699 = _T_696 & _T_626; // @[TensorLoad.scala 170:89:@6599.4]
  assign _T_700 = dataCtrl_io_done | _T_699; // @[TensorLoad.scala 169:47:@6600.4]
  assign _T_702 = state == 3'h3; // @[TensorLoad.scala 178:32:@6607.4]
  assign _T_705 = state == 3'h2; // @[TensorLoad.scala 186:25:@6614.4]
  assign _T_706 = _T_672 | _T_705; // @[TensorLoad.scala 185:36:@6615.4]
  assign _T_708 = _T_706 | _T_663; // @[TensorLoad.scala 186:36:@6617.4]
  assign _T_709 = state == 3'h6; // @[TensorLoad.scala 188:25:@6618.4]
  assign isZeroPad = _T_708 | _T_709; // @[TensorLoad.scala 187:36:@6619.4]
  assign _T_712 = _T_641 | _T_702; // @[TensorLoad.scala 190:25:@6622.4]
  assign _T_714 = tag == 8'h7; // @[TensorLoad.scala 190:54:@6623.4]
  assign _T_715 = _T_712 | _T_714; // @[TensorLoad.scala 190:47:@6624.4]
  assign _T_718 = _T_644 | isZeroPad; // @[TensorLoad.scala 192:38:@6630.6]
  assign _T_720 = tag + 8'h1; // @[TensorLoad.scala 193:16:@6632.8]
  assign _T_721 = tag + 8'h1; // @[TensorLoad.scala 193:16:@6633.8]
  assign _GEN_28 = _T_718 ? _T_721 : tag; // @[TensorLoad.scala 192:52:@6631.6]
  assign _T_726 = set == 8'h0; // @[TensorLoad.scala 196:55:@6639.4]
  assign _T_729 = _T_726 & _T_714; // @[TensorLoad.scala 196:83:@6641.4]
  assign _T_730 = _T_712 | _T_729; // @[TensorLoad.scala 196:47:@6642.4]
  assign _T_736 = _T_718 & _T_714; // @[TensorLoad.scala 198:53:@6650.6]
  assign _T_738 = set + 8'h1; // @[TensorLoad.scala 199:16:@6652.8]
  assign _T_739 = set + 8'h1; // @[TensorLoad.scala 199:16:@6653.8]
  assign _GEN_30 = _T_736 ? _T_739 : set; // @[TensorLoad.scala 198:88:@6651.6]
  assign _T_747 = _T_718 & _T_726; // @[TensorLoad.scala 207:53:@6667.6]
  assign _T_750 = _T_747 & _T_714; // @[TensorLoad.scala 207:88:@6669.6]
  assign _T_752 = waddr_cur + 11'h1; // @[TensorLoad.scala 208:28:@6671.8]
  assign _T_753 = waddr_cur + 11'h1; // @[TensorLoad.scala 208:28:@6672.8]
  assign _GEN_125 = {{5'd0}, waddr_nxt}; // @[TensorLoad.scala 210:28:@6677.10]
  assign _T_754 = _GEN_125 + dec_xsize; // @[TensorLoad.scala 210:28:@6677.10]
  assign _T_755 = _GEN_125 + dec_xsize; // @[TensorLoad.scala 210:28:@6678.10]
  assign _GEN_32 = dataCtrl_io_stride ? _T_755 : {{5'd0}, waddr_cur}; // @[TensorLoad.scala 209:36:@6676.8]
  assign _GEN_33 = dataCtrl_io_stride ? _T_755 : {{5'd0}, waddr_nxt}; // @[TensorLoad.scala 209:36:@6676.8]
  assign _GEN_34 = _T_750 ? {{5'd0}, _T_753} : _GEN_32; // @[TensorLoad.scala 207:123:@6670.6]
  assign _GEN_35 = _T_750 ? {{5'd0}, waddr_nxt} : _GEN_33; // @[TensorLoad.scala 207:123:@6670.6]
  assign _GEN_36 = _T_641 ? dec_sram_offset : _GEN_34; // @[TensorLoad.scala 204:26:@6659.4]
  assign _GEN_37 = _T_641 ? dec_sram_offset : _GEN_35; // @[TensorLoad.scala 204:26:@6659.4]
  assign wmask_0_0 = tag == 8'h0; // @[TensorLoad.scala 222:26:@6696.4]
  assign wdata_0_0 = isZeroPad ? 64'h0 : io_vme_rd_data_bits; // @[TensorLoad.scala 223:25:@6698.4]
  assign wmask_0_1 = tag == 8'h1; // @[TensorLoad.scala 222:26:@6700.4]
  assign wmask_0_2 = tag == 8'h2; // @[TensorLoad.scala 222:26:@6704.4]
  assign wmask_0_3 = tag == 8'h3; // @[TensorLoad.scala 222:26:@6708.4]
  assign wmask_0_4 = tag == 8'h4; // @[TensorLoad.scala 222:26:@6712.4]
  assign wmask_0_5 = tag == 8'h5; // @[TensorLoad.scala 222:26:@6716.4]
  assign wmask_0_6 = tag == 8'h6; // @[TensorLoad.scala 222:26:@6720.4]
  assign _T_857 = {io_tensor_wr_bits_data_0_7,io_tensor_wr_bits_data_0_6,io_tensor_wr_bits_data_0_5,io_tensor_wr_bits_data_0_4,io_tensor_wr_bits_data_0_3,io_tensor_wr_bits_data_0_2,io_tensor_wr_bits_data_0_1,io_tensor_wr_bits_data_0_0}; // @[TensorLoad.scala 225:43:@6734.4]
  assign _T_865 = {io_tensor_wr_bits_data_0_15,io_tensor_wr_bits_data_0_14,io_tensor_wr_bits_data_0_13,io_tensor_wr_bits_data_0_12,io_tensor_wr_bits_data_0_11,io_tensor_wr_bits_data_0_10,io_tensor_wr_bits_data_0_9,io_tensor_wr_bits_data_0_8,_T_857}; // @[TensorLoad.scala 225:43:@6742.4]
  assign _T_917 = _T_865[63:0]; // @[TensorLoad.scala 225:58:@6746.4]
  assign _T_918 = _T_865[127:64]; // @[TensorLoad.scala 225:58:@6748.4]
  assign _T_919 = _T_865[191:128]; // @[TensorLoad.scala 225:58:@6750.4]
  assign _T_920 = _T_865[255:192]; // @[TensorLoad.scala 225:58:@6752.4]
  assign _T_921 = _T_865[319:256]; // @[TensorLoad.scala 225:58:@6754.4]
  assign _T_922 = _T_865[383:320]; // @[TensorLoad.scala 225:58:@6756.4]
  assign _T_923 = _T_865[447:384]; // @[TensorLoad.scala 225:58:@6758.4]
  assign _T_924 = _T_865[511:448]; // @[TensorLoad.scala 225:58:@6760.4]
  assign _GEN_74 = io_tensor_rd_idx_valid; // @[TensorLoad.scala 239:36:@6806.4]
  assign _T_1045 = {tensorFile_0_7_rdata_0_data,tensorFile_0_6_rdata_0_data,tensorFile_0_5_rdata_0_data,tensorFile_0_4_rdata_0_data,tensorFile_0_3_rdata_0_data,tensorFile_0_2_rdata_0_data,tensorFile_0_1_rdata_0_data,tensorFile_0_0_rdata_0_data}; // @[TensorLoad.scala 241:36:@6818.4]
  assign _T_1193 = dec_ypad_1 == 4'h0; // @[TensorLoad.scala 245:96:@6874.4]
  assign done_no_pad = _T_662 & _T_1193; // @[TensorLoad.scala 245:83:@6875.4]
  assign done_x_pad = _T_665 & _T_1193; // @[TensorLoad.scala 246:72:@6880.4]
  assign _T_1200 = _T_709 & dataCtrlDone; // @[TensorLoad.scala 247:37:@6882.4]
  assign done_y_pad = _T_1200 & yPadCtrl1_io_done; // @[TensorLoad.scala 247:52:@6883.4]
  assign _T_1201 = done_no_pad | done_x_pad; // @[TensorLoad.scala 248:26:@6884.4]
  assign io_done = _T_1201 | done_y_pad; // @[TensorLoad.scala 248:11:@6886.4]
  assign io_vme_rd_cmd_valid = state == 3'h3; // @[TensorLoad.scala 178:23:@6608.4]
  assign io_vme_rd_cmd_bits_addr = dataCtrl_io_addr; // @[TensorLoad.scala 179:27:@6609.4]
  assign io_vme_rd_cmd_bits_len = dataCtrl_io_len; // @[TensorLoad.scala 180:26:@6610.4]
  assign io_vme_rd_data_ready = state == 3'h4; // @[TensorLoad.scala 182:24:@6612.4]
  assign io_tensor_rd_data_valid = rvalid; // @[TensorLoad.scala 237:27:@6803.4]
  assign io_tensor_rd_data_bits_0_0 = _T_1045[31:0]; // @[TensorLoad.scala 241:31:@6854.4]
  assign io_tensor_rd_data_bits_0_1 = _T_1045[63:32]; // @[TensorLoad.scala 241:31:@6855.4]
  assign io_tensor_rd_data_bits_0_2 = _T_1045[95:64]; // @[TensorLoad.scala 241:31:@6856.4]
  assign io_tensor_rd_data_bits_0_3 = _T_1045[127:96]; // @[TensorLoad.scala 241:31:@6857.4]
  assign io_tensor_rd_data_bits_0_4 = _T_1045[159:128]; // @[TensorLoad.scala 241:31:@6858.4]
  assign io_tensor_rd_data_bits_0_5 = _T_1045[191:160]; // @[TensorLoad.scala 241:31:@6859.4]
  assign io_tensor_rd_data_bits_0_6 = _T_1045[223:192]; // @[TensorLoad.scala 241:31:@6860.4]
  assign io_tensor_rd_data_bits_0_7 = _T_1045[255:224]; // @[TensorLoad.scala 241:31:@6861.4]
  assign io_tensor_rd_data_bits_0_8 = _T_1045[287:256]; // @[TensorLoad.scala 241:31:@6862.4]
  assign io_tensor_rd_data_bits_0_9 = _T_1045[319:288]; // @[TensorLoad.scala 241:31:@6863.4]
  assign io_tensor_rd_data_bits_0_10 = _T_1045[351:320]; // @[TensorLoad.scala 241:31:@6864.4]
  assign io_tensor_rd_data_bits_0_11 = _T_1045[383:352]; // @[TensorLoad.scala 241:31:@6865.4]
  assign io_tensor_rd_data_bits_0_12 = _T_1045[415:384]; // @[TensorLoad.scala 241:31:@6866.4]
  assign io_tensor_rd_data_bits_0_13 = _T_1045[447:416]; // @[TensorLoad.scala 241:31:@6867.4]
  assign io_tensor_rd_data_bits_0_14 = _T_1045[479:448]; // @[TensorLoad.scala 241:31:@6868.4]
  assign io_tensor_rd_data_bits_0_15 = _T_1045[511:480]; // @[TensorLoad.scala 241:31:@6869.4]
  assign dataCtrl_clock = clock; // @[:@6404.4]
  assign dataCtrl_io_start = _T_641 & io_start; // @[TensorLoad.scala 142:21:@6536.4]
  assign dataCtrl_io_inst = io_inst; // @[TensorLoad.scala 143:20:@6537.4]
  assign dataCtrl_io_baddr = io_baddr; // @[TensorLoad.scala 144:21:@6538.4]
  assign dataCtrl_io_xinit = io_vme_rd_cmd_ready & io_vme_rd_cmd_valid; // @[TensorLoad.scala 145:21:@6540.4]
  assign dataCtrl_io_xupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 146:23:@6542.4]
  assign dataCtrl_io_yupdate = io_vme_rd_data_ready & io_vme_rd_data_valid; // @[TensorLoad.scala 147:23:@6544.4]
  assign yPadCtrl0_clock = clock; // @[:@6408.4]
  assign yPadCtrl0_reset = reset; // @[:@6409.4]
  assign yPadCtrl0_io_start = _T_654 & io_start; // @[TensorLoad.scala 156:22:@6559.4]
  assign yPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 172:21:@6603.4]
  assign yPadCtrl1_clock = clock; // @[:@6411.4]
  assign yPadCtrl1_reset = reset; // @[:@6412.4]
  assign yPadCtrl1_io_start = _T_628 & _T_666; // @[TensorLoad.scala 158:22:@6570.4]
  assign yPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 173:21:@6604.4]
  assign xPadCtrl0_clock = clock; // @[:@6414.4]
  assign xPadCtrl0_reset = reset; // @[:@6415.4]
  assign xPadCtrl0_io_start = _T_618 & _T_688; // @[TensorLoad.scala 162:22:@6591.4]
  assign xPadCtrl0_io_inst = io_inst; // @[TensorLoad.scala 174:21:@6605.4]
  assign xPadCtrl1_clock = clock; // @[:@6417.4]
  assign xPadCtrl1_reset = reset; // @[:@6418.4]
  assign xPadCtrl1_io_start = _T_693 & _T_700; // @[TensorLoad.scala 168:22:@6602.4]
  assign xPadCtrl1_io_inst = io_inst; // @[TensorLoad.scala 175:21:@6606.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_0[initvar] = _RAND_0[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_1[initvar] = _RAND_1[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_2 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_2[initvar] = _RAND_2[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_3 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_3[initvar] = _RAND_3[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_4 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_4[initvar] = _RAND_4[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_5 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_5[initvar] = _RAND_5[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_6 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_6[initvar] = _RAND_6[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_7 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_7[initvar] = _RAND_7[63:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  dataCtrlDone = _RAND_8[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  tag = _RAND_9[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  set = _RAND_10[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  state = _RAND_11[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  waddr_cur = _RAND_12[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_13 = {1{`RANDOM}};
  waddr_nxt = _RAND_13[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_14 = {1{`RANDOM}};
  rvalid = _RAND_14[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_15 = {1{`RANDOM}};
  tensorFile_0_0_rdata_0_addr_pipe_0 = _RAND_15[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_16 = {1{`RANDOM}};
  tensorFile_0_1_rdata_0_addr_pipe_0 = _RAND_16[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_17 = {1{`RANDOM}};
  tensorFile_0_2_rdata_0_addr_pipe_0 = _RAND_17[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_18 = {1{`RANDOM}};
  tensorFile_0_3_rdata_0_addr_pipe_0 = _RAND_18[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_19 = {1{`RANDOM}};
  tensorFile_0_4_rdata_0_addr_pipe_0 = _RAND_19[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_20 = {1{`RANDOM}};
  tensorFile_0_5_rdata_0_addr_pipe_0 = _RAND_20[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_21 = {1{`RANDOM}};
  tensorFile_0_6_rdata_0_addr_pipe_0 = _RAND_21[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_22 = {1{`RANDOM}};
  tensorFile_0_7_rdata_0_addr_pipe_0 = _RAND_22[10:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(tensorFile_0_0__T_994_en & tensorFile_0_0__T_994_mask) begin
      tensorFile_0_0[tensorFile_0_0__T_994_addr] <= tensorFile_0_0__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_1__T_994_en & tensorFile_0_1__T_994_mask) begin
      tensorFile_0_1[tensorFile_0_1__T_994_addr] <= tensorFile_0_1__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_2__T_994_en & tensorFile_0_2__T_994_mask) begin
      tensorFile_0_2[tensorFile_0_2__T_994_addr] <= tensorFile_0_2__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_3__T_994_en & tensorFile_0_3__T_994_mask) begin
      tensorFile_0_3[tensorFile_0_3__T_994_addr] <= tensorFile_0_3__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_4__T_994_en & tensorFile_0_4__T_994_mask) begin
      tensorFile_0_4[tensorFile_0_4__T_994_addr] <= tensorFile_0_4__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_5__T_994_en & tensorFile_0_5__T_994_mask) begin
      tensorFile_0_5[tensorFile_0_5__T_994_addr] <= tensorFile_0_5__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_6__T_994_en & tensorFile_0_6__T_994_mask) begin
      tensorFile_0_6[tensorFile_0_6__T_994_addr] <= tensorFile_0_6__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if(tensorFile_0_7__T_994_en & tensorFile_0_7__T_994_mask) begin
      tensorFile_0_7[tensorFile_0_7__T_994_addr] <= tensorFile_0_7__T_994_data; // @[TensorLoad.scala 214:59:@6684.4]
    end
    if (reset) begin
      dataCtrlDone <= 1'h0;
    end else begin
      if (_T_641) begin
        dataCtrlDone <= 1'h0;
      end else begin
        if (_T_649) begin
          dataCtrlDone <= 1'h1;
        end
      end
    end
    if (_T_715) begin
      tag <= 8'h0;
    end else begin
      if (_T_718) begin
        tag <= _T_721;
      end
    end
    if (_T_730) begin
      set <= 8'h0;
    end else begin
      if (_T_736) begin
        set <= _T_739;
      end
    end
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_614) begin
        if (io_start) begin
          if (_T_616) begin
            state <= 3'h1;
          end else begin
            if (_T_618) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end
      end else begin
        if (_T_619) begin
          if (yPadCtrl0_io_done) begin
            if (_T_618) begin
              state <= 3'h2;
            end else begin
              state <= 3'h3;
            end
          end
        end else begin
          if (_T_622) begin
            if (xPadCtrl0_io_done) begin
              state <= 3'h3;
            end
          end else begin
            if (_T_623) begin
              if (io_vme_rd_cmd_ready) begin
                state <= 3'h4;
              end
            end else begin
              if (_T_624) begin
                if (io_vme_rd_data_valid) begin
                  if (dataCtrl_io_done) begin
                    if (_T_626) begin
                      state <= 3'h5;
                    end else begin
                      if (_T_628) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end
                  end else begin
                    if (_T_629) begin
                      if (_T_626) begin
                        state <= 3'h5;
                      end else begin
                        if (_T_618) begin
                          state <= 3'h2;
                        end else begin
                          state <= 3'h3;
                        end
                      end
                    end
                  end
                end
              end else begin
                if (_T_634) begin
                  if (xPadCtrl1_io_done) begin
                    if (dataCtrlDone) begin
                      if (_T_628) begin
                        state <= 3'h6;
                      end else begin
                        state <= 3'h0;
                      end
                    end else begin
                      if (_T_618) begin
                        state <= 3'h2;
                      end else begin
                        state <= 3'h3;
                      end
                    end
                  end
                end else begin
                  if (_T_639) begin
                    if (_T_640) begin
                      state <= 3'h0;
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    waddr_cur <= _GEN_36[10:0];
    waddr_nxt <= _GEN_37[10:0];
    rvalid <= io_tensor_rd_idx_valid;
    if (_GEN_74) begin
      tensorFile_0_0_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_1_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_2_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_3_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_4_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_5_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_6_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
    if (_GEN_74) begin
      tensorFile_0_7_rdata_0_addr_pipe_0 <= io_tensor_rd_idx_bits;
    end
  end
endmodule
module MAC( // @[:@6888.2]
  input         clock, // @[:@6889.4]
  input  [7:0]  io_a, // @[:@6891.4]
  input  [7:0]  io_b, // @[:@6891.4]
  input  [15:0] io_c, // @[:@6891.4]
  output [16:0] io_y // @[:@6891.4]
);
  reg [7:0] rA; // @[TensorGemm.scala 40:19:@6895.4]
  reg [31:0] _RAND_0;
  reg [7:0] rB; // @[TensorGemm.scala 41:19:@6897.4]
  reg [31:0] _RAND_1;
  reg [15:0] rC; // @[TensorGemm.scala 42:19:@6899.4]
  reg [31:0] _RAND_2;
  wire [15:0] mult; // @[TensorGemm.scala 43:14:@6901.4]
  wire [16:0] _T_19; // @[TensorGemm.scala 44:13:@6903.4]
  wire [15:0] _T_20; // @[TensorGemm.scala 44:13:@6904.4]
  wire [15:0] _T_21; // @[TensorGemm.scala 44:13:@6905.4]
  assign mult = $signed(rA) * (* multstyle="dsp" *) $signed(rB); // @[TensorGemm.scala 43:14:@6901.4]
  assign _T_19 = $signed(rC) + $signed(mult); // @[TensorGemm.scala 44:13:@6903.4]
  assign _T_20 = $signed(rC) + $signed(mult); // @[TensorGemm.scala 44:13:@6904.4]
  assign _T_21 = $signed(_T_20); // @[TensorGemm.scala 44:13:@6905.4]
  assign io_y = {{1{_T_21[15]}},_T_21}; // @[TensorGemm.scala 45:8:@6907.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  rC = _RAND_2[15:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    rA <= io_a;
    rB <= io_b;
    rC <= io_c;
  end
endmodule
module MAC_8( // @[:@7056.2]
  input         clock, // @[:@7057.4]
  input  [7:0]  io_a, // @[:@7059.4]
  input  [7:0]  io_b, // @[:@7059.4]
  input  [16:0] io_c, // @[:@7059.4]
  output [17:0] io_y // @[:@7059.4]
);
  reg [7:0] rA; // @[TensorGemm.scala 40:19:@7063.4]
  reg [31:0] _RAND_0;
  reg [7:0] rB; // @[TensorGemm.scala 41:19:@7065.4]
  reg [31:0] _RAND_1;
  reg [16:0] rC; // @[TensorGemm.scala 42:19:@7067.4]
  reg [31:0] _RAND_2;
  wire [15:0] _T_18; // @[TensorGemm.scala 43:14:@7069.4]
  wire [16:0] mult; // @[TensorGemm.scala 38:18:@7061.4 TensorGemm.scala 43:8:@7070.4]
  wire [17:0] _T_19; // @[TensorGemm.scala 44:13:@7071.4]
  wire [16:0] _T_20; // @[TensorGemm.scala 44:13:@7072.4]
  wire [16:0] _T_21; // @[TensorGemm.scala 44:13:@7073.4]
  assign _T_18 = $signed(rA) * (* multstyle="dsp" *) $signed(rB); // @[TensorGemm.scala 43:14:@7069.4]
  assign mult = {{1{_T_18[15]}},_T_18}; // @[TensorGemm.scala 38:18:@7061.4 TensorGemm.scala 43:8:@7070.4]
  assign _T_19 = $signed(rC) + $signed(mult); // @[TensorGemm.scala 44:13:@7071.4]
  assign _T_20 = $signed(rC) + $signed(mult); // @[TensorGemm.scala 44:13:@7072.4]
  assign _T_21 = $signed(_T_20); // @[TensorGemm.scala 44:13:@7073.4]
  assign io_y = {{1{_T_21[16]}},_T_21}; // @[TensorGemm.scala 45:8:@7075.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  rC = _RAND_2[16:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    rA <= io_a;
    rB <= io_b;
    rC <= io_c;
  end
endmodule
module Adder( // @[:@7224.2]
  input         clock, // @[:@7225.4]
  input  [17:0] io_a, // @[:@7227.4]
  input  [17:0] io_b, // @[:@7227.4]
  output [18:0] io_y // @[:@7227.4]
);
  reg [17:0] rA; // @[TensorGemm.scala 57:19:@7230.4]
  reg [31:0] _RAND_0;
  reg [17:0] rB; // @[TensorGemm.scala 58:19:@7232.4]
  reg [31:0] _RAND_1;
  wire [18:0] _T_14; // @[TensorGemm.scala 59:13:@7234.4]
  wire [17:0] _T_15; // @[TensorGemm.scala 59:13:@7235.4]
  wire [17:0] _T_16; // @[TensorGemm.scala 59:13:@7236.4]
  assign _T_14 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7234.4]
  assign _T_15 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7235.4]
  assign _T_16 = $signed(_T_15); // @[TensorGemm.scala 59:13:@7236.4]
  assign io_y = {{1{_T_16[17]}},_T_16}; // @[TensorGemm.scala 60:8:@7238.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[17:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[17:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    rA <= io_a;
    rB <= io_b;
  end
endmodule
module Adder_4( // @[:@7288.2]
  input         clock, // @[:@7289.4]
  input  [18:0] io_a, // @[:@7291.4]
  input  [18:0] io_b, // @[:@7291.4]
  output [19:0] io_y // @[:@7291.4]
);
  reg [18:0] rA; // @[TensorGemm.scala 57:19:@7294.4]
  reg [31:0] _RAND_0;
  reg [18:0] rB; // @[TensorGemm.scala 58:19:@7296.4]
  reg [31:0] _RAND_1;
  wire [19:0] _T_14; // @[TensorGemm.scala 59:13:@7298.4]
  wire [18:0] _T_15; // @[TensorGemm.scala 59:13:@7299.4]
  wire [18:0] _T_16; // @[TensorGemm.scala 59:13:@7300.4]
  assign _T_14 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7298.4]
  assign _T_15 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7299.4]
  assign _T_16 = $signed(_T_15); // @[TensorGemm.scala 59:13:@7300.4]
  assign io_y = {{1{_T_16[18]}},_T_16}; // @[TensorGemm.scala 60:8:@7302.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[18:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[18:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    rA <= io_a;
    rB <= io_b;
  end
endmodule
module Adder_6( // @[:@7320.2]
  input         clock, // @[:@7321.4]
  input  [19:0] io_a, // @[:@7323.4]
  input  [19:0] io_b, // @[:@7323.4]
  output [20:0] io_y // @[:@7323.4]
);
  reg [19:0] rA; // @[TensorGemm.scala 57:19:@7326.4]
  reg [31:0] _RAND_0;
  reg [19:0] rB; // @[TensorGemm.scala 58:19:@7328.4]
  reg [31:0] _RAND_1;
  wire [20:0] _T_14; // @[TensorGemm.scala 59:13:@7330.4]
  wire [19:0] _T_15; // @[TensorGemm.scala 59:13:@7331.4]
  wire [19:0] _T_16; // @[TensorGemm.scala 59:13:@7332.4]
  assign _T_14 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7330.4]
  assign _T_15 = $signed(rA) + $signed(rB); // @[TensorGemm.scala 59:13:@7331.4]
  assign _T_16 = $signed(_T_15); // @[TensorGemm.scala 59:13:@7332.4]
  assign io_y = {{1{_T_16[19]}},_T_16}; // @[TensorGemm.scala 60:8:@7334.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[19:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[19:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    rA <= io_a;
    rB <= io_b;
  end
endmodule
module DotProduct( // @[:@7336.2]
  input         clock, // @[:@7337.4]
  input  [7:0]  io_a_0, // @[:@7339.4]
  input  [7:0]  io_a_1, // @[:@7339.4]
  input  [7:0]  io_a_2, // @[:@7339.4]
  input  [7:0]  io_a_3, // @[:@7339.4]
  input  [7:0]  io_a_4, // @[:@7339.4]
  input  [7:0]  io_a_5, // @[:@7339.4]
  input  [7:0]  io_a_6, // @[:@7339.4]
  input  [7:0]  io_a_7, // @[:@7339.4]
  input  [7:0]  io_a_8, // @[:@7339.4]
  input  [7:0]  io_a_9, // @[:@7339.4]
  input  [7:0]  io_a_10, // @[:@7339.4]
  input  [7:0]  io_a_11, // @[:@7339.4]
  input  [7:0]  io_a_12, // @[:@7339.4]
  input  [7:0]  io_a_13, // @[:@7339.4]
  input  [7:0]  io_a_14, // @[:@7339.4]
  input  [7:0]  io_a_15, // @[:@7339.4]
  input  [7:0]  io_b_0, // @[:@7339.4]
  input  [7:0]  io_b_1, // @[:@7339.4]
  input  [7:0]  io_b_2, // @[:@7339.4]
  input  [7:0]  io_b_3, // @[:@7339.4]
  input  [7:0]  io_b_4, // @[:@7339.4]
  input  [7:0]  io_b_5, // @[:@7339.4]
  input  [7:0]  io_b_6, // @[:@7339.4]
  input  [7:0]  io_b_7, // @[:@7339.4]
  input  [7:0]  io_b_8, // @[:@7339.4]
  input  [7:0]  io_b_9, // @[:@7339.4]
  input  [7:0]  io_b_10, // @[:@7339.4]
  input  [7:0]  io_b_11, // @[:@7339.4]
  input  [7:0]  io_b_12, // @[:@7339.4]
  input  [7:0]  io_b_13, // @[:@7339.4]
  input  [7:0]  io_b_14, // @[:@7339.4]
  input  [7:0]  io_b_15, // @[:@7339.4]
  output [20:0] io_y // @[:@7339.4]
);
  wire  m_0_0_clock; // @[TensorGemm.scala 79:26:@7373.4]
  wire [7:0] m_0_0_io_a; // @[TensorGemm.scala 79:26:@7373.4]
  wire [7:0] m_0_0_io_b; // @[TensorGemm.scala 79:26:@7373.4]
  wire [15:0] m_0_0_io_c; // @[TensorGemm.scala 79:26:@7373.4]
  wire [16:0] m_0_0_io_y; // @[TensorGemm.scala 79:26:@7373.4]
  wire  m_0_1_clock; // @[TensorGemm.scala 79:26:@7376.4]
  wire [7:0] m_0_1_io_a; // @[TensorGemm.scala 79:26:@7376.4]
  wire [7:0] m_0_1_io_b; // @[TensorGemm.scala 79:26:@7376.4]
  wire [15:0] m_0_1_io_c; // @[TensorGemm.scala 79:26:@7376.4]
  wire [16:0] m_0_1_io_y; // @[TensorGemm.scala 79:26:@7376.4]
  wire  m_0_2_clock; // @[TensorGemm.scala 79:26:@7379.4]
  wire [7:0] m_0_2_io_a; // @[TensorGemm.scala 79:26:@7379.4]
  wire [7:0] m_0_2_io_b; // @[TensorGemm.scala 79:26:@7379.4]
  wire [15:0] m_0_2_io_c; // @[TensorGemm.scala 79:26:@7379.4]
  wire [16:0] m_0_2_io_y; // @[TensorGemm.scala 79:26:@7379.4]
  wire  m_0_3_clock; // @[TensorGemm.scala 79:26:@7382.4]
  wire [7:0] m_0_3_io_a; // @[TensorGemm.scala 79:26:@7382.4]
  wire [7:0] m_0_3_io_b; // @[TensorGemm.scala 79:26:@7382.4]
  wire [15:0] m_0_3_io_c; // @[TensorGemm.scala 79:26:@7382.4]
  wire [16:0] m_0_3_io_y; // @[TensorGemm.scala 79:26:@7382.4]
  wire  m_0_4_clock; // @[TensorGemm.scala 79:26:@7385.4]
  wire [7:0] m_0_4_io_a; // @[TensorGemm.scala 79:26:@7385.4]
  wire [7:0] m_0_4_io_b; // @[TensorGemm.scala 79:26:@7385.4]
  wire [15:0] m_0_4_io_c; // @[TensorGemm.scala 79:26:@7385.4]
  wire [16:0] m_0_4_io_y; // @[TensorGemm.scala 79:26:@7385.4]
  wire  m_0_5_clock; // @[TensorGemm.scala 79:26:@7388.4]
  wire [7:0] m_0_5_io_a; // @[TensorGemm.scala 79:26:@7388.4]
  wire [7:0] m_0_5_io_b; // @[TensorGemm.scala 79:26:@7388.4]
  wire [15:0] m_0_5_io_c; // @[TensorGemm.scala 79:26:@7388.4]
  wire [16:0] m_0_5_io_y; // @[TensorGemm.scala 79:26:@7388.4]
  wire  m_0_6_clock; // @[TensorGemm.scala 79:26:@7391.4]
  wire [7:0] m_0_6_io_a; // @[TensorGemm.scala 79:26:@7391.4]
  wire [7:0] m_0_6_io_b; // @[TensorGemm.scala 79:26:@7391.4]
  wire [15:0] m_0_6_io_c; // @[TensorGemm.scala 79:26:@7391.4]
  wire [16:0] m_0_6_io_y; // @[TensorGemm.scala 79:26:@7391.4]
  wire  m_0_7_clock; // @[TensorGemm.scala 79:26:@7394.4]
  wire [7:0] m_0_7_io_a; // @[TensorGemm.scala 79:26:@7394.4]
  wire [7:0] m_0_7_io_b; // @[TensorGemm.scala 79:26:@7394.4]
  wire [15:0] m_0_7_io_c; // @[TensorGemm.scala 79:26:@7394.4]
  wire [16:0] m_0_7_io_y; // @[TensorGemm.scala 79:26:@7394.4]
  wire  m_1_0_clock; // @[TensorGemm.scala 79:26:@7397.4]
  wire [7:0] m_1_0_io_a; // @[TensorGemm.scala 79:26:@7397.4]
  wire [7:0] m_1_0_io_b; // @[TensorGemm.scala 79:26:@7397.4]
  wire [16:0] m_1_0_io_c; // @[TensorGemm.scala 79:26:@7397.4]
  wire [17:0] m_1_0_io_y; // @[TensorGemm.scala 79:26:@7397.4]
  wire  m_1_1_clock; // @[TensorGemm.scala 79:26:@7400.4]
  wire [7:0] m_1_1_io_a; // @[TensorGemm.scala 79:26:@7400.4]
  wire [7:0] m_1_1_io_b; // @[TensorGemm.scala 79:26:@7400.4]
  wire [16:0] m_1_1_io_c; // @[TensorGemm.scala 79:26:@7400.4]
  wire [17:0] m_1_1_io_y; // @[TensorGemm.scala 79:26:@7400.4]
  wire  m_1_2_clock; // @[TensorGemm.scala 79:26:@7403.4]
  wire [7:0] m_1_2_io_a; // @[TensorGemm.scala 79:26:@7403.4]
  wire [7:0] m_1_2_io_b; // @[TensorGemm.scala 79:26:@7403.4]
  wire [16:0] m_1_2_io_c; // @[TensorGemm.scala 79:26:@7403.4]
  wire [17:0] m_1_2_io_y; // @[TensorGemm.scala 79:26:@7403.4]
  wire  m_1_3_clock; // @[TensorGemm.scala 79:26:@7406.4]
  wire [7:0] m_1_3_io_a; // @[TensorGemm.scala 79:26:@7406.4]
  wire [7:0] m_1_3_io_b; // @[TensorGemm.scala 79:26:@7406.4]
  wire [16:0] m_1_3_io_c; // @[TensorGemm.scala 79:26:@7406.4]
  wire [17:0] m_1_3_io_y; // @[TensorGemm.scala 79:26:@7406.4]
  wire  m_1_4_clock; // @[TensorGemm.scala 79:26:@7409.4]
  wire [7:0] m_1_4_io_a; // @[TensorGemm.scala 79:26:@7409.4]
  wire [7:0] m_1_4_io_b; // @[TensorGemm.scala 79:26:@7409.4]
  wire [16:0] m_1_4_io_c; // @[TensorGemm.scala 79:26:@7409.4]
  wire [17:0] m_1_4_io_y; // @[TensorGemm.scala 79:26:@7409.4]
  wire  m_1_5_clock; // @[TensorGemm.scala 79:26:@7412.4]
  wire [7:0] m_1_5_io_a; // @[TensorGemm.scala 79:26:@7412.4]
  wire [7:0] m_1_5_io_b; // @[TensorGemm.scala 79:26:@7412.4]
  wire [16:0] m_1_5_io_c; // @[TensorGemm.scala 79:26:@7412.4]
  wire [17:0] m_1_5_io_y; // @[TensorGemm.scala 79:26:@7412.4]
  wire  m_1_6_clock; // @[TensorGemm.scala 79:26:@7415.4]
  wire [7:0] m_1_6_io_a; // @[TensorGemm.scala 79:26:@7415.4]
  wire [7:0] m_1_6_io_b; // @[TensorGemm.scala 79:26:@7415.4]
  wire [16:0] m_1_6_io_c; // @[TensorGemm.scala 79:26:@7415.4]
  wire [17:0] m_1_6_io_y; // @[TensorGemm.scala 79:26:@7415.4]
  wire  m_1_7_clock; // @[TensorGemm.scala 79:26:@7418.4]
  wire [7:0] m_1_7_io_a; // @[TensorGemm.scala 79:26:@7418.4]
  wire [7:0] m_1_7_io_b; // @[TensorGemm.scala 79:26:@7418.4]
  wire [16:0] m_1_7_io_c; // @[TensorGemm.scala 79:26:@7418.4]
  wire [17:0] m_1_7_io_y; // @[TensorGemm.scala 79:26:@7418.4]
  wire  a_0_0_clock; // @[TensorGemm.scala 82:30:@7421.4]
  wire [17:0] a_0_0_io_a; // @[TensorGemm.scala 82:30:@7421.4]
  wire [17:0] a_0_0_io_b; // @[TensorGemm.scala 82:30:@7421.4]
  wire [18:0] a_0_0_io_y; // @[TensorGemm.scala 82:30:@7421.4]
  wire  a_0_1_clock; // @[TensorGemm.scala 82:30:@7424.4]
  wire [17:0] a_0_1_io_a; // @[TensorGemm.scala 82:30:@7424.4]
  wire [17:0] a_0_1_io_b; // @[TensorGemm.scala 82:30:@7424.4]
  wire [18:0] a_0_1_io_y; // @[TensorGemm.scala 82:30:@7424.4]
  wire  a_0_2_clock; // @[TensorGemm.scala 82:30:@7427.4]
  wire [17:0] a_0_2_io_a; // @[TensorGemm.scala 82:30:@7427.4]
  wire [17:0] a_0_2_io_b; // @[TensorGemm.scala 82:30:@7427.4]
  wire [18:0] a_0_2_io_y; // @[TensorGemm.scala 82:30:@7427.4]
  wire  a_0_3_clock; // @[TensorGemm.scala 82:30:@7430.4]
  wire [17:0] a_0_3_io_a; // @[TensorGemm.scala 82:30:@7430.4]
  wire [17:0] a_0_3_io_b; // @[TensorGemm.scala 82:30:@7430.4]
  wire [18:0] a_0_3_io_y; // @[TensorGemm.scala 82:30:@7430.4]
  wire  a_1_0_clock; // @[TensorGemm.scala 82:30:@7433.4]
  wire [18:0] a_1_0_io_a; // @[TensorGemm.scala 82:30:@7433.4]
  wire [18:0] a_1_0_io_b; // @[TensorGemm.scala 82:30:@7433.4]
  wire [19:0] a_1_0_io_y; // @[TensorGemm.scala 82:30:@7433.4]
  wire  a_1_1_clock; // @[TensorGemm.scala 82:30:@7436.4]
  wire [18:0] a_1_1_io_a; // @[TensorGemm.scala 82:30:@7436.4]
  wire [18:0] a_1_1_io_b; // @[TensorGemm.scala 82:30:@7436.4]
  wire [19:0] a_1_1_io_y; // @[TensorGemm.scala 82:30:@7436.4]
  wire  a_2_0_clock; // @[TensorGemm.scala 82:30:@7439.4]
  wire [19:0] a_2_0_io_a; // @[TensorGemm.scala 82:30:@7439.4]
  wire [19:0] a_2_0_io_b; // @[TensorGemm.scala 82:30:@7439.4]
  wire [20:0] a_2_0_io_y; // @[TensorGemm.scala 82:30:@7439.4]
  reg [7:0] da_0; // @[TensorGemm.scala 76:43:@7341.4]
  reg [31:0] _RAND_0;
  reg [7:0] da_1; // @[TensorGemm.scala 76:43:@7343.4]
  reg [31:0] _RAND_1;
  reg [7:0] da_2; // @[TensorGemm.scala 76:43:@7345.4]
  reg [31:0] _RAND_2;
  reg [7:0] da_3; // @[TensorGemm.scala 76:43:@7347.4]
  reg [31:0] _RAND_3;
  reg [7:0] da_4; // @[TensorGemm.scala 76:43:@7349.4]
  reg [31:0] _RAND_4;
  reg [7:0] da_5; // @[TensorGemm.scala 76:43:@7351.4]
  reg [31:0] _RAND_5;
  reg [7:0] da_6; // @[TensorGemm.scala 76:43:@7353.4]
  reg [31:0] _RAND_6;
  reg [7:0] da_7; // @[TensorGemm.scala 76:43:@7355.4]
  reg [31:0] _RAND_7;
  reg [7:0] db_0; // @[TensorGemm.scala 77:43:@7357.4]
  reg [31:0] _RAND_8;
  reg [7:0] db_1; // @[TensorGemm.scala 77:43:@7359.4]
  reg [31:0] _RAND_9;
  reg [7:0] db_2; // @[TensorGemm.scala 77:43:@7361.4]
  reg [31:0] _RAND_10;
  reg [7:0] db_3; // @[TensorGemm.scala 77:43:@7363.4]
  reg [31:0] _RAND_11;
  reg [7:0] db_4; // @[TensorGemm.scala 77:43:@7365.4]
  reg [31:0] _RAND_12;
  reg [7:0] db_5; // @[TensorGemm.scala 77:43:@7367.4]
  reg [31:0] _RAND_13;
  reg [7:0] db_6; // @[TensorGemm.scala 77:43:@7369.4]
  reg [31:0] _RAND_14;
  reg [7:0] db_7; // @[TensorGemm.scala 77:43:@7371.4]
  reg [31:0] _RAND_15;
  MAC m_0_0 ( // @[TensorGemm.scala 79:26:@7373.4]
    .clock(m_0_0_clock),
    .io_a(m_0_0_io_a),
    .io_b(m_0_0_io_b),
    .io_c(m_0_0_io_c),
    .io_y(m_0_0_io_y)
  );
  MAC m_0_1 ( // @[TensorGemm.scala 79:26:@7376.4]
    .clock(m_0_1_clock),
    .io_a(m_0_1_io_a),
    .io_b(m_0_1_io_b),
    .io_c(m_0_1_io_c),
    .io_y(m_0_1_io_y)
  );
  MAC m_0_2 ( // @[TensorGemm.scala 79:26:@7379.4]
    .clock(m_0_2_clock),
    .io_a(m_0_2_io_a),
    .io_b(m_0_2_io_b),
    .io_c(m_0_2_io_c),
    .io_y(m_0_2_io_y)
  );
  MAC m_0_3 ( // @[TensorGemm.scala 79:26:@7382.4]
    .clock(m_0_3_clock),
    .io_a(m_0_3_io_a),
    .io_b(m_0_3_io_b),
    .io_c(m_0_3_io_c),
    .io_y(m_0_3_io_y)
  );
  MAC m_0_4 ( // @[TensorGemm.scala 79:26:@7385.4]
    .clock(m_0_4_clock),
    .io_a(m_0_4_io_a),
    .io_b(m_0_4_io_b),
    .io_c(m_0_4_io_c),
    .io_y(m_0_4_io_y)
  );
  MAC m_0_5 ( // @[TensorGemm.scala 79:26:@7388.4]
    .clock(m_0_5_clock),
    .io_a(m_0_5_io_a),
    .io_b(m_0_5_io_b),
    .io_c(m_0_5_io_c),
    .io_y(m_0_5_io_y)
  );
  MAC m_0_6 ( // @[TensorGemm.scala 79:26:@7391.4]
    .clock(m_0_6_clock),
    .io_a(m_0_6_io_a),
    .io_b(m_0_6_io_b),
    .io_c(m_0_6_io_c),
    .io_y(m_0_6_io_y)
  );
  MAC m_0_7 ( // @[TensorGemm.scala 79:26:@7394.4]
    .clock(m_0_7_clock),
    .io_a(m_0_7_io_a),
    .io_b(m_0_7_io_b),
    .io_c(m_0_7_io_c),
    .io_y(m_0_7_io_y)
  );
  MAC_8 m_1_0 ( // @[TensorGemm.scala 79:26:@7397.4]
    .clock(m_1_0_clock),
    .io_a(m_1_0_io_a),
    .io_b(m_1_0_io_b),
    .io_c(m_1_0_io_c),
    .io_y(m_1_0_io_y)
  );
  MAC_8 m_1_1 ( // @[TensorGemm.scala 79:26:@7400.4]
    .clock(m_1_1_clock),
    .io_a(m_1_1_io_a),
    .io_b(m_1_1_io_b),
    .io_c(m_1_1_io_c),
    .io_y(m_1_1_io_y)
  );
  MAC_8 m_1_2 ( // @[TensorGemm.scala 79:26:@7403.4]
    .clock(m_1_2_clock),
    .io_a(m_1_2_io_a),
    .io_b(m_1_2_io_b),
    .io_c(m_1_2_io_c),
    .io_y(m_1_2_io_y)
  );
  MAC_8 m_1_3 ( // @[TensorGemm.scala 79:26:@7406.4]
    .clock(m_1_3_clock),
    .io_a(m_1_3_io_a),
    .io_b(m_1_3_io_b),
    .io_c(m_1_3_io_c),
    .io_y(m_1_3_io_y)
  );
  MAC_8 m_1_4 ( // @[TensorGemm.scala 79:26:@7409.4]
    .clock(m_1_4_clock),
    .io_a(m_1_4_io_a),
    .io_b(m_1_4_io_b),
    .io_c(m_1_4_io_c),
    .io_y(m_1_4_io_y)
  );
  MAC_8 m_1_5 ( // @[TensorGemm.scala 79:26:@7412.4]
    .clock(m_1_5_clock),
    .io_a(m_1_5_io_a),
    .io_b(m_1_5_io_b),
    .io_c(m_1_5_io_c),
    .io_y(m_1_5_io_y)
  );
  MAC_8 m_1_6 ( // @[TensorGemm.scala 79:26:@7415.4]
    .clock(m_1_6_clock),
    .io_a(m_1_6_io_a),
    .io_b(m_1_6_io_b),
    .io_c(m_1_6_io_c),
    .io_y(m_1_6_io_y)
  );
  MAC_8 m_1_7 ( // @[TensorGemm.scala 79:26:@7418.4]
    .clock(m_1_7_clock),
    .io_a(m_1_7_io_a),
    .io_b(m_1_7_io_b),
    .io_c(m_1_7_io_c),
    .io_y(m_1_7_io_y)
  );
  Adder a_0_0 ( // @[TensorGemm.scala 82:30:@7421.4]
    .clock(a_0_0_clock),
    .io_a(a_0_0_io_a),
    .io_b(a_0_0_io_b),
    .io_y(a_0_0_io_y)
  );
  Adder a_0_1 ( // @[TensorGemm.scala 82:30:@7424.4]
    .clock(a_0_1_clock),
    .io_a(a_0_1_io_a),
    .io_b(a_0_1_io_b),
    .io_y(a_0_1_io_y)
  );
  Adder a_0_2 ( // @[TensorGemm.scala 82:30:@7427.4]
    .clock(a_0_2_clock),
    .io_a(a_0_2_io_a),
    .io_b(a_0_2_io_b),
    .io_y(a_0_2_io_y)
  );
  Adder a_0_3 ( // @[TensorGemm.scala 82:30:@7430.4]
    .clock(a_0_3_clock),
    .io_a(a_0_3_io_a),
    .io_b(a_0_3_io_b),
    .io_y(a_0_3_io_y)
  );
  Adder_4 a_1_0 ( // @[TensorGemm.scala 82:30:@7433.4]
    .clock(a_1_0_clock),
    .io_a(a_1_0_io_a),
    .io_b(a_1_0_io_b),
    .io_y(a_1_0_io_y)
  );
  Adder_4 a_1_1 ( // @[TensorGemm.scala 82:30:@7436.4]
    .clock(a_1_1_clock),
    .io_a(a_1_1_io_a),
    .io_b(a_1_1_io_b),
    .io_y(a_1_1_io_y)
  );
  Adder_6 a_2_0 ( // @[TensorGemm.scala 82:30:@7439.4]
    .clock(a_2_0_clock),
    .io_a(a_2_0_io_a),
    .io_b(a_2_0_io_b),
    .io_y(a_2_0_io_y)
  );
  assign io_y = a_2_0_io_y; // @[TensorGemm.scala 103:8:@7504.4]
  assign m_0_0_clock = clock; // @[:@7374.4]
  assign m_0_0_io_a = io_a_0; // @[TensorGemm.scala 88:22:@7442.4]
  assign m_0_0_io_b = io_b_0; // @[TensorGemm.scala 89:22:@7443.4]
  assign m_0_0_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7444.4]
  assign m_0_1_clock = clock; // @[:@7377.4]
  assign m_0_1_io_a = io_a_1; // @[TensorGemm.scala 88:22:@7448.4]
  assign m_0_1_io_b = io_b_1; // @[TensorGemm.scala 89:22:@7449.4]
  assign m_0_1_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7450.4]
  assign m_0_2_clock = clock; // @[:@7380.4]
  assign m_0_2_io_a = io_a_2; // @[TensorGemm.scala 88:22:@7454.4]
  assign m_0_2_io_b = io_b_2; // @[TensorGemm.scala 89:22:@7455.4]
  assign m_0_2_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7456.4]
  assign m_0_3_clock = clock; // @[:@7383.4]
  assign m_0_3_io_a = io_a_3; // @[TensorGemm.scala 88:22:@7460.4]
  assign m_0_3_io_b = io_b_3; // @[TensorGemm.scala 89:22:@7461.4]
  assign m_0_3_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7462.4]
  assign m_0_4_clock = clock; // @[:@7386.4]
  assign m_0_4_io_a = io_a_4; // @[TensorGemm.scala 88:22:@7466.4]
  assign m_0_4_io_b = io_b_4; // @[TensorGemm.scala 89:22:@7467.4]
  assign m_0_4_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7468.4]
  assign m_0_5_clock = clock; // @[:@7389.4]
  assign m_0_5_io_a = io_a_5; // @[TensorGemm.scala 88:22:@7472.4]
  assign m_0_5_io_b = io_b_5; // @[TensorGemm.scala 89:22:@7473.4]
  assign m_0_5_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7474.4]
  assign m_0_6_clock = clock; // @[:@7392.4]
  assign m_0_6_io_a = io_a_6; // @[TensorGemm.scala 88:22:@7478.4]
  assign m_0_6_io_b = io_b_6; // @[TensorGemm.scala 89:22:@7479.4]
  assign m_0_6_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7480.4]
  assign m_0_7_clock = clock; // @[:@7395.4]
  assign m_0_7_io_a = io_a_7; // @[TensorGemm.scala 88:22:@7484.4]
  assign m_0_7_io_b = io_b_7; // @[TensorGemm.scala 89:22:@7485.4]
  assign m_0_7_io_c = 16'sh0; // @[TensorGemm.scala 90:22:@7486.4]
  assign m_1_0_clock = clock; // @[:@7398.4]
  assign m_1_0_io_a = da_0; // @[TensorGemm.scala 91:26:@7445.4]
  assign m_1_0_io_b = db_0; // @[TensorGemm.scala 92:26:@7446.4]
  assign m_1_0_io_c = m_0_0_io_y; // @[TensorGemm.scala 93:26:@7447.4]
  assign m_1_1_clock = clock; // @[:@7401.4]
  assign m_1_1_io_a = da_1; // @[TensorGemm.scala 91:26:@7451.4]
  assign m_1_1_io_b = db_1; // @[TensorGemm.scala 92:26:@7452.4]
  assign m_1_1_io_c = m_0_1_io_y; // @[TensorGemm.scala 93:26:@7453.4]
  assign m_1_2_clock = clock; // @[:@7404.4]
  assign m_1_2_io_a = da_2; // @[TensorGemm.scala 91:26:@7457.4]
  assign m_1_2_io_b = db_2; // @[TensorGemm.scala 92:26:@7458.4]
  assign m_1_2_io_c = m_0_2_io_y; // @[TensorGemm.scala 93:26:@7459.4]
  assign m_1_3_clock = clock; // @[:@7407.4]
  assign m_1_3_io_a = da_3; // @[TensorGemm.scala 91:26:@7463.4]
  assign m_1_3_io_b = db_3; // @[TensorGemm.scala 92:26:@7464.4]
  assign m_1_3_io_c = m_0_3_io_y; // @[TensorGemm.scala 93:26:@7465.4]
  assign m_1_4_clock = clock; // @[:@7410.4]
  assign m_1_4_io_a = da_4; // @[TensorGemm.scala 91:26:@7469.4]
  assign m_1_4_io_b = db_4; // @[TensorGemm.scala 92:26:@7470.4]
  assign m_1_4_io_c = m_0_4_io_y; // @[TensorGemm.scala 93:26:@7471.4]
  assign m_1_5_clock = clock; // @[:@7413.4]
  assign m_1_5_io_a = da_5; // @[TensorGemm.scala 91:26:@7475.4]
  assign m_1_5_io_b = db_5; // @[TensorGemm.scala 92:26:@7476.4]
  assign m_1_5_io_c = m_0_5_io_y; // @[TensorGemm.scala 93:26:@7477.4]
  assign m_1_6_clock = clock; // @[:@7416.4]
  assign m_1_6_io_a = da_6; // @[TensorGemm.scala 91:26:@7481.4]
  assign m_1_6_io_b = db_6; // @[TensorGemm.scala 92:26:@7482.4]
  assign m_1_6_io_c = m_0_6_io_y; // @[TensorGemm.scala 93:26:@7483.4]
  assign m_1_7_clock = clock; // @[:@7419.4]
  assign m_1_7_io_a = da_7; // @[TensorGemm.scala 91:26:@7487.4]
  assign m_1_7_io_b = db_7; // @[TensorGemm.scala 92:26:@7488.4]
  assign m_1_7_io_c = m_0_7_io_y; // @[TensorGemm.scala 93:26:@7489.4]
  assign a_0_0_clock = clock; // @[:@7422.4]
  assign a_0_0_io_a = m_1_0_io_y; // @[TensorGemm.scala 95:26:@7490.4]
  assign a_0_0_io_b = m_1_1_io_y; // @[TensorGemm.scala 96:26:@7491.4]
  assign a_0_1_clock = clock; // @[:@7425.4]
  assign a_0_1_io_a = m_1_2_io_y; // @[TensorGemm.scala 95:26:@7492.4]
  assign a_0_1_io_b = m_1_3_io_y; // @[TensorGemm.scala 96:26:@7493.4]
  assign a_0_2_clock = clock; // @[:@7428.4]
  assign a_0_2_io_a = m_1_4_io_y; // @[TensorGemm.scala 95:26:@7494.4]
  assign a_0_2_io_b = m_1_5_io_y; // @[TensorGemm.scala 96:26:@7495.4]
  assign a_0_3_clock = clock; // @[:@7431.4]
  assign a_0_3_io_a = m_1_6_io_y; // @[TensorGemm.scala 95:26:@7496.4]
  assign a_0_3_io_b = m_1_7_io_y; // @[TensorGemm.scala 96:26:@7497.4]
  assign a_1_0_clock = clock; // @[:@7434.4]
  assign a_1_0_io_a = a_0_0_io_y; // @[TensorGemm.scala 98:26:@7498.4]
  assign a_1_0_io_b = a_0_1_io_y; // @[TensorGemm.scala 99:26:@7499.4]
  assign a_1_1_clock = clock; // @[:@7437.4]
  assign a_1_1_io_a = a_0_2_io_y; // @[TensorGemm.scala 98:26:@7500.4]
  assign a_1_1_io_b = a_0_3_io_y; // @[TensorGemm.scala 99:26:@7501.4]
  assign a_2_0_clock = clock; // @[:@7440.4]
  assign a_2_0_io_a = a_1_0_io_y; // @[TensorGemm.scala 98:26:@7502.4]
  assign a_2_0_io_b = a_1_1_io_y; // @[TensorGemm.scala 99:26:@7503.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  da_0 = _RAND_0[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  da_1 = _RAND_1[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  da_2 = _RAND_2[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  da_3 = _RAND_3[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  da_4 = _RAND_4[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  da_5 = _RAND_5[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  da_6 = _RAND_6[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  da_7 = _RAND_7[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  db_0 = _RAND_8[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  db_1 = _RAND_9[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  db_2 = _RAND_10[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  db_3 = _RAND_11[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  db_4 = _RAND_12[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_13 = {1{`RANDOM}};
  db_5 = _RAND_13[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_14 = {1{`RANDOM}};
  db_6 = _RAND_14[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_15 = {1{`RANDOM}};
  db_7 = _RAND_15[7:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    da_0 <= io_a_8;
    da_1 <= io_a_9;
    da_2 <= io_a_10;
    da_3 <= io_a_11;
    da_4 <= io_a_12;
    da_5 <= io_a_13;
    da_6 <= io_a_14;
    da_7 <= io_a_15;
    db_0 <= io_b_8;
    db_1 <= io_b_9;
    db_2 <= io_b_10;
    db_3 <= io_b_11;
    db_4 <= io_b_12;
    db_5 <= io_b_13;
    db_6 <= io_b_14;
    db_7 <= io_b_15;
  end
endmodule
module Pipe( // @[:@16776.2]
  input         clock, // @[:@16777.4]
  input         reset, // @[:@16778.4]
  input         io_enq_valid, // @[:@16779.4]
  input  [31:0] io_enq_bits, // @[:@16779.4]
  output        io_deq_valid, // @[:@16779.4]
  output [31:0] io_deq_bits // @[:@16779.4]
);
  reg  _T_19; // @[Valid.scala 48:22:@16781.4]
  reg [31:0] _RAND_0;
  reg [31:0] _T_21; // @[Reg.scala 11:16:@16783.4]
  reg [31:0] _RAND_1;
  reg  _T_24; // @[Valid.scala 48:22:@16787.4]
  reg [31:0] _RAND_2;
  reg [31:0] _T_26; // @[Reg.scala 11:16:@16789.4]
  reg [31:0] _RAND_3;
  reg  _T_29; // @[Valid.scala 48:22:@16793.4]
  reg [31:0] _RAND_4;
  reg [31:0] _T_31; // @[Reg.scala 11:16:@16795.4]
  reg [31:0] _RAND_5;
  reg  _T_34; // @[Valid.scala 48:22:@16799.4]
  reg [31:0] _RAND_6;
  reg [31:0] _T_36; // @[Reg.scala 11:16:@16801.4]
  reg [31:0] _RAND_7;
  reg  _T_39; // @[Valid.scala 48:22:@16805.4]
  reg [31:0] _RAND_8;
  reg [31:0] _T_41; // @[Reg.scala 11:16:@16807.4]
  reg [31:0] _RAND_9;
  assign io_deq_valid = _T_39; // @[Valid.scala 70:10:@16815.4]
  assign io_deq_bits = _T_41; // @[Valid.scala 70:10:@16814.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  _T_19 = _RAND_0[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  _T_21 = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  _T_24 = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  _T_26 = _RAND_3[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  _T_29 = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  _T_31 = _RAND_5[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  _T_34 = _RAND_6[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  _T_36 = _RAND_7[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  _T_39 = _RAND_8[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  _T_41 = _RAND_9[31:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      _T_19 <= 1'h0;
    end else begin
      _T_19 <= io_enq_valid;
    end
    if (io_enq_valid) begin
      _T_21 <= io_enq_bits;
    end
    if (reset) begin
      _T_24 <= 1'h0;
    end else begin
      _T_24 <= _T_19;
    end
    if (_T_19) begin
      _T_26 <= _T_21;
    end
    if (reset) begin
      _T_29 <= 1'h0;
    end else begin
      _T_29 <= _T_24;
    end
    if (_T_24) begin
      _T_31 <= _T_26;
    end
    if (reset) begin
      _T_34 <= 1'h0;
    end else begin
      _T_34 <= _T_29;
    end
    if (_T_29) begin
      _T_36 <= _T_31;
    end
    if (reset) begin
      _T_39 <= 1'h0;
    end else begin
      _T_39 <= _T_34;
    end
    if (_T_34) begin
      _T_41 <= _T_36;
    end
  end
endmodule
module MatrixVectorCore( // @[:@17432.2]
  input         clock, // @[:@17433.4]
  input         reset, // @[:@17434.4]
  input         io_reset, // @[:@17435.4]
  input         io_inp_data_valid, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_0, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_1, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_2, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_3, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_4, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_5, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_6, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_7, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_8, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_9, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_10, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_11, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_12, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_13, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_14, // @[:@17435.4]
  input  [7:0]  io_inp_data_bits_0_15, // @[:@17435.4]
  input         io_wgt_data_valid, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_0_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_1_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_2_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_3_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_4_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_5_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_6_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_7_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_8_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_9_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_10_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_11_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_12_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_13_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_14_15, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_0, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_1, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_2, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_3, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_4, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_5, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_6, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_7, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_8, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_9, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_10, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_11, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_12, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_13, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_14, // @[:@17435.4]
  input  [7:0]  io_wgt_data_bits_15_15, // @[:@17435.4]
  input         io_acc_i_data_valid, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_0, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_1, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_2, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_3, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_4, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_5, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_6, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_7, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_8, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_9, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_10, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_11, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_12, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_13, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_14, // @[:@17435.4]
  input  [31:0] io_acc_i_data_bits_0_15, // @[:@17435.4]
  output        io_acc_o_data_valid, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_0, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_1, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_2, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_3, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_4, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_5, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_6, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_7, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_8, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_9, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_10, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_11, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_12, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_13, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_14, // @[:@17435.4]
  output [31:0] io_acc_o_data_bits_0_15, // @[:@17435.4]
  output        io_out_data_valid, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_0, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_1, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_2, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_3, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_4, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_5, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_6, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_7, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_8, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_9, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_10, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_11, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_12, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_13, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_14, // @[:@17435.4]
  output [7:0]  io_out_data_bits_0_15 // @[:@17435.4]
);
  wire  dot_0_clock; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_0; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_1; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_2; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_3; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_4; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_5; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_6; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_7; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_8; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_9; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_10; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_11; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_12; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_13; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_14; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_a_15; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_0; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_1; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_2; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_3; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_4; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_5; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_6; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_7; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_8; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_9; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_10; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_11; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_12; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_13; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_14; // @[TensorGemm.scala 119:34:@17437.4]
  wire [7:0] dot_0_io_b_15; // @[TensorGemm.scala 119:34:@17437.4]
  wire [20:0] dot_0_io_y; // @[TensorGemm.scala 119:34:@17437.4]
  wire  dot_1_clock; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_0; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_1; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_2; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_3; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_4; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_5; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_6; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_7; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_8; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_9; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_10; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_11; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_12; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_13; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_14; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_a_15; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_0; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_1; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_2; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_3; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_4; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_5; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_6; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_7; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_8; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_9; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_10; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_11; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_12; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_13; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_14; // @[TensorGemm.scala 119:34:@17440.4]
  wire [7:0] dot_1_io_b_15; // @[TensorGemm.scala 119:34:@17440.4]
  wire [20:0] dot_1_io_y; // @[TensorGemm.scala 119:34:@17440.4]
  wire  dot_2_clock; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_0; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_1; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_2; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_3; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_4; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_5; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_6; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_7; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_8; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_9; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_10; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_11; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_12; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_13; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_14; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_a_15; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_0; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_1; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_2; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_3; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_4; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_5; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_6; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_7; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_8; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_9; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_10; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_11; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_12; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_13; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_14; // @[TensorGemm.scala 119:34:@17443.4]
  wire [7:0] dot_2_io_b_15; // @[TensorGemm.scala 119:34:@17443.4]
  wire [20:0] dot_2_io_y; // @[TensorGemm.scala 119:34:@17443.4]
  wire  dot_3_clock; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_0; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_1; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_2; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_3; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_4; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_5; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_6; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_7; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_8; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_9; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_10; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_11; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_12; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_13; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_14; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_a_15; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_0; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_1; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_2; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_3; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_4; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_5; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_6; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_7; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_8; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_9; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_10; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_11; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_12; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_13; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_14; // @[TensorGemm.scala 119:34:@17446.4]
  wire [7:0] dot_3_io_b_15; // @[TensorGemm.scala 119:34:@17446.4]
  wire [20:0] dot_3_io_y; // @[TensorGemm.scala 119:34:@17446.4]
  wire  dot_4_clock; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_0; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_1; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_2; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_3; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_4; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_5; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_6; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_7; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_8; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_9; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_10; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_11; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_12; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_13; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_14; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_a_15; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_0; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_1; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_2; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_3; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_4; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_5; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_6; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_7; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_8; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_9; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_10; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_11; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_12; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_13; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_14; // @[TensorGemm.scala 119:34:@17449.4]
  wire [7:0] dot_4_io_b_15; // @[TensorGemm.scala 119:34:@17449.4]
  wire [20:0] dot_4_io_y; // @[TensorGemm.scala 119:34:@17449.4]
  wire  dot_5_clock; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_0; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_1; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_2; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_3; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_4; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_5; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_6; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_7; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_8; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_9; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_10; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_11; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_12; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_13; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_14; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_a_15; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_0; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_1; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_2; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_3; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_4; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_5; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_6; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_7; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_8; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_9; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_10; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_11; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_12; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_13; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_14; // @[TensorGemm.scala 119:34:@17452.4]
  wire [7:0] dot_5_io_b_15; // @[TensorGemm.scala 119:34:@17452.4]
  wire [20:0] dot_5_io_y; // @[TensorGemm.scala 119:34:@17452.4]
  wire  dot_6_clock; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_0; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_1; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_2; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_3; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_4; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_5; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_6; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_7; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_8; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_9; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_10; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_11; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_12; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_13; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_14; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_a_15; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_0; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_1; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_2; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_3; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_4; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_5; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_6; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_7; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_8; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_9; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_10; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_11; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_12; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_13; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_14; // @[TensorGemm.scala 119:34:@17455.4]
  wire [7:0] dot_6_io_b_15; // @[TensorGemm.scala 119:34:@17455.4]
  wire [20:0] dot_6_io_y; // @[TensorGemm.scala 119:34:@17455.4]
  wire  dot_7_clock; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_0; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_1; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_2; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_3; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_4; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_5; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_6; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_7; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_8; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_9; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_10; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_11; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_12; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_13; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_14; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_a_15; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_0; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_1; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_2; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_3; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_4; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_5; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_6; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_7; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_8; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_9; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_10; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_11; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_12; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_13; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_14; // @[TensorGemm.scala 119:34:@17458.4]
  wire [7:0] dot_7_io_b_15; // @[TensorGemm.scala 119:34:@17458.4]
  wire [20:0] dot_7_io_y; // @[TensorGemm.scala 119:34:@17458.4]
  wire  dot_8_clock; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_0; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_1; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_2; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_3; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_4; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_5; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_6; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_7; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_8; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_9; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_10; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_11; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_12; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_13; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_14; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_a_15; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_0; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_1; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_2; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_3; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_4; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_5; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_6; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_7; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_8; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_9; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_10; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_11; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_12; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_13; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_14; // @[TensorGemm.scala 119:34:@17461.4]
  wire [7:0] dot_8_io_b_15; // @[TensorGemm.scala 119:34:@17461.4]
  wire [20:0] dot_8_io_y; // @[TensorGemm.scala 119:34:@17461.4]
  wire  dot_9_clock; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_0; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_1; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_2; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_3; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_4; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_5; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_6; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_7; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_8; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_9; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_10; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_11; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_12; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_13; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_14; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_a_15; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_0; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_1; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_2; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_3; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_4; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_5; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_6; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_7; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_8; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_9; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_10; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_11; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_12; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_13; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_14; // @[TensorGemm.scala 119:34:@17464.4]
  wire [7:0] dot_9_io_b_15; // @[TensorGemm.scala 119:34:@17464.4]
  wire [20:0] dot_9_io_y; // @[TensorGemm.scala 119:34:@17464.4]
  wire  dot_10_clock; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_0; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_1; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_2; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_3; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_4; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_5; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_6; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_7; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_8; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_9; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_10; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_11; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_12; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_13; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_14; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_a_15; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_0; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_1; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_2; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_3; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_4; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_5; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_6; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_7; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_8; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_9; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_10; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_11; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_12; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_13; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_14; // @[TensorGemm.scala 119:34:@17467.4]
  wire [7:0] dot_10_io_b_15; // @[TensorGemm.scala 119:34:@17467.4]
  wire [20:0] dot_10_io_y; // @[TensorGemm.scala 119:34:@17467.4]
  wire  dot_11_clock; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_0; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_1; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_2; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_3; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_4; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_5; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_6; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_7; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_8; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_9; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_10; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_11; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_12; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_13; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_14; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_a_15; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_0; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_1; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_2; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_3; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_4; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_5; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_6; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_7; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_8; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_9; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_10; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_11; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_12; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_13; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_14; // @[TensorGemm.scala 119:34:@17470.4]
  wire [7:0] dot_11_io_b_15; // @[TensorGemm.scala 119:34:@17470.4]
  wire [20:0] dot_11_io_y; // @[TensorGemm.scala 119:34:@17470.4]
  wire  dot_12_clock; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_0; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_1; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_2; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_3; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_4; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_5; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_6; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_7; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_8; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_9; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_10; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_11; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_12; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_13; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_14; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_a_15; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_0; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_1; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_2; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_3; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_4; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_5; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_6; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_7; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_8; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_9; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_10; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_11; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_12; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_13; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_14; // @[TensorGemm.scala 119:34:@17473.4]
  wire [7:0] dot_12_io_b_15; // @[TensorGemm.scala 119:34:@17473.4]
  wire [20:0] dot_12_io_y; // @[TensorGemm.scala 119:34:@17473.4]
  wire  dot_13_clock; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_0; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_1; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_2; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_3; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_4; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_5; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_6; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_7; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_8; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_9; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_10; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_11; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_12; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_13; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_14; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_a_15; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_0; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_1; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_2; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_3; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_4; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_5; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_6; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_7; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_8; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_9; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_10; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_11; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_12; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_13; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_14; // @[TensorGemm.scala 119:34:@17476.4]
  wire [7:0] dot_13_io_b_15; // @[TensorGemm.scala 119:34:@17476.4]
  wire [20:0] dot_13_io_y; // @[TensorGemm.scala 119:34:@17476.4]
  wire  dot_14_clock; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_0; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_1; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_2; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_3; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_4; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_5; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_6; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_7; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_8; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_9; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_10; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_11; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_12; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_13; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_14; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_a_15; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_0; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_1; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_2; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_3; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_4; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_5; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_6; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_7; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_8; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_9; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_10; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_11; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_12; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_13; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_14; // @[TensorGemm.scala 119:34:@17479.4]
  wire [7:0] dot_14_io_b_15; // @[TensorGemm.scala 119:34:@17479.4]
  wire [20:0] dot_14_io_y; // @[TensorGemm.scala 119:34:@17479.4]
  wire  dot_15_clock; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_0; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_1; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_2; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_3; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_4; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_5; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_6; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_7; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_8; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_9; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_10; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_11; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_12; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_13; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_14; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_a_15; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_0; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_1; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_2; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_3; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_4; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_5; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_6; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_7; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_8; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_9; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_10; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_11; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_12; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_13; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_14; // @[TensorGemm.scala 119:34:@17482.4]
  wire [7:0] dot_15_io_b_15; // @[TensorGemm.scala 119:34:@17482.4]
  wire [20:0] dot_15_io_y; // @[TensorGemm.scala 119:34:@17482.4]
  wire  acc_0_clock; // @[TensorGemm.scala 120:34:@17485.4]
  wire  acc_0_reset; // @[TensorGemm.scala 120:34:@17485.4]
  wire  acc_0_io_enq_valid; // @[TensorGemm.scala 120:34:@17485.4]
  wire [31:0] acc_0_io_enq_bits; // @[TensorGemm.scala 120:34:@17485.4]
  wire  acc_0_io_deq_valid; // @[TensorGemm.scala 120:34:@17485.4]
  wire [31:0] acc_0_io_deq_bits; // @[TensorGemm.scala 120:34:@17485.4]
  wire  acc_1_clock; // @[TensorGemm.scala 120:34:@17488.4]
  wire  acc_1_reset; // @[TensorGemm.scala 120:34:@17488.4]
  wire  acc_1_io_enq_valid; // @[TensorGemm.scala 120:34:@17488.4]
  wire [31:0] acc_1_io_enq_bits; // @[TensorGemm.scala 120:34:@17488.4]
  wire  acc_1_io_deq_valid; // @[TensorGemm.scala 120:34:@17488.4]
  wire [31:0] acc_1_io_deq_bits; // @[TensorGemm.scala 120:34:@17488.4]
  wire  acc_2_clock; // @[TensorGemm.scala 120:34:@17491.4]
  wire  acc_2_reset; // @[TensorGemm.scala 120:34:@17491.4]
  wire  acc_2_io_enq_valid; // @[TensorGemm.scala 120:34:@17491.4]
  wire [31:0] acc_2_io_enq_bits; // @[TensorGemm.scala 120:34:@17491.4]
  wire  acc_2_io_deq_valid; // @[TensorGemm.scala 120:34:@17491.4]
  wire [31:0] acc_2_io_deq_bits; // @[TensorGemm.scala 120:34:@17491.4]
  wire  acc_3_clock; // @[TensorGemm.scala 120:34:@17494.4]
  wire  acc_3_reset; // @[TensorGemm.scala 120:34:@17494.4]
  wire  acc_3_io_enq_valid; // @[TensorGemm.scala 120:34:@17494.4]
  wire [31:0] acc_3_io_enq_bits; // @[TensorGemm.scala 120:34:@17494.4]
  wire  acc_3_io_deq_valid; // @[TensorGemm.scala 120:34:@17494.4]
  wire [31:0] acc_3_io_deq_bits; // @[TensorGemm.scala 120:34:@17494.4]
  wire  acc_4_clock; // @[TensorGemm.scala 120:34:@17497.4]
  wire  acc_4_reset; // @[TensorGemm.scala 120:34:@17497.4]
  wire  acc_4_io_enq_valid; // @[TensorGemm.scala 120:34:@17497.4]
  wire [31:0] acc_4_io_enq_bits; // @[TensorGemm.scala 120:34:@17497.4]
  wire  acc_4_io_deq_valid; // @[TensorGemm.scala 120:34:@17497.4]
  wire [31:0] acc_4_io_deq_bits; // @[TensorGemm.scala 120:34:@17497.4]
  wire  acc_5_clock; // @[TensorGemm.scala 120:34:@17500.4]
  wire  acc_5_reset; // @[TensorGemm.scala 120:34:@17500.4]
  wire  acc_5_io_enq_valid; // @[TensorGemm.scala 120:34:@17500.4]
  wire [31:0] acc_5_io_enq_bits; // @[TensorGemm.scala 120:34:@17500.4]
  wire  acc_5_io_deq_valid; // @[TensorGemm.scala 120:34:@17500.4]
  wire [31:0] acc_5_io_deq_bits; // @[TensorGemm.scala 120:34:@17500.4]
  wire  acc_6_clock; // @[TensorGemm.scala 120:34:@17503.4]
  wire  acc_6_reset; // @[TensorGemm.scala 120:34:@17503.4]
  wire  acc_6_io_enq_valid; // @[TensorGemm.scala 120:34:@17503.4]
  wire [31:0] acc_6_io_enq_bits; // @[TensorGemm.scala 120:34:@17503.4]
  wire  acc_6_io_deq_valid; // @[TensorGemm.scala 120:34:@17503.4]
  wire [31:0] acc_6_io_deq_bits; // @[TensorGemm.scala 120:34:@17503.4]
  wire  acc_7_clock; // @[TensorGemm.scala 120:34:@17506.4]
  wire  acc_7_reset; // @[TensorGemm.scala 120:34:@17506.4]
  wire  acc_7_io_enq_valid; // @[TensorGemm.scala 120:34:@17506.4]
  wire [31:0] acc_7_io_enq_bits; // @[TensorGemm.scala 120:34:@17506.4]
  wire  acc_7_io_deq_valid; // @[TensorGemm.scala 120:34:@17506.4]
  wire [31:0] acc_7_io_deq_bits; // @[TensorGemm.scala 120:34:@17506.4]
  wire  acc_8_clock; // @[TensorGemm.scala 120:34:@17509.4]
  wire  acc_8_reset; // @[TensorGemm.scala 120:34:@17509.4]
  wire  acc_8_io_enq_valid; // @[TensorGemm.scala 120:34:@17509.4]
  wire [31:0] acc_8_io_enq_bits; // @[TensorGemm.scala 120:34:@17509.4]
  wire  acc_8_io_deq_valid; // @[TensorGemm.scala 120:34:@17509.4]
  wire [31:0] acc_8_io_deq_bits; // @[TensorGemm.scala 120:34:@17509.4]
  wire  acc_9_clock; // @[TensorGemm.scala 120:34:@17512.4]
  wire  acc_9_reset; // @[TensorGemm.scala 120:34:@17512.4]
  wire  acc_9_io_enq_valid; // @[TensorGemm.scala 120:34:@17512.4]
  wire [31:0] acc_9_io_enq_bits; // @[TensorGemm.scala 120:34:@17512.4]
  wire  acc_9_io_deq_valid; // @[TensorGemm.scala 120:34:@17512.4]
  wire [31:0] acc_9_io_deq_bits; // @[TensorGemm.scala 120:34:@17512.4]
  wire  acc_10_clock; // @[TensorGemm.scala 120:34:@17515.4]
  wire  acc_10_reset; // @[TensorGemm.scala 120:34:@17515.4]
  wire  acc_10_io_enq_valid; // @[TensorGemm.scala 120:34:@17515.4]
  wire [31:0] acc_10_io_enq_bits; // @[TensorGemm.scala 120:34:@17515.4]
  wire  acc_10_io_deq_valid; // @[TensorGemm.scala 120:34:@17515.4]
  wire [31:0] acc_10_io_deq_bits; // @[TensorGemm.scala 120:34:@17515.4]
  wire  acc_11_clock; // @[TensorGemm.scala 120:34:@17518.4]
  wire  acc_11_reset; // @[TensorGemm.scala 120:34:@17518.4]
  wire  acc_11_io_enq_valid; // @[TensorGemm.scala 120:34:@17518.4]
  wire [31:0] acc_11_io_enq_bits; // @[TensorGemm.scala 120:34:@17518.4]
  wire  acc_11_io_deq_valid; // @[TensorGemm.scala 120:34:@17518.4]
  wire [31:0] acc_11_io_deq_bits; // @[TensorGemm.scala 120:34:@17518.4]
  wire  acc_12_clock; // @[TensorGemm.scala 120:34:@17521.4]
  wire  acc_12_reset; // @[TensorGemm.scala 120:34:@17521.4]
  wire  acc_12_io_enq_valid; // @[TensorGemm.scala 120:34:@17521.4]
  wire [31:0] acc_12_io_enq_bits; // @[TensorGemm.scala 120:34:@17521.4]
  wire  acc_12_io_deq_valid; // @[TensorGemm.scala 120:34:@17521.4]
  wire [31:0] acc_12_io_deq_bits; // @[TensorGemm.scala 120:34:@17521.4]
  wire  acc_13_clock; // @[TensorGemm.scala 120:34:@17524.4]
  wire  acc_13_reset; // @[TensorGemm.scala 120:34:@17524.4]
  wire  acc_13_io_enq_valid; // @[TensorGemm.scala 120:34:@17524.4]
  wire [31:0] acc_13_io_enq_bits; // @[TensorGemm.scala 120:34:@17524.4]
  wire  acc_13_io_deq_valid; // @[TensorGemm.scala 120:34:@17524.4]
  wire [31:0] acc_13_io_deq_bits; // @[TensorGemm.scala 120:34:@17524.4]
  wire  acc_14_clock; // @[TensorGemm.scala 120:34:@17527.4]
  wire  acc_14_reset; // @[TensorGemm.scala 120:34:@17527.4]
  wire  acc_14_io_enq_valid; // @[TensorGemm.scala 120:34:@17527.4]
  wire [31:0] acc_14_io_enq_bits; // @[TensorGemm.scala 120:34:@17527.4]
  wire  acc_14_io_deq_valid; // @[TensorGemm.scala 120:34:@17527.4]
  wire [31:0] acc_14_io_deq_bits; // @[TensorGemm.scala 120:34:@17527.4]
  wire  acc_15_clock; // @[TensorGemm.scala 120:34:@17530.4]
  wire  acc_15_reset; // @[TensorGemm.scala 120:34:@17530.4]
  wire  acc_15_io_enq_valid; // @[TensorGemm.scala 120:34:@17530.4]
  wire [31:0] acc_15_io_enq_bits; // @[TensorGemm.scala 120:34:@17530.4]
  wire  acc_15_io_deq_valid; // @[TensorGemm.scala 120:34:@17530.4]
  wire [31:0] acc_15_io_deq_bits; // @[TensorGemm.scala 120:34:@17530.4]
  wire  _T_6016; // @[TensorGemm.scala 125:46:@17550.4]
  wire  _T_6017; // @[TensorGemm.scala 125:66:@17551.4]
  wire  _T_6018; // @[TensorGemm.scala 125:90:@17552.4]
  wire [31:0] _T_6052; // @[TensorGemm.scala 131:34:@17620.4]
  wire [31:0] _GEN_0; // @[TensorGemm.scala 131:41:@17621.4]
  wire [32:0] _T_6053; // @[TensorGemm.scala 131:41:@17621.4]
  wire [31:0] _T_6054; // @[TensorGemm.scala 131:41:@17622.4]
  wire [31:0] add_0; // @[TensorGemm.scala 131:41:@17623.4]
  wire [31:0] _T_6057; // @[TensorGemm.scala 132:59:@17625.4]
  wire [31:0] _T_6096; // @[TensorGemm.scala 131:34:@17701.4]
  wire [31:0] _GEN_1; // @[TensorGemm.scala 131:41:@17702.4]
  wire [32:0] _T_6097; // @[TensorGemm.scala 131:41:@17702.4]
  wire [31:0] _T_6098; // @[TensorGemm.scala 131:41:@17703.4]
  wire [31:0] add_1; // @[TensorGemm.scala 131:41:@17704.4]
  wire [31:0] _T_6101; // @[TensorGemm.scala 132:59:@17706.4]
  wire [31:0] _T_6140; // @[TensorGemm.scala 131:34:@17782.4]
  wire [31:0] _GEN_2; // @[TensorGemm.scala 131:41:@17783.4]
  wire [32:0] _T_6141; // @[TensorGemm.scala 131:41:@17783.4]
  wire [31:0] _T_6142; // @[TensorGemm.scala 131:41:@17784.4]
  wire [31:0] add_2; // @[TensorGemm.scala 131:41:@17785.4]
  wire [31:0] _T_6145; // @[TensorGemm.scala 132:59:@17787.4]
  wire [31:0] _T_6184; // @[TensorGemm.scala 131:34:@17863.4]
  wire [31:0] _GEN_3; // @[TensorGemm.scala 131:41:@17864.4]
  wire [32:0] _T_6185; // @[TensorGemm.scala 131:41:@17864.4]
  wire [31:0] _T_6186; // @[TensorGemm.scala 131:41:@17865.4]
  wire [31:0] add_3; // @[TensorGemm.scala 131:41:@17866.4]
  wire [31:0] _T_6189; // @[TensorGemm.scala 132:59:@17868.4]
  wire [31:0] _T_6228; // @[TensorGemm.scala 131:34:@17944.4]
  wire [31:0] _GEN_4; // @[TensorGemm.scala 131:41:@17945.4]
  wire [32:0] _T_6229; // @[TensorGemm.scala 131:41:@17945.4]
  wire [31:0] _T_6230; // @[TensorGemm.scala 131:41:@17946.4]
  wire [31:0] add_4; // @[TensorGemm.scala 131:41:@17947.4]
  wire [31:0] _T_6233; // @[TensorGemm.scala 132:59:@17949.4]
  wire [31:0] _T_6272; // @[TensorGemm.scala 131:34:@18025.4]
  wire [31:0] _GEN_5; // @[TensorGemm.scala 131:41:@18026.4]
  wire [32:0] _T_6273; // @[TensorGemm.scala 131:41:@18026.4]
  wire [31:0] _T_6274; // @[TensorGemm.scala 131:41:@18027.4]
  wire [31:0] add_5; // @[TensorGemm.scala 131:41:@18028.4]
  wire [31:0] _T_6277; // @[TensorGemm.scala 132:59:@18030.4]
  wire [31:0] _T_6316; // @[TensorGemm.scala 131:34:@18106.4]
  wire [31:0] _GEN_6; // @[TensorGemm.scala 131:41:@18107.4]
  wire [32:0] _T_6317; // @[TensorGemm.scala 131:41:@18107.4]
  wire [31:0] _T_6318; // @[TensorGemm.scala 131:41:@18108.4]
  wire [31:0] add_6; // @[TensorGemm.scala 131:41:@18109.4]
  wire [31:0] _T_6321; // @[TensorGemm.scala 132:59:@18111.4]
  wire [31:0] _T_6360; // @[TensorGemm.scala 131:34:@18187.4]
  wire [31:0] _GEN_7; // @[TensorGemm.scala 131:41:@18188.4]
  wire [32:0] _T_6361; // @[TensorGemm.scala 131:41:@18188.4]
  wire [31:0] _T_6362; // @[TensorGemm.scala 131:41:@18189.4]
  wire [31:0] add_7; // @[TensorGemm.scala 131:41:@18190.4]
  wire [31:0] _T_6365; // @[TensorGemm.scala 132:59:@18192.4]
  wire [31:0] _T_6404; // @[TensorGemm.scala 131:34:@18268.4]
  wire [31:0] _GEN_8; // @[TensorGemm.scala 131:41:@18269.4]
  wire [32:0] _T_6405; // @[TensorGemm.scala 131:41:@18269.4]
  wire [31:0] _T_6406; // @[TensorGemm.scala 131:41:@18270.4]
  wire [31:0] add_8; // @[TensorGemm.scala 131:41:@18271.4]
  wire [31:0] _T_6409; // @[TensorGemm.scala 132:59:@18273.4]
  wire [31:0] _T_6448; // @[TensorGemm.scala 131:34:@18349.4]
  wire [31:0] _GEN_9; // @[TensorGemm.scala 131:41:@18350.4]
  wire [32:0] _T_6449; // @[TensorGemm.scala 131:41:@18350.4]
  wire [31:0] _T_6450; // @[TensorGemm.scala 131:41:@18351.4]
  wire [31:0] add_9; // @[TensorGemm.scala 131:41:@18352.4]
  wire [31:0] _T_6453; // @[TensorGemm.scala 132:59:@18354.4]
  wire [31:0] _T_6492; // @[TensorGemm.scala 131:34:@18430.4]
  wire [31:0] _GEN_10; // @[TensorGemm.scala 131:41:@18431.4]
  wire [32:0] _T_6493; // @[TensorGemm.scala 131:41:@18431.4]
  wire [31:0] _T_6494; // @[TensorGemm.scala 131:41:@18432.4]
  wire [31:0] add_10; // @[TensorGemm.scala 131:41:@18433.4]
  wire [31:0] _T_6497; // @[TensorGemm.scala 132:59:@18435.4]
  wire [31:0] _T_6536; // @[TensorGemm.scala 131:34:@18511.4]
  wire [31:0] _GEN_11; // @[TensorGemm.scala 131:41:@18512.4]
  wire [32:0] _T_6537; // @[TensorGemm.scala 131:41:@18512.4]
  wire [31:0] _T_6538; // @[TensorGemm.scala 131:41:@18513.4]
  wire [31:0] add_11; // @[TensorGemm.scala 131:41:@18514.4]
  wire [31:0] _T_6541; // @[TensorGemm.scala 132:59:@18516.4]
  wire [31:0] _T_6580; // @[TensorGemm.scala 131:34:@18592.4]
  wire [31:0] _GEN_12; // @[TensorGemm.scala 131:41:@18593.4]
  wire [32:0] _T_6581; // @[TensorGemm.scala 131:41:@18593.4]
  wire [31:0] _T_6582; // @[TensorGemm.scala 131:41:@18594.4]
  wire [31:0] add_12; // @[TensorGemm.scala 131:41:@18595.4]
  wire [31:0] _T_6585; // @[TensorGemm.scala 132:59:@18597.4]
  wire [31:0] _T_6624; // @[TensorGemm.scala 131:34:@18673.4]
  wire [31:0] _GEN_13; // @[TensorGemm.scala 131:41:@18674.4]
  wire [32:0] _T_6625; // @[TensorGemm.scala 131:41:@18674.4]
  wire [31:0] _T_6626; // @[TensorGemm.scala 131:41:@18675.4]
  wire [31:0] add_13; // @[TensorGemm.scala 131:41:@18676.4]
  wire [31:0] _T_6629; // @[TensorGemm.scala 132:59:@18678.4]
  wire [31:0] _T_6668; // @[TensorGemm.scala 131:34:@18754.4]
  wire [31:0] _GEN_14; // @[TensorGemm.scala 131:41:@18755.4]
  wire [32:0] _T_6669; // @[TensorGemm.scala 131:41:@18755.4]
  wire [31:0] _T_6670; // @[TensorGemm.scala 131:41:@18756.4]
  wire [31:0] add_14; // @[TensorGemm.scala 131:41:@18757.4]
  wire [31:0] _T_6673; // @[TensorGemm.scala 132:59:@18759.4]
  wire [31:0] _T_6712; // @[TensorGemm.scala 131:34:@18835.4]
  wire [31:0] _GEN_15; // @[TensorGemm.scala 131:41:@18836.4]
  wire [32:0] _T_6713; // @[TensorGemm.scala 131:41:@18836.4]
  wire [31:0] _T_6714; // @[TensorGemm.scala 131:41:@18837.4]
  wire [31:0] add_15; // @[TensorGemm.scala 131:41:@18838.4]
  wire [31:0] _T_6717; // @[TensorGemm.scala 132:59:@18840.4]
  wire  vld_1; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17711.4]
  wire  vld_0; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17630.4]
  wire  vld_3; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17873.4]
  wire  vld_2; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17792.4]
  wire  vld_5; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18035.4]
  wire  vld_4; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17954.4]
  wire  vld_7; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18197.4]
  wire  vld_6; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18116.4]
  wire [7:0] _T_6726; // @[TensorGemm.scala 136:30:@18852.4]
  wire  vld_9; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18359.4]
  wire  vld_8; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18278.4]
  wire  vld_11; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18521.4]
  wire  vld_10; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18440.4]
  wire  vld_13; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18683.4]
  wire  vld_12; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18602.4]
  wire  vld_15; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18845.4]
  wire  vld_14; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18764.4]
  wire [15:0] _T_6734; // @[TensorGemm.scala 136:30:@18860.4]
  wire [15:0] _T_6735; // @[TensorGemm.scala 136:37:@18861.4]
  wire  _T_6737; // @[TensorGemm.scala 136:37:@18862.4]
  DotProduct dot_0 ( // @[TensorGemm.scala 119:34:@17437.4]
    .clock(dot_0_clock),
    .io_a_0(dot_0_io_a_0),
    .io_a_1(dot_0_io_a_1),
    .io_a_2(dot_0_io_a_2),
    .io_a_3(dot_0_io_a_3),
    .io_a_4(dot_0_io_a_4),
    .io_a_5(dot_0_io_a_5),
    .io_a_6(dot_0_io_a_6),
    .io_a_7(dot_0_io_a_7),
    .io_a_8(dot_0_io_a_8),
    .io_a_9(dot_0_io_a_9),
    .io_a_10(dot_0_io_a_10),
    .io_a_11(dot_0_io_a_11),
    .io_a_12(dot_0_io_a_12),
    .io_a_13(dot_0_io_a_13),
    .io_a_14(dot_0_io_a_14),
    .io_a_15(dot_0_io_a_15),
    .io_b_0(dot_0_io_b_0),
    .io_b_1(dot_0_io_b_1),
    .io_b_2(dot_0_io_b_2),
    .io_b_3(dot_0_io_b_3),
    .io_b_4(dot_0_io_b_4),
    .io_b_5(dot_0_io_b_5),
    .io_b_6(dot_0_io_b_6),
    .io_b_7(dot_0_io_b_7),
    .io_b_8(dot_0_io_b_8),
    .io_b_9(dot_0_io_b_9),
    .io_b_10(dot_0_io_b_10),
    .io_b_11(dot_0_io_b_11),
    .io_b_12(dot_0_io_b_12),
    .io_b_13(dot_0_io_b_13),
    .io_b_14(dot_0_io_b_14),
    .io_b_15(dot_0_io_b_15),
    .io_y(dot_0_io_y)
  );
  DotProduct dot_1 ( // @[TensorGemm.scala 119:34:@17440.4]
    .clock(dot_1_clock),
    .io_a_0(dot_1_io_a_0),
    .io_a_1(dot_1_io_a_1),
    .io_a_2(dot_1_io_a_2),
    .io_a_3(dot_1_io_a_3),
    .io_a_4(dot_1_io_a_4),
    .io_a_5(dot_1_io_a_5),
    .io_a_6(dot_1_io_a_6),
    .io_a_7(dot_1_io_a_7),
    .io_a_8(dot_1_io_a_8),
    .io_a_9(dot_1_io_a_9),
    .io_a_10(dot_1_io_a_10),
    .io_a_11(dot_1_io_a_11),
    .io_a_12(dot_1_io_a_12),
    .io_a_13(dot_1_io_a_13),
    .io_a_14(dot_1_io_a_14),
    .io_a_15(dot_1_io_a_15),
    .io_b_0(dot_1_io_b_0),
    .io_b_1(dot_1_io_b_1),
    .io_b_2(dot_1_io_b_2),
    .io_b_3(dot_1_io_b_3),
    .io_b_4(dot_1_io_b_4),
    .io_b_5(dot_1_io_b_5),
    .io_b_6(dot_1_io_b_6),
    .io_b_7(dot_1_io_b_7),
    .io_b_8(dot_1_io_b_8),
    .io_b_9(dot_1_io_b_9),
    .io_b_10(dot_1_io_b_10),
    .io_b_11(dot_1_io_b_11),
    .io_b_12(dot_1_io_b_12),
    .io_b_13(dot_1_io_b_13),
    .io_b_14(dot_1_io_b_14),
    .io_b_15(dot_1_io_b_15),
    .io_y(dot_1_io_y)
  );
  DotProduct dot_2 ( // @[TensorGemm.scala 119:34:@17443.4]
    .clock(dot_2_clock),
    .io_a_0(dot_2_io_a_0),
    .io_a_1(dot_2_io_a_1),
    .io_a_2(dot_2_io_a_2),
    .io_a_3(dot_2_io_a_3),
    .io_a_4(dot_2_io_a_4),
    .io_a_5(dot_2_io_a_5),
    .io_a_6(dot_2_io_a_6),
    .io_a_7(dot_2_io_a_7),
    .io_a_8(dot_2_io_a_8),
    .io_a_9(dot_2_io_a_9),
    .io_a_10(dot_2_io_a_10),
    .io_a_11(dot_2_io_a_11),
    .io_a_12(dot_2_io_a_12),
    .io_a_13(dot_2_io_a_13),
    .io_a_14(dot_2_io_a_14),
    .io_a_15(dot_2_io_a_15),
    .io_b_0(dot_2_io_b_0),
    .io_b_1(dot_2_io_b_1),
    .io_b_2(dot_2_io_b_2),
    .io_b_3(dot_2_io_b_3),
    .io_b_4(dot_2_io_b_4),
    .io_b_5(dot_2_io_b_5),
    .io_b_6(dot_2_io_b_6),
    .io_b_7(dot_2_io_b_7),
    .io_b_8(dot_2_io_b_8),
    .io_b_9(dot_2_io_b_9),
    .io_b_10(dot_2_io_b_10),
    .io_b_11(dot_2_io_b_11),
    .io_b_12(dot_2_io_b_12),
    .io_b_13(dot_2_io_b_13),
    .io_b_14(dot_2_io_b_14),
    .io_b_15(dot_2_io_b_15),
    .io_y(dot_2_io_y)
  );
  DotProduct dot_3 ( // @[TensorGemm.scala 119:34:@17446.4]
    .clock(dot_3_clock),
    .io_a_0(dot_3_io_a_0),
    .io_a_1(dot_3_io_a_1),
    .io_a_2(dot_3_io_a_2),
    .io_a_3(dot_3_io_a_3),
    .io_a_4(dot_3_io_a_4),
    .io_a_5(dot_3_io_a_5),
    .io_a_6(dot_3_io_a_6),
    .io_a_7(dot_3_io_a_7),
    .io_a_8(dot_3_io_a_8),
    .io_a_9(dot_3_io_a_9),
    .io_a_10(dot_3_io_a_10),
    .io_a_11(dot_3_io_a_11),
    .io_a_12(dot_3_io_a_12),
    .io_a_13(dot_3_io_a_13),
    .io_a_14(dot_3_io_a_14),
    .io_a_15(dot_3_io_a_15),
    .io_b_0(dot_3_io_b_0),
    .io_b_1(dot_3_io_b_1),
    .io_b_2(dot_3_io_b_2),
    .io_b_3(dot_3_io_b_3),
    .io_b_4(dot_3_io_b_4),
    .io_b_5(dot_3_io_b_5),
    .io_b_6(dot_3_io_b_6),
    .io_b_7(dot_3_io_b_7),
    .io_b_8(dot_3_io_b_8),
    .io_b_9(dot_3_io_b_9),
    .io_b_10(dot_3_io_b_10),
    .io_b_11(dot_3_io_b_11),
    .io_b_12(dot_3_io_b_12),
    .io_b_13(dot_3_io_b_13),
    .io_b_14(dot_3_io_b_14),
    .io_b_15(dot_3_io_b_15),
    .io_y(dot_3_io_y)
  );
  DotProduct dot_4 ( // @[TensorGemm.scala 119:34:@17449.4]
    .clock(dot_4_clock),
    .io_a_0(dot_4_io_a_0),
    .io_a_1(dot_4_io_a_1),
    .io_a_2(dot_4_io_a_2),
    .io_a_3(dot_4_io_a_3),
    .io_a_4(dot_4_io_a_4),
    .io_a_5(dot_4_io_a_5),
    .io_a_6(dot_4_io_a_6),
    .io_a_7(dot_4_io_a_7),
    .io_a_8(dot_4_io_a_8),
    .io_a_9(dot_4_io_a_9),
    .io_a_10(dot_4_io_a_10),
    .io_a_11(dot_4_io_a_11),
    .io_a_12(dot_4_io_a_12),
    .io_a_13(dot_4_io_a_13),
    .io_a_14(dot_4_io_a_14),
    .io_a_15(dot_4_io_a_15),
    .io_b_0(dot_4_io_b_0),
    .io_b_1(dot_4_io_b_1),
    .io_b_2(dot_4_io_b_2),
    .io_b_3(dot_4_io_b_3),
    .io_b_4(dot_4_io_b_4),
    .io_b_5(dot_4_io_b_5),
    .io_b_6(dot_4_io_b_6),
    .io_b_7(dot_4_io_b_7),
    .io_b_8(dot_4_io_b_8),
    .io_b_9(dot_4_io_b_9),
    .io_b_10(dot_4_io_b_10),
    .io_b_11(dot_4_io_b_11),
    .io_b_12(dot_4_io_b_12),
    .io_b_13(dot_4_io_b_13),
    .io_b_14(dot_4_io_b_14),
    .io_b_15(dot_4_io_b_15),
    .io_y(dot_4_io_y)
  );
  DotProduct dot_5 ( // @[TensorGemm.scala 119:34:@17452.4]
    .clock(dot_5_clock),
    .io_a_0(dot_5_io_a_0),
    .io_a_1(dot_5_io_a_1),
    .io_a_2(dot_5_io_a_2),
    .io_a_3(dot_5_io_a_3),
    .io_a_4(dot_5_io_a_4),
    .io_a_5(dot_5_io_a_5),
    .io_a_6(dot_5_io_a_6),
    .io_a_7(dot_5_io_a_7),
    .io_a_8(dot_5_io_a_8),
    .io_a_9(dot_5_io_a_9),
    .io_a_10(dot_5_io_a_10),
    .io_a_11(dot_5_io_a_11),
    .io_a_12(dot_5_io_a_12),
    .io_a_13(dot_5_io_a_13),
    .io_a_14(dot_5_io_a_14),
    .io_a_15(dot_5_io_a_15),
    .io_b_0(dot_5_io_b_0),
    .io_b_1(dot_5_io_b_1),
    .io_b_2(dot_5_io_b_2),
    .io_b_3(dot_5_io_b_3),
    .io_b_4(dot_5_io_b_4),
    .io_b_5(dot_5_io_b_5),
    .io_b_6(dot_5_io_b_6),
    .io_b_7(dot_5_io_b_7),
    .io_b_8(dot_5_io_b_8),
    .io_b_9(dot_5_io_b_9),
    .io_b_10(dot_5_io_b_10),
    .io_b_11(dot_5_io_b_11),
    .io_b_12(dot_5_io_b_12),
    .io_b_13(dot_5_io_b_13),
    .io_b_14(dot_5_io_b_14),
    .io_b_15(dot_5_io_b_15),
    .io_y(dot_5_io_y)
  );
  DotProduct dot_6 ( // @[TensorGemm.scala 119:34:@17455.4]
    .clock(dot_6_clock),
    .io_a_0(dot_6_io_a_0),
    .io_a_1(dot_6_io_a_1),
    .io_a_2(dot_6_io_a_2),
    .io_a_3(dot_6_io_a_3),
    .io_a_4(dot_6_io_a_4),
    .io_a_5(dot_6_io_a_5),
    .io_a_6(dot_6_io_a_6),
    .io_a_7(dot_6_io_a_7),
    .io_a_8(dot_6_io_a_8),
    .io_a_9(dot_6_io_a_9),
    .io_a_10(dot_6_io_a_10),
    .io_a_11(dot_6_io_a_11),
    .io_a_12(dot_6_io_a_12),
    .io_a_13(dot_6_io_a_13),
    .io_a_14(dot_6_io_a_14),
    .io_a_15(dot_6_io_a_15),
    .io_b_0(dot_6_io_b_0),
    .io_b_1(dot_6_io_b_1),
    .io_b_2(dot_6_io_b_2),
    .io_b_3(dot_6_io_b_3),
    .io_b_4(dot_6_io_b_4),
    .io_b_5(dot_6_io_b_5),
    .io_b_6(dot_6_io_b_6),
    .io_b_7(dot_6_io_b_7),
    .io_b_8(dot_6_io_b_8),
    .io_b_9(dot_6_io_b_9),
    .io_b_10(dot_6_io_b_10),
    .io_b_11(dot_6_io_b_11),
    .io_b_12(dot_6_io_b_12),
    .io_b_13(dot_6_io_b_13),
    .io_b_14(dot_6_io_b_14),
    .io_b_15(dot_6_io_b_15),
    .io_y(dot_6_io_y)
  );
  DotProduct dot_7 ( // @[TensorGemm.scala 119:34:@17458.4]
    .clock(dot_7_clock),
    .io_a_0(dot_7_io_a_0),
    .io_a_1(dot_7_io_a_1),
    .io_a_2(dot_7_io_a_2),
    .io_a_3(dot_7_io_a_3),
    .io_a_4(dot_7_io_a_4),
    .io_a_5(dot_7_io_a_5),
    .io_a_6(dot_7_io_a_6),
    .io_a_7(dot_7_io_a_7),
    .io_a_8(dot_7_io_a_8),
    .io_a_9(dot_7_io_a_9),
    .io_a_10(dot_7_io_a_10),
    .io_a_11(dot_7_io_a_11),
    .io_a_12(dot_7_io_a_12),
    .io_a_13(dot_7_io_a_13),
    .io_a_14(dot_7_io_a_14),
    .io_a_15(dot_7_io_a_15),
    .io_b_0(dot_7_io_b_0),
    .io_b_1(dot_7_io_b_1),
    .io_b_2(dot_7_io_b_2),
    .io_b_3(dot_7_io_b_3),
    .io_b_4(dot_7_io_b_4),
    .io_b_5(dot_7_io_b_5),
    .io_b_6(dot_7_io_b_6),
    .io_b_7(dot_7_io_b_7),
    .io_b_8(dot_7_io_b_8),
    .io_b_9(dot_7_io_b_9),
    .io_b_10(dot_7_io_b_10),
    .io_b_11(dot_7_io_b_11),
    .io_b_12(dot_7_io_b_12),
    .io_b_13(dot_7_io_b_13),
    .io_b_14(dot_7_io_b_14),
    .io_b_15(dot_7_io_b_15),
    .io_y(dot_7_io_y)
  );
  DotProduct dot_8 ( // @[TensorGemm.scala 119:34:@17461.4]
    .clock(dot_8_clock),
    .io_a_0(dot_8_io_a_0),
    .io_a_1(dot_8_io_a_1),
    .io_a_2(dot_8_io_a_2),
    .io_a_3(dot_8_io_a_3),
    .io_a_4(dot_8_io_a_4),
    .io_a_5(dot_8_io_a_5),
    .io_a_6(dot_8_io_a_6),
    .io_a_7(dot_8_io_a_7),
    .io_a_8(dot_8_io_a_8),
    .io_a_9(dot_8_io_a_9),
    .io_a_10(dot_8_io_a_10),
    .io_a_11(dot_8_io_a_11),
    .io_a_12(dot_8_io_a_12),
    .io_a_13(dot_8_io_a_13),
    .io_a_14(dot_8_io_a_14),
    .io_a_15(dot_8_io_a_15),
    .io_b_0(dot_8_io_b_0),
    .io_b_1(dot_8_io_b_1),
    .io_b_2(dot_8_io_b_2),
    .io_b_3(dot_8_io_b_3),
    .io_b_4(dot_8_io_b_4),
    .io_b_5(dot_8_io_b_5),
    .io_b_6(dot_8_io_b_6),
    .io_b_7(dot_8_io_b_7),
    .io_b_8(dot_8_io_b_8),
    .io_b_9(dot_8_io_b_9),
    .io_b_10(dot_8_io_b_10),
    .io_b_11(dot_8_io_b_11),
    .io_b_12(dot_8_io_b_12),
    .io_b_13(dot_8_io_b_13),
    .io_b_14(dot_8_io_b_14),
    .io_b_15(dot_8_io_b_15),
    .io_y(dot_8_io_y)
  );
  DotProduct dot_9 ( // @[TensorGemm.scala 119:34:@17464.4]
    .clock(dot_9_clock),
    .io_a_0(dot_9_io_a_0),
    .io_a_1(dot_9_io_a_1),
    .io_a_2(dot_9_io_a_2),
    .io_a_3(dot_9_io_a_3),
    .io_a_4(dot_9_io_a_4),
    .io_a_5(dot_9_io_a_5),
    .io_a_6(dot_9_io_a_6),
    .io_a_7(dot_9_io_a_7),
    .io_a_8(dot_9_io_a_8),
    .io_a_9(dot_9_io_a_9),
    .io_a_10(dot_9_io_a_10),
    .io_a_11(dot_9_io_a_11),
    .io_a_12(dot_9_io_a_12),
    .io_a_13(dot_9_io_a_13),
    .io_a_14(dot_9_io_a_14),
    .io_a_15(dot_9_io_a_15),
    .io_b_0(dot_9_io_b_0),
    .io_b_1(dot_9_io_b_1),
    .io_b_2(dot_9_io_b_2),
    .io_b_3(dot_9_io_b_3),
    .io_b_4(dot_9_io_b_4),
    .io_b_5(dot_9_io_b_5),
    .io_b_6(dot_9_io_b_6),
    .io_b_7(dot_9_io_b_7),
    .io_b_8(dot_9_io_b_8),
    .io_b_9(dot_9_io_b_9),
    .io_b_10(dot_9_io_b_10),
    .io_b_11(dot_9_io_b_11),
    .io_b_12(dot_9_io_b_12),
    .io_b_13(dot_9_io_b_13),
    .io_b_14(dot_9_io_b_14),
    .io_b_15(dot_9_io_b_15),
    .io_y(dot_9_io_y)
  );
  DotProduct dot_10 ( // @[TensorGemm.scala 119:34:@17467.4]
    .clock(dot_10_clock),
    .io_a_0(dot_10_io_a_0),
    .io_a_1(dot_10_io_a_1),
    .io_a_2(dot_10_io_a_2),
    .io_a_3(dot_10_io_a_3),
    .io_a_4(dot_10_io_a_4),
    .io_a_5(dot_10_io_a_5),
    .io_a_6(dot_10_io_a_6),
    .io_a_7(dot_10_io_a_7),
    .io_a_8(dot_10_io_a_8),
    .io_a_9(dot_10_io_a_9),
    .io_a_10(dot_10_io_a_10),
    .io_a_11(dot_10_io_a_11),
    .io_a_12(dot_10_io_a_12),
    .io_a_13(dot_10_io_a_13),
    .io_a_14(dot_10_io_a_14),
    .io_a_15(dot_10_io_a_15),
    .io_b_0(dot_10_io_b_0),
    .io_b_1(dot_10_io_b_1),
    .io_b_2(dot_10_io_b_2),
    .io_b_3(dot_10_io_b_3),
    .io_b_4(dot_10_io_b_4),
    .io_b_5(dot_10_io_b_5),
    .io_b_6(dot_10_io_b_6),
    .io_b_7(dot_10_io_b_7),
    .io_b_8(dot_10_io_b_8),
    .io_b_9(dot_10_io_b_9),
    .io_b_10(dot_10_io_b_10),
    .io_b_11(dot_10_io_b_11),
    .io_b_12(dot_10_io_b_12),
    .io_b_13(dot_10_io_b_13),
    .io_b_14(dot_10_io_b_14),
    .io_b_15(dot_10_io_b_15),
    .io_y(dot_10_io_y)
  );
  DotProduct dot_11 ( // @[TensorGemm.scala 119:34:@17470.4]
    .clock(dot_11_clock),
    .io_a_0(dot_11_io_a_0),
    .io_a_1(dot_11_io_a_1),
    .io_a_2(dot_11_io_a_2),
    .io_a_3(dot_11_io_a_3),
    .io_a_4(dot_11_io_a_4),
    .io_a_5(dot_11_io_a_5),
    .io_a_6(dot_11_io_a_6),
    .io_a_7(dot_11_io_a_7),
    .io_a_8(dot_11_io_a_8),
    .io_a_9(dot_11_io_a_9),
    .io_a_10(dot_11_io_a_10),
    .io_a_11(dot_11_io_a_11),
    .io_a_12(dot_11_io_a_12),
    .io_a_13(dot_11_io_a_13),
    .io_a_14(dot_11_io_a_14),
    .io_a_15(dot_11_io_a_15),
    .io_b_0(dot_11_io_b_0),
    .io_b_1(dot_11_io_b_1),
    .io_b_2(dot_11_io_b_2),
    .io_b_3(dot_11_io_b_3),
    .io_b_4(dot_11_io_b_4),
    .io_b_5(dot_11_io_b_5),
    .io_b_6(dot_11_io_b_6),
    .io_b_7(dot_11_io_b_7),
    .io_b_8(dot_11_io_b_8),
    .io_b_9(dot_11_io_b_9),
    .io_b_10(dot_11_io_b_10),
    .io_b_11(dot_11_io_b_11),
    .io_b_12(dot_11_io_b_12),
    .io_b_13(dot_11_io_b_13),
    .io_b_14(dot_11_io_b_14),
    .io_b_15(dot_11_io_b_15),
    .io_y(dot_11_io_y)
  );
  DotProduct dot_12 ( // @[TensorGemm.scala 119:34:@17473.4]
    .clock(dot_12_clock),
    .io_a_0(dot_12_io_a_0),
    .io_a_1(dot_12_io_a_1),
    .io_a_2(dot_12_io_a_2),
    .io_a_3(dot_12_io_a_3),
    .io_a_4(dot_12_io_a_4),
    .io_a_5(dot_12_io_a_5),
    .io_a_6(dot_12_io_a_6),
    .io_a_7(dot_12_io_a_7),
    .io_a_8(dot_12_io_a_8),
    .io_a_9(dot_12_io_a_9),
    .io_a_10(dot_12_io_a_10),
    .io_a_11(dot_12_io_a_11),
    .io_a_12(dot_12_io_a_12),
    .io_a_13(dot_12_io_a_13),
    .io_a_14(dot_12_io_a_14),
    .io_a_15(dot_12_io_a_15),
    .io_b_0(dot_12_io_b_0),
    .io_b_1(dot_12_io_b_1),
    .io_b_2(dot_12_io_b_2),
    .io_b_3(dot_12_io_b_3),
    .io_b_4(dot_12_io_b_4),
    .io_b_5(dot_12_io_b_5),
    .io_b_6(dot_12_io_b_6),
    .io_b_7(dot_12_io_b_7),
    .io_b_8(dot_12_io_b_8),
    .io_b_9(dot_12_io_b_9),
    .io_b_10(dot_12_io_b_10),
    .io_b_11(dot_12_io_b_11),
    .io_b_12(dot_12_io_b_12),
    .io_b_13(dot_12_io_b_13),
    .io_b_14(dot_12_io_b_14),
    .io_b_15(dot_12_io_b_15),
    .io_y(dot_12_io_y)
  );
  DotProduct dot_13 ( // @[TensorGemm.scala 119:34:@17476.4]
    .clock(dot_13_clock),
    .io_a_0(dot_13_io_a_0),
    .io_a_1(dot_13_io_a_1),
    .io_a_2(dot_13_io_a_2),
    .io_a_3(dot_13_io_a_3),
    .io_a_4(dot_13_io_a_4),
    .io_a_5(dot_13_io_a_5),
    .io_a_6(dot_13_io_a_6),
    .io_a_7(dot_13_io_a_7),
    .io_a_8(dot_13_io_a_8),
    .io_a_9(dot_13_io_a_9),
    .io_a_10(dot_13_io_a_10),
    .io_a_11(dot_13_io_a_11),
    .io_a_12(dot_13_io_a_12),
    .io_a_13(dot_13_io_a_13),
    .io_a_14(dot_13_io_a_14),
    .io_a_15(dot_13_io_a_15),
    .io_b_0(dot_13_io_b_0),
    .io_b_1(dot_13_io_b_1),
    .io_b_2(dot_13_io_b_2),
    .io_b_3(dot_13_io_b_3),
    .io_b_4(dot_13_io_b_4),
    .io_b_5(dot_13_io_b_5),
    .io_b_6(dot_13_io_b_6),
    .io_b_7(dot_13_io_b_7),
    .io_b_8(dot_13_io_b_8),
    .io_b_9(dot_13_io_b_9),
    .io_b_10(dot_13_io_b_10),
    .io_b_11(dot_13_io_b_11),
    .io_b_12(dot_13_io_b_12),
    .io_b_13(dot_13_io_b_13),
    .io_b_14(dot_13_io_b_14),
    .io_b_15(dot_13_io_b_15),
    .io_y(dot_13_io_y)
  );
  DotProduct dot_14 ( // @[TensorGemm.scala 119:34:@17479.4]
    .clock(dot_14_clock),
    .io_a_0(dot_14_io_a_0),
    .io_a_1(dot_14_io_a_1),
    .io_a_2(dot_14_io_a_2),
    .io_a_3(dot_14_io_a_3),
    .io_a_4(dot_14_io_a_4),
    .io_a_5(dot_14_io_a_5),
    .io_a_6(dot_14_io_a_6),
    .io_a_7(dot_14_io_a_7),
    .io_a_8(dot_14_io_a_8),
    .io_a_9(dot_14_io_a_9),
    .io_a_10(dot_14_io_a_10),
    .io_a_11(dot_14_io_a_11),
    .io_a_12(dot_14_io_a_12),
    .io_a_13(dot_14_io_a_13),
    .io_a_14(dot_14_io_a_14),
    .io_a_15(dot_14_io_a_15),
    .io_b_0(dot_14_io_b_0),
    .io_b_1(dot_14_io_b_1),
    .io_b_2(dot_14_io_b_2),
    .io_b_3(dot_14_io_b_3),
    .io_b_4(dot_14_io_b_4),
    .io_b_5(dot_14_io_b_5),
    .io_b_6(dot_14_io_b_6),
    .io_b_7(dot_14_io_b_7),
    .io_b_8(dot_14_io_b_8),
    .io_b_9(dot_14_io_b_9),
    .io_b_10(dot_14_io_b_10),
    .io_b_11(dot_14_io_b_11),
    .io_b_12(dot_14_io_b_12),
    .io_b_13(dot_14_io_b_13),
    .io_b_14(dot_14_io_b_14),
    .io_b_15(dot_14_io_b_15),
    .io_y(dot_14_io_y)
  );
  DotProduct dot_15 ( // @[TensorGemm.scala 119:34:@17482.4]
    .clock(dot_15_clock),
    .io_a_0(dot_15_io_a_0),
    .io_a_1(dot_15_io_a_1),
    .io_a_2(dot_15_io_a_2),
    .io_a_3(dot_15_io_a_3),
    .io_a_4(dot_15_io_a_4),
    .io_a_5(dot_15_io_a_5),
    .io_a_6(dot_15_io_a_6),
    .io_a_7(dot_15_io_a_7),
    .io_a_8(dot_15_io_a_8),
    .io_a_9(dot_15_io_a_9),
    .io_a_10(dot_15_io_a_10),
    .io_a_11(dot_15_io_a_11),
    .io_a_12(dot_15_io_a_12),
    .io_a_13(dot_15_io_a_13),
    .io_a_14(dot_15_io_a_14),
    .io_a_15(dot_15_io_a_15),
    .io_b_0(dot_15_io_b_0),
    .io_b_1(dot_15_io_b_1),
    .io_b_2(dot_15_io_b_2),
    .io_b_3(dot_15_io_b_3),
    .io_b_4(dot_15_io_b_4),
    .io_b_5(dot_15_io_b_5),
    .io_b_6(dot_15_io_b_6),
    .io_b_7(dot_15_io_b_7),
    .io_b_8(dot_15_io_b_8),
    .io_b_9(dot_15_io_b_9),
    .io_b_10(dot_15_io_b_10),
    .io_b_11(dot_15_io_b_11),
    .io_b_12(dot_15_io_b_12),
    .io_b_13(dot_15_io_b_13),
    .io_b_14(dot_15_io_b_14),
    .io_b_15(dot_15_io_b_15),
    .io_y(dot_15_io_y)
  );
  Pipe acc_0 ( // @[TensorGemm.scala 120:34:@17485.4]
    .clock(acc_0_clock),
    .reset(acc_0_reset),
    .io_enq_valid(acc_0_io_enq_valid),
    .io_enq_bits(acc_0_io_enq_bits),
    .io_deq_valid(acc_0_io_deq_valid),
    .io_deq_bits(acc_0_io_deq_bits)
  );
  Pipe acc_1 ( // @[TensorGemm.scala 120:34:@17488.4]
    .clock(acc_1_clock),
    .reset(acc_1_reset),
    .io_enq_valid(acc_1_io_enq_valid),
    .io_enq_bits(acc_1_io_enq_bits),
    .io_deq_valid(acc_1_io_deq_valid),
    .io_deq_bits(acc_1_io_deq_bits)
  );
  Pipe acc_2 ( // @[TensorGemm.scala 120:34:@17491.4]
    .clock(acc_2_clock),
    .reset(acc_2_reset),
    .io_enq_valid(acc_2_io_enq_valid),
    .io_enq_bits(acc_2_io_enq_bits),
    .io_deq_valid(acc_2_io_deq_valid),
    .io_deq_bits(acc_2_io_deq_bits)
  );
  Pipe acc_3 ( // @[TensorGemm.scala 120:34:@17494.4]
    .clock(acc_3_clock),
    .reset(acc_3_reset),
    .io_enq_valid(acc_3_io_enq_valid),
    .io_enq_bits(acc_3_io_enq_bits),
    .io_deq_valid(acc_3_io_deq_valid),
    .io_deq_bits(acc_3_io_deq_bits)
  );
  Pipe acc_4 ( // @[TensorGemm.scala 120:34:@17497.4]
    .clock(acc_4_clock),
    .reset(acc_4_reset),
    .io_enq_valid(acc_4_io_enq_valid),
    .io_enq_bits(acc_4_io_enq_bits),
    .io_deq_valid(acc_4_io_deq_valid),
    .io_deq_bits(acc_4_io_deq_bits)
  );
  Pipe acc_5 ( // @[TensorGemm.scala 120:34:@17500.4]
    .clock(acc_5_clock),
    .reset(acc_5_reset),
    .io_enq_valid(acc_5_io_enq_valid),
    .io_enq_bits(acc_5_io_enq_bits),
    .io_deq_valid(acc_5_io_deq_valid),
    .io_deq_bits(acc_5_io_deq_bits)
  );
  Pipe acc_6 ( // @[TensorGemm.scala 120:34:@17503.4]
    .clock(acc_6_clock),
    .reset(acc_6_reset),
    .io_enq_valid(acc_6_io_enq_valid),
    .io_enq_bits(acc_6_io_enq_bits),
    .io_deq_valid(acc_6_io_deq_valid),
    .io_deq_bits(acc_6_io_deq_bits)
  );
  Pipe acc_7 ( // @[TensorGemm.scala 120:34:@17506.4]
    .clock(acc_7_clock),
    .reset(acc_7_reset),
    .io_enq_valid(acc_7_io_enq_valid),
    .io_enq_bits(acc_7_io_enq_bits),
    .io_deq_valid(acc_7_io_deq_valid),
    .io_deq_bits(acc_7_io_deq_bits)
  );
  Pipe acc_8 ( // @[TensorGemm.scala 120:34:@17509.4]
    .clock(acc_8_clock),
    .reset(acc_8_reset),
    .io_enq_valid(acc_8_io_enq_valid),
    .io_enq_bits(acc_8_io_enq_bits),
    .io_deq_valid(acc_8_io_deq_valid),
    .io_deq_bits(acc_8_io_deq_bits)
  );
  Pipe acc_9 ( // @[TensorGemm.scala 120:34:@17512.4]
    .clock(acc_9_clock),
    .reset(acc_9_reset),
    .io_enq_valid(acc_9_io_enq_valid),
    .io_enq_bits(acc_9_io_enq_bits),
    .io_deq_valid(acc_9_io_deq_valid),
    .io_deq_bits(acc_9_io_deq_bits)
  );
  Pipe acc_10 ( // @[TensorGemm.scala 120:34:@17515.4]
    .clock(acc_10_clock),
    .reset(acc_10_reset),
    .io_enq_valid(acc_10_io_enq_valid),
    .io_enq_bits(acc_10_io_enq_bits),
    .io_deq_valid(acc_10_io_deq_valid),
    .io_deq_bits(acc_10_io_deq_bits)
  );
  Pipe acc_11 ( // @[TensorGemm.scala 120:34:@17518.4]
    .clock(acc_11_clock),
    .reset(acc_11_reset),
    .io_enq_valid(acc_11_io_enq_valid),
    .io_enq_bits(acc_11_io_enq_bits),
    .io_deq_valid(acc_11_io_deq_valid),
    .io_deq_bits(acc_11_io_deq_bits)
  );
  Pipe acc_12 ( // @[TensorGemm.scala 120:34:@17521.4]
    .clock(acc_12_clock),
    .reset(acc_12_reset),
    .io_enq_valid(acc_12_io_enq_valid),
    .io_enq_bits(acc_12_io_enq_bits),
    .io_deq_valid(acc_12_io_deq_valid),
    .io_deq_bits(acc_12_io_deq_bits)
  );
  Pipe acc_13 ( // @[TensorGemm.scala 120:34:@17524.4]
    .clock(acc_13_clock),
    .reset(acc_13_reset),
    .io_enq_valid(acc_13_io_enq_valid),
    .io_enq_bits(acc_13_io_enq_bits),
    .io_deq_valid(acc_13_io_deq_valid),
    .io_deq_bits(acc_13_io_deq_bits)
  );
  Pipe acc_14 ( // @[TensorGemm.scala 120:34:@17527.4]
    .clock(acc_14_clock),
    .reset(acc_14_reset),
    .io_enq_valid(acc_14_io_enq_valid),
    .io_enq_bits(acc_14_io_enq_bits),
    .io_deq_valid(acc_14_io_deq_valid),
    .io_deq_bits(acc_14_io_deq_bits)
  );
  Pipe acc_15 ( // @[TensorGemm.scala 120:34:@17530.4]
    .clock(acc_15_clock),
    .reset(acc_15_reset),
    .io_enq_valid(acc_15_io_enq_valid),
    .io_enq_bits(acc_15_io_enq_bits),
    .io_deq_valid(acc_15_io_deq_valid),
    .io_deq_bits(acc_15_io_deq_bits)
  );
  assign _T_6016 = io_inp_data_valid & io_wgt_data_valid; // @[TensorGemm.scala 125:46:@17550.4]
  assign _T_6017 = _T_6016 & io_acc_i_data_valid; // @[TensorGemm.scala 125:66:@17551.4]
  assign _T_6018 = ~ io_reset; // @[TensorGemm.scala 125:90:@17552.4]
  assign _T_6052 = $signed(acc_0_io_deq_bits); // @[TensorGemm.scala 131:34:@17620.4]
  assign _GEN_0 = {{11{dot_0_io_y[20]}},dot_0_io_y}; // @[TensorGemm.scala 131:41:@17621.4]
  assign _T_6053 = $signed(_T_6052) + $signed(_GEN_0); // @[TensorGemm.scala 131:41:@17621.4]
  assign _T_6054 = $signed(_T_6052) + $signed(_GEN_0); // @[TensorGemm.scala 131:41:@17622.4]
  assign add_0 = $signed(_T_6054); // @[TensorGemm.scala 131:41:@17623.4]
  assign _T_6057 = $unsigned(add_0); // @[TensorGemm.scala 132:59:@17625.4]
  assign _T_6096 = $signed(acc_1_io_deq_bits); // @[TensorGemm.scala 131:34:@17701.4]
  assign _GEN_1 = {{11{dot_1_io_y[20]}},dot_1_io_y}; // @[TensorGemm.scala 131:41:@17702.4]
  assign _T_6097 = $signed(_T_6096) + $signed(_GEN_1); // @[TensorGemm.scala 131:41:@17702.4]
  assign _T_6098 = $signed(_T_6096) + $signed(_GEN_1); // @[TensorGemm.scala 131:41:@17703.4]
  assign add_1 = $signed(_T_6098); // @[TensorGemm.scala 131:41:@17704.4]
  assign _T_6101 = $unsigned(add_1); // @[TensorGemm.scala 132:59:@17706.4]
  assign _T_6140 = $signed(acc_2_io_deq_bits); // @[TensorGemm.scala 131:34:@17782.4]
  assign _GEN_2 = {{11{dot_2_io_y[20]}},dot_2_io_y}; // @[TensorGemm.scala 131:41:@17783.4]
  assign _T_6141 = $signed(_T_6140) + $signed(_GEN_2); // @[TensorGemm.scala 131:41:@17783.4]
  assign _T_6142 = $signed(_T_6140) + $signed(_GEN_2); // @[TensorGemm.scala 131:41:@17784.4]
  assign add_2 = $signed(_T_6142); // @[TensorGemm.scala 131:41:@17785.4]
  assign _T_6145 = $unsigned(add_2); // @[TensorGemm.scala 132:59:@17787.4]
  assign _T_6184 = $signed(acc_3_io_deq_bits); // @[TensorGemm.scala 131:34:@17863.4]
  assign _GEN_3 = {{11{dot_3_io_y[20]}},dot_3_io_y}; // @[TensorGemm.scala 131:41:@17864.4]
  assign _T_6185 = $signed(_T_6184) + $signed(_GEN_3); // @[TensorGemm.scala 131:41:@17864.4]
  assign _T_6186 = $signed(_T_6184) + $signed(_GEN_3); // @[TensorGemm.scala 131:41:@17865.4]
  assign add_3 = $signed(_T_6186); // @[TensorGemm.scala 131:41:@17866.4]
  assign _T_6189 = $unsigned(add_3); // @[TensorGemm.scala 132:59:@17868.4]
  assign _T_6228 = $signed(acc_4_io_deq_bits); // @[TensorGemm.scala 131:34:@17944.4]
  assign _GEN_4 = {{11{dot_4_io_y[20]}},dot_4_io_y}; // @[TensorGemm.scala 131:41:@17945.4]
  assign _T_6229 = $signed(_T_6228) + $signed(_GEN_4); // @[TensorGemm.scala 131:41:@17945.4]
  assign _T_6230 = $signed(_T_6228) + $signed(_GEN_4); // @[TensorGemm.scala 131:41:@17946.4]
  assign add_4 = $signed(_T_6230); // @[TensorGemm.scala 131:41:@17947.4]
  assign _T_6233 = $unsigned(add_4); // @[TensorGemm.scala 132:59:@17949.4]
  assign _T_6272 = $signed(acc_5_io_deq_bits); // @[TensorGemm.scala 131:34:@18025.4]
  assign _GEN_5 = {{11{dot_5_io_y[20]}},dot_5_io_y}; // @[TensorGemm.scala 131:41:@18026.4]
  assign _T_6273 = $signed(_T_6272) + $signed(_GEN_5); // @[TensorGemm.scala 131:41:@18026.4]
  assign _T_6274 = $signed(_T_6272) + $signed(_GEN_5); // @[TensorGemm.scala 131:41:@18027.4]
  assign add_5 = $signed(_T_6274); // @[TensorGemm.scala 131:41:@18028.4]
  assign _T_6277 = $unsigned(add_5); // @[TensorGemm.scala 132:59:@18030.4]
  assign _T_6316 = $signed(acc_6_io_deq_bits); // @[TensorGemm.scala 131:34:@18106.4]
  assign _GEN_6 = {{11{dot_6_io_y[20]}},dot_6_io_y}; // @[TensorGemm.scala 131:41:@18107.4]
  assign _T_6317 = $signed(_T_6316) + $signed(_GEN_6); // @[TensorGemm.scala 131:41:@18107.4]
  assign _T_6318 = $signed(_T_6316) + $signed(_GEN_6); // @[TensorGemm.scala 131:41:@18108.4]
  assign add_6 = $signed(_T_6318); // @[TensorGemm.scala 131:41:@18109.4]
  assign _T_6321 = $unsigned(add_6); // @[TensorGemm.scala 132:59:@18111.4]
  assign _T_6360 = $signed(acc_7_io_deq_bits); // @[TensorGemm.scala 131:34:@18187.4]
  assign _GEN_7 = {{11{dot_7_io_y[20]}},dot_7_io_y}; // @[TensorGemm.scala 131:41:@18188.4]
  assign _T_6361 = $signed(_T_6360) + $signed(_GEN_7); // @[TensorGemm.scala 131:41:@18188.4]
  assign _T_6362 = $signed(_T_6360) + $signed(_GEN_7); // @[TensorGemm.scala 131:41:@18189.4]
  assign add_7 = $signed(_T_6362); // @[TensorGemm.scala 131:41:@18190.4]
  assign _T_6365 = $unsigned(add_7); // @[TensorGemm.scala 132:59:@18192.4]
  assign _T_6404 = $signed(acc_8_io_deq_bits); // @[TensorGemm.scala 131:34:@18268.4]
  assign _GEN_8 = {{11{dot_8_io_y[20]}},dot_8_io_y}; // @[TensorGemm.scala 131:41:@18269.4]
  assign _T_6405 = $signed(_T_6404) + $signed(_GEN_8); // @[TensorGemm.scala 131:41:@18269.4]
  assign _T_6406 = $signed(_T_6404) + $signed(_GEN_8); // @[TensorGemm.scala 131:41:@18270.4]
  assign add_8 = $signed(_T_6406); // @[TensorGemm.scala 131:41:@18271.4]
  assign _T_6409 = $unsigned(add_8); // @[TensorGemm.scala 132:59:@18273.4]
  assign _T_6448 = $signed(acc_9_io_deq_bits); // @[TensorGemm.scala 131:34:@18349.4]
  assign _GEN_9 = {{11{dot_9_io_y[20]}},dot_9_io_y}; // @[TensorGemm.scala 131:41:@18350.4]
  assign _T_6449 = $signed(_T_6448) + $signed(_GEN_9); // @[TensorGemm.scala 131:41:@18350.4]
  assign _T_6450 = $signed(_T_6448) + $signed(_GEN_9); // @[TensorGemm.scala 131:41:@18351.4]
  assign add_9 = $signed(_T_6450); // @[TensorGemm.scala 131:41:@18352.4]
  assign _T_6453 = $unsigned(add_9); // @[TensorGemm.scala 132:59:@18354.4]
  assign _T_6492 = $signed(acc_10_io_deq_bits); // @[TensorGemm.scala 131:34:@18430.4]
  assign _GEN_10 = {{11{dot_10_io_y[20]}},dot_10_io_y}; // @[TensorGemm.scala 131:41:@18431.4]
  assign _T_6493 = $signed(_T_6492) + $signed(_GEN_10); // @[TensorGemm.scala 131:41:@18431.4]
  assign _T_6494 = $signed(_T_6492) + $signed(_GEN_10); // @[TensorGemm.scala 131:41:@18432.4]
  assign add_10 = $signed(_T_6494); // @[TensorGemm.scala 131:41:@18433.4]
  assign _T_6497 = $unsigned(add_10); // @[TensorGemm.scala 132:59:@18435.4]
  assign _T_6536 = $signed(acc_11_io_deq_bits); // @[TensorGemm.scala 131:34:@18511.4]
  assign _GEN_11 = {{11{dot_11_io_y[20]}},dot_11_io_y}; // @[TensorGemm.scala 131:41:@18512.4]
  assign _T_6537 = $signed(_T_6536) + $signed(_GEN_11); // @[TensorGemm.scala 131:41:@18512.4]
  assign _T_6538 = $signed(_T_6536) + $signed(_GEN_11); // @[TensorGemm.scala 131:41:@18513.4]
  assign add_11 = $signed(_T_6538); // @[TensorGemm.scala 131:41:@18514.4]
  assign _T_6541 = $unsigned(add_11); // @[TensorGemm.scala 132:59:@18516.4]
  assign _T_6580 = $signed(acc_12_io_deq_bits); // @[TensorGemm.scala 131:34:@18592.4]
  assign _GEN_12 = {{11{dot_12_io_y[20]}},dot_12_io_y}; // @[TensorGemm.scala 131:41:@18593.4]
  assign _T_6581 = $signed(_T_6580) + $signed(_GEN_12); // @[TensorGemm.scala 131:41:@18593.4]
  assign _T_6582 = $signed(_T_6580) + $signed(_GEN_12); // @[TensorGemm.scala 131:41:@18594.4]
  assign add_12 = $signed(_T_6582); // @[TensorGemm.scala 131:41:@18595.4]
  assign _T_6585 = $unsigned(add_12); // @[TensorGemm.scala 132:59:@18597.4]
  assign _T_6624 = $signed(acc_13_io_deq_bits); // @[TensorGemm.scala 131:34:@18673.4]
  assign _GEN_13 = {{11{dot_13_io_y[20]}},dot_13_io_y}; // @[TensorGemm.scala 131:41:@18674.4]
  assign _T_6625 = $signed(_T_6624) + $signed(_GEN_13); // @[TensorGemm.scala 131:41:@18674.4]
  assign _T_6626 = $signed(_T_6624) + $signed(_GEN_13); // @[TensorGemm.scala 131:41:@18675.4]
  assign add_13 = $signed(_T_6626); // @[TensorGemm.scala 131:41:@18676.4]
  assign _T_6629 = $unsigned(add_13); // @[TensorGemm.scala 132:59:@18678.4]
  assign _T_6668 = $signed(acc_14_io_deq_bits); // @[TensorGemm.scala 131:34:@18754.4]
  assign _GEN_14 = {{11{dot_14_io_y[20]}},dot_14_io_y}; // @[TensorGemm.scala 131:41:@18755.4]
  assign _T_6669 = $signed(_T_6668) + $signed(_GEN_14); // @[TensorGemm.scala 131:41:@18755.4]
  assign _T_6670 = $signed(_T_6668) + $signed(_GEN_14); // @[TensorGemm.scala 131:41:@18756.4]
  assign add_14 = $signed(_T_6670); // @[TensorGemm.scala 131:41:@18757.4]
  assign _T_6673 = $unsigned(add_14); // @[TensorGemm.scala 132:59:@18759.4]
  assign _T_6712 = $signed(acc_15_io_deq_bits); // @[TensorGemm.scala 131:34:@18835.4]
  assign _GEN_15 = {{11{dot_15_io_y[20]}},dot_15_io_y}; // @[TensorGemm.scala 131:41:@18836.4]
  assign _T_6713 = $signed(_T_6712) + $signed(_GEN_15); // @[TensorGemm.scala 131:41:@18836.4]
  assign _T_6714 = $signed(_T_6712) + $signed(_GEN_15); // @[TensorGemm.scala 131:41:@18837.4]
  assign add_15 = $signed(_T_6714); // @[TensorGemm.scala 131:41:@18838.4]
  assign _T_6717 = $unsigned(add_15); // @[TensorGemm.scala 132:59:@18840.4]
  assign vld_1 = acc_1_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17711.4]
  assign vld_0 = acc_0_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17630.4]
  assign vld_3 = acc_3_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17873.4]
  assign vld_2 = acc_2_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17792.4]
  assign vld_5 = acc_5_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18035.4]
  assign vld_4 = acc_4_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@17954.4]
  assign vld_7 = acc_7_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18197.4]
  assign vld_6 = acc_6_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18116.4]
  assign _T_6726 = {vld_7,vld_6,vld_5,vld_4,vld_3,vld_2,vld_1,vld_0}; // @[TensorGemm.scala 136:30:@18852.4]
  assign vld_9 = acc_9_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18359.4]
  assign vld_8 = acc_8_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18278.4]
  assign vld_11 = acc_11_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18521.4]
  assign vld_10 = acc_10_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18440.4]
  assign vld_13 = acc_13_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18683.4]
  assign vld_12 = acc_12_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18602.4]
  assign vld_15 = acc_15_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18845.4]
  assign vld_14 = acc_14_io_deq_valid; // @[TensorGemm.scala 122:17:@17549.4 TensorGemm.scala 134:12:@18764.4]
  assign _T_6734 = {vld_15,vld_14,vld_13,vld_12,vld_11,vld_10,vld_9,vld_8,_T_6726}; // @[TensorGemm.scala 136:30:@18860.4]
  assign _T_6735 = ~ _T_6734; // @[TensorGemm.scala 136:37:@18861.4]
  assign _T_6737 = _T_6735 == 16'h0; // @[TensorGemm.scala 136:37:@18862.4]
  assign io_acc_o_data_valid = _T_6737 | io_reset; // @[TensorGemm.scala 136:23:@18864.4]
  assign io_acc_o_data_bits_0_0 = io_reset ? 32'h0 : _T_6057; // @[TensorGemm.scala 132:30:@17627.4]
  assign io_acc_o_data_bits_0_1 = io_reset ? 32'h0 : _T_6101; // @[TensorGemm.scala 132:30:@17708.4]
  assign io_acc_o_data_bits_0_2 = io_reset ? 32'h0 : _T_6145; // @[TensorGemm.scala 132:30:@17789.4]
  assign io_acc_o_data_bits_0_3 = io_reset ? 32'h0 : _T_6189; // @[TensorGemm.scala 132:30:@17870.4]
  assign io_acc_o_data_bits_0_4 = io_reset ? 32'h0 : _T_6233; // @[TensorGemm.scala 132:30:@17951.4]
  assign io_acc_o_data_bits_0_5 = io_reset ? 32'h0 : _T_6277; // @[TensorGemm.scala 132:30:@18032.4]
  assign io_acc_o_data_bits_0_6 = io_reset ? 32'h0 : _T_6321; // @[TensorGemm.scala 132:30:@18113.4]
  assign io_acc_o_data_bits_0_7 = io_reset ? 32'h0 : _T_6365; // @[TensorGemm.scala 132:30:@18194.4]
  assign io_acc_o_data_bits_0_8 = io_reset ? 32'h0 : _T_6409; // @[TensorGemm.scala 132:30:@18275.4]
  assign io_acc_o_data_bits_0_9 = io_reset ? 32'h0 : _T_6453; // @[TensorGemm.scala 132:30:@18356.4]
  assign io_acc_o_data_bits_0_10 = io_reset ? 32'h0 : _T_6497; // @[TensorGemm.scala 132:30:@18437.4]
  assign io_acc_o_data_bits_0_11 = io_reset ? 32'h0 : _T_6541; // @[TensorGemm.scala 132:30:@18518.4]
  assign io_acc_o_data_bits_0_12 = io_reset ? 32'h0 : _T_6585; // @[TensorGemm.scala 132:30:@18599.4]
  assign io_acc_o_data_bits_0_13 = io_reset ? 32'h0 : _T_6629; // @[TensorGemm.scala 132:30:@18680.4]
  assign io_acc_o_data_bits_0_14 = io_reset ? 32'h0 : _T_6673; // @[TensorGemm.scala 132:30:@18761.4]
  assign io_acc_o_data_bits_0_15 = io_reset ? 32'h0 : _T_6717; // @[TensorGemm.scala 132:30:@18842.4]
  assign io_out_data_valid = _T_6735 == 16'h0; // @[TensorGemm.scala 137:21:@18882.4]
  assign io_out_data_bits_0_0 = _T_6057[7:0]; // @[TensorGemm.scala 133:28:@17629.4]
  assign io_out_data_bits_0_1 = _T_6101[7:0]; // @[TensorGemm.scala 133:28:@17710.4]
  assign io_out_data_bits_0_2 = _T_6145[7:0]; // @[TensorGemm.scala 133:28:@17791.4]
  assign io_out_data_bits_0_3 = _T_6189[7:0]; // @[TensorGemm.scala 133:28:@17872.4]
  assign io_out_data_bits_0_4 = _T_6233[7:0]; // @[TensorGemm.scala 133:28:@17953.4]
  assign io_out_data_bits_0_5 = _T_6277[7:0]; // @[TensorGemm.scala 133:28:@18034.4]
  assign io_out_data_bits_0_6 = _T_6321[7:0]; // @[TensorGemm.scala 133:28:@18115.4]
  assign io_out_data_bits_0_7 = _T_6365[7:0]; // @[TensorGemm.scala 133:28:@18196.4]
  assign io_out_data_bits_0_8 = _T_6409[7:0]; // @[TensorGemm.scala 133:28:@18277.4]
  assign io_out_data_bits_0_9 = _T_6453[7:0]; // @[TensorGemm.scala 133:28:@18358.4]
  assign io_out_data_bits_0_10 = _T_6497[7:0]; // @[TensorGemm.scala 133:28:@18439.4]
  assign io_out_data_bits_0_11 = _T_6541[7:0]; // @[TensorGemm.scala 133:28:@18520.4]
  assign io_out_data_bits_0_12 = _T_6585[7:0]; // @[TensorGemm.scala 133:28:@18601.4]
  assign io_out_data_bits_0_13 = _T_6629[7:0]; // @[TensorGemm.scala 133:28:@18682.4]
  assign io_out_data_bits_0_14 = _T_6673[7:0]; // @[TensorGemm.scala 133:28:@18763.4]
  assign io_out_data_bits_0_15 = _T_6717[7:0]; // @[TensorGemm.scala 133:28:@18844.4]
  assign dot_0_clock = clock; // @[:@17438.4]
  assign dot_0_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17557.4]
  assign dot_0_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17561.4]
  assign dot_0_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17565.4]
  assign dot_0_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17569.4]
  assign dot_0_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17573.4]
  assign dot_0_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17577.4]
  assign dot_0_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17581.4]
  assign dot_0_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17585.4]
  assign dot_0_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17589.4]
  assign dot_0_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17593.4]
  assign dot_0_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@17597.4]
  assign dot_0_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@17601.4]
  assign dot_0_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@17605.4]
  assign dot_0_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@17609.4]
  assign dot_0_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@17613.4]
  assign dot_0_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@17617.4]
  assign dot_0_io_b_0 = $signed(io_wgt_data_bits_0_0); // @[TensorGemm.scala 129:22:@17559.4]
  assign dot_0_io_b_1 = $signed(io_wgt_data_bits_0_1); // @[TensorGemm.scala 129:22:@17563.4]
  assign dot_0_io_b_2 = $signed(io_wgt_data_bits_0_2); // @[TensorGemm.scala 129:22:@17567.4]
  assign dot_0_io_b_3 = $signed(io_wgt_data_bits_0_3); // @[TensorGemm.scala 129:22:@17571.4]
  assign dot_0_io_b_4 = $signed(io_wgt_data_bits_0_4); // @[TensorGemm.scala 129:22:@17575.4]
  assign dot_0_io_b_5 = $signed(io_wgt_data_bits_0_5); // @[TensorGemm.scala 129:22:@17579.4]
  assign dot_0_io_b_6 = $signed(io_wgt_data_bits_0_6); // @[TensorGemm.scala 129:22:@17583.4]
  assign dot_0_io_b_7 = $signed(io_wgt_data_bits_0_7); // @[TensorGemm.scala 129:22:@17587.4]
  assign dot_0_io_b_8 = $signed(io_wgt_data_bits_0_8); // @[TensorGemm.scala 129:22:@17591.4]
  assign dot_0_io_b_9 = $signed(io_wgt_data_bits_0_9); // @[TensorGemm.scala 129:22:@17595.4]
  assign dot_0_io_b_10 = $signed(io_wgt_data_bits_0_10); // @[TensorGemm.scala 129:22:@17599.4]
  assign dot_0_io_b_11 = $signed(io_wgt_data_bits_0_11); // @[TensorGemm.scala 129:22:@17603.4]
  assign dot_0_io_b_12 = $signed(io_wgt_data_bits_0_12); // @[TensorGemm.scala 129:22:@17607.4]
  assign dot_0_io_b_13 = $signed(io_wgt_data_bits_0_13); // @[TensorGemm.scala 129:22:@17611.4]
  assign dot_0_io_b_14 = $signed(io_wgt_data_bits_0_14); // @[TensorGemm.scala 129:22:@17615.4]
  assign dot_0_io_b_15 = $signed(io_wgt_data_bits_0_15); // @[TensorGemm.scala 129:22:@17619.4]
  assign dot_1_clock = clock; // @[:@17441.4]
  assign dot_1_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17638.4]
  assign dot_1_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17642.4]
  assign dot_1_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17646.4]
  assign dot_1_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17650.4]
  assign dot_1_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17654.4]
  assign dot_1_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17658.4]
  assign dot_1_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17662.4]
  assign dot_1_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17666.4]
  assign dot_1_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17670.4]
  assign dot_1_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17674.4]
  assign dot_1_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@17678.4]
  assign dot_1_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@17682.4]
  assign dot_1_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@17686.4]
  assign dot_1_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@17690.4]
  assign dot_1_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@17694.4]
  assign dot_1_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@17698.4]
  assign dot_1_io_b_0 = $signed(io_wgt_data_bits_1_0); // @[TensorGemm.scala 129:22:@17640.4]
  assign dot_1_io_b_1 = $signed(io_wgt_data_bits_1_1); // @[TensorGemm.scala 129:22:@17644.4]
  assign dot_1_io_b_2 = $signed(io_wgt_data_bits_1_2); // @[TensorGemm.scala 129:22:@17648.4]
  assign dot_1_io_b_3 = $signed(io_wgt_data_bits_1_3); // @[TensorGemm.scala 129:22:@17652.4]
  assign dot_1_io_b_4 = $signed(io_wgt_data_bits_1_4); // @[TensorGemm.scala 129:22:@17656.4]
  assign dot_1_io_b_5 = $signed(io_wgt_data_bits_1_5); // @[TensorGemm.scala 129:22:@17660.4]
  assign dot_1_io_b_6 = $signed(io_wgt_data_bits_1_6); // @[TensorGemm.scala 129:22:@17664.4]
  assign dot_1_io_b_7 = $signed(io_wgt_data_bits_1_7); // @[TensorGemm.scala 129:22:@17668.4]
  assign dot_1_io_b_8 = $signed(io_wgt_data_bits_1_8); // @[TensorGemm.scala 129:22:@17672.4]
  assign dot_1_io_b_9 = $signed(io_wgt_data_bits_1_9); // @[TensorGemm.scala 129:22:@17676.4]
  assign dot_1_io_b_10 = $signed(io_wgt_data_bits_1_10); // @[TensorGemm.scala 129:22:@17680.4]
  assign dot_1_io_b_11 = $signed(io_wgt_data_bits_1_11); // @[TensorGemm.scala 129:22:@17684.4]
  assign dot_1_io_b_12 = $signed(io_wgt_data_bits_1_12); // @[TensorGemm.scala 129:22:@17688.4]
  assign dot_1_io_b_13 = $signed(io_wgt_data_bits_1_13); // @[TensorGemm.scala 129:22:@17692.4]
  assign dot_1_io_b_14 = $signed(io_wgt_data_bits_1_14); // @[TensorGemm.scala 129:22:@17696.4]
  assign dot_1_io_b_15 = $signed(io_wgt_data_bits_1_15); // @[TensorGemm.scala 129:22:@17700.4]
  assign dot_2_clock = clock; // @[:@17444.4]
  assign dot_2_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17719.4]
  assign dot_2_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17723.4]
  assign dot_2_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17727.4]
  assign dot_2_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17731.4]
  assign dot_2_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17735.4]
  assign dot_2_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17739.4]
  assign dot_2_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17743.4]
  assign dot_2_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17747.4]
  assign dot_2_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17751.4]
  assign dot_2_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17755.4]
  assign dot_2_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@17759.4]
  assign dot_2_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@17763.4]
  assign dot_2_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@17767.4]
  assign dot_2_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@17771.4]
  assign dot_2_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@17775.4]
  assign dot_2_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@17779.4]
  assign dot_2_io_b_0 = $signed(io_wgt_data_bits_2_0); // @[TensorGemm.scala 129:22:@17721.4]
  assign dot_2_io_b_1 = $signed(io_wgt_data_bits_2_1); // @[TensorGemm.scala 129:22:@17725.4]
  assign dot_2_io_b_2 = $signed(io_wgt_data_bits_2_2); // @[TensorGemm.scala 129:22:@17729.4]
  assign dot_2_io_b_3 = $signed(io_wgt_data_bits_2_3); // @[TensorGemm.scala 129:22:@17733.4]
  assign dot_2_io_b_4 = $signed(io_wgt_data_bits_2_4); // @[TensorGemm.scala 129:22:@17737.4]
  assign dot_2_io_b_5 = $signed(io_wgt_data_bits_2_5); // @[TensorGemm.scala 129:22:@17741.4]
  assign dot_2_io_b_6 = $signed(io_wgt_data_bits_2_6); // @[TensorGemm.scala 129:22:@17745.4]
  assign dot_2_io_b_7 = $signed(io_wgt_data_bits_2_7); // @[TensorGemm.scala 129:22:@17749.4]
  assign dot_2_io_b_8 = $signed(io_wgt_data_bits_2_8); // @[TensorGemm.scala 129:22:@17753.4]
  assign dot_2_io_b_9 = $signed(io_wgt_data_bits_2_9); // @[TensorGemm.scala 129:22:@17757.4]
  assign dot_2_io_b_10 = $signed(io_wgt_data_bits_2_10); // @[TensorGemm.scala 129:22:@17761.4]
  assign dot_2_io_b_11 = $signed(io_wgt_data_bits_2_11); // @[TensorGemm.scala 129:22:@17765.4]
  assign dot_2_io_b_12 = $signed(io_wgt_data_bits_2_12); // @[TensorGemm.scala 129:22:@17769.4]
  assign dot_2_io_b_13 = $signed(io_wgt_data_bits_2_13); // @[TensorGemm.scala 129:22:@17773.4]
  assign dot_2_io_b_14 = $signed(io_wgt_data_bits_2_14); // @[TensorGemm.scala 129:22:@17777.4]
  assign dot_2_io_b_15 = $signed(io_wgt_data_bits_2_15); // @[TensorGemm.scala 129:22:@17781.4]
  assign dot_3_clock = clock; // @[:@17447.4]
  assign dot_3_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17800.4]
  assign dot_3_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17804.4]
  assign dot_3_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17808.4]
  assign dot_3_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17812.4]
  assign dot_3_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17816.4]
  assign dot_3_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17820.4]
  assign dot_3_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17824.4]
  assign dot_3_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17828.4]
  assign dot_3_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17832.4]
  assign dot_3_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17836.4]
  assign dot_3_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@17840.4]
  assign dot_3_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@17844.4]
  assign dot_3_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@17848.4]
  assign dot_3_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@17852.4]
  assign dot_3_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@17856.4]
  assign dot_3_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@17860.4]
  assign dot_3_io_b_0 = $signed(io_wgt_data_bits_3_0); // @[TensorGemm.scala 129:22:@17802.4]
  assign dot_3_io_b_1 = $signed(io_wgt_data_bits_3_1); // @[TensorGemm.scala 129:22:@17806.4]
  assign dot_3_io_b_2 = $signed(io_wgt_data_bits_3_2); // @[TensorGemm.scala 129:22:@17810.4]
  assign dot_3_io_b_3 = $signed(io_wgt_data_bits_3_3); // @[TensorGemm.scala 129:22:@17814.4]
  assign dot_3_io_b_4 = $signed(io_wgt_data_bits_3_4); // @[TensorGemm.scala 129:22:@17818.4]
  assign dot_3_io_b_5 = $signed(io_wgt_data_bits_3_5); // @[TensorGemm.scala 129:22:@17822.4]
  assign dot_3_io_b_6 = $signed(io_wgt_data_bits_3_6); // @[TensorGemm.scala 129:22:@17826.4]
  assign dot_3_io_b_7 = $signed(io_wgt_data_bits_3_7); // @[TensorGemm.scala 129:22:@17830.4]
  assign dot_3_io_b_8 = $signed(io_wgt_data_bits_3_8); // @[TensorGemm.scala 129:22:@17834.4]
  assign dot_3_io_b_9 = $signed(io_wgt_data_bits_3_9); // @[TensorGemm.scala 129:22:@17838.4]
  assign dot_3_io_b_10 = $signed(io_wgt_data_bits_3_10); // @[TensorGemm.scala 129:22:@17842.4]
  assign dot_3_io_b_11 = $signed(io_wgt_data_bits_3_11); // @[TensorGemm.scala 129:22:@17846.4]
  assign dot_3_io_b_12 = $signed(io_wgt_data_bits_3_12); // @[TensorGemm.scala 129:22:@17850.4]
  assign dot_3_io_b_13 = $signed(io_wgt_data_bits_3_13); // @[TensorGemm.scala 129:22:@17854.4]
  assign dot_3_io_b_14 = $signed(io_wgt_data_bits_3_14); // @[TensorGemm.scala 129:22:@17858.4]
  assign dot_3_io_b_15 = $signed(io_wgt_data_bits_3_15); // @[TensorGemm.scala 129:22:@17862.4]
  assign dot_4_clock = clock; // @[:@17450.4]
  assign dot_4_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17881.4]
  assign dot_4_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17885.4]
  assign dot_4_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17889.4]
  assign dot_4_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17893.4]
  assign dot_4_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17897.4]
  assign dot_4_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17901.4]
  assign dot_4_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17905.4]
  assign dot_4_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17909.4]
  assign dot_4_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17913.4]
  assign dot_4_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17917.4]
  assign dot_4_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@17921.4]
  assign dot_4_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@17925.4]
  assign dot_4_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@17929.4]
  assign dot_4_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@17933.4]
  assign dot_4_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@17937.4]
  assign dot_4_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@17941.4]
  assign dot_4_io_b_0 = $signed(io_wgt_data_bits_4_0); // @[TensorGemm.scala 129:22:@17883.4]
  assign dot_4_io_b_1 = $signed(io_wgt_data_bits_4_1); // @[TensorGemm.scala 129:22:@17887.4]
  assign dot_4_io_b_2 = $signed(io_wgt_data_bits_4_2); // @[TensorGemm.scala 129:22:@17891.4]
  assign dot_4_io_b_3 = $signed(io_wgt_data_bits_4_3); // @[TensorGemm.scala 129:22:@17895.4]
  assign dot_4_io_b_4 = $signed(io_wgt_data_bits_4_4); // @[TensorGemm.scala 129:22:@17899.4]
  assign dot_4_io_b_5 = $signed(io_wgt_data_bits_4_5); // @[TensorGemm.scala 129:22:@17903.4]
  assign dot_4_io_b_6 = $signed(io_wgt_data_bits_4_6); // @[TensorGemm.scala 129:22:@17907.4]
  assign dot_4_io_b_7 = $signed(io_wgt_data_bits_4_7); // @[TensorGemm.scala 129:22:@17911.4]
  assign dot_4_io_b_8 = $signed(io_wgt_data_bits_4_8); // @[TensorGemm.scala 129:22:@17915.4]
  assign dot_4_io_b_9 = $signed(io_wgt_data_bits_4_9); // @[TensorGemm.scala 129:22:@17919.4]
  assign dot_4_io_b_10 = $signed(io_wgt_data_bits_4_10); // @[TensorGemm.scala 129:22:@17923.4]
  assign dot_4_io_b_11 = $signed(io_wgt_data_bits_4_11); // @[TensorGemm.scala 129:22:@17927.4]
  assign dot_4_io_b_12 = $signed(io_wgt_data_bits_4_12); // @[TensorGemm.scala 129:22:@17931.4]
  assign dot_4_io_b_13 = $signed(io_wgt_data_bits_4_13); // @[TensorGemm.scala 129:22:@17935.4]
  assign dot_4_io_b_14 = $signed(io_wgt_data_bits_4_14); // @[TensorGemm.scala 129:22:@17939.4]
  assign dot_4_io_b_15 = $signed(io_wgt_data_bits_4_15); // @[TensorGemm.scala 129:22:@17943.4]
  assign dot_5_clock = clock; // @[:@17453.4]
  assign dot_5_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@17962.4]
  assign dot_5_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@17966.4]
  assign dot_5_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@17970.4]
  assign dot_5_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@17974.4]
  assign dot_5_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@17978.4]
  assign dot_5_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@17982.4]
  assign dot_5_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@17986.4]
  assign dot_5_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@17990.4]
  assign dot_5_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@17994.4]
  assign dot_5_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@17998.4]
  assign dot_5_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18002.4]
  assign dot_5_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18006.4]
  assign dot_5_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18010.4]
  assign dot_5_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18014.4]
  assign dot_5_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18018.4]
  assign dot_5_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18022.4]
  assign dot_5_io_b_0 = $signed(io_wgt_data_bits_5_0); // @[TensorGemm.scala 129:22:@17964.4]
  assign dot_5_io_b_1 = $signed(io_wgt_data_bits_5_1); // @[TensorGemm.scala 129:22:@17968.4]
  assign dot_5_io_b_2 = $signed(io_wgt_data_bits_5_2); // @[TensorGemm.scala 129:22:@17972.4]
  assign dot_5_io_b_3 = $signed(io_wgt_data_bits_5_3); // @[TensorGemm.scala 129:22:@17976.4]
  assign dot_5_io_b_4 = $signed(io_wgt_data_bits_5_4); // @[TensorGemm.scala 129:22:@17980.4]
  assign dot_5_io_b_5 = $signed(io_wgt_data_bits_5_5); // @[TensorGemm.scala 129:22:@17984.4]
  assign dot_5_io_b_6 = $signed(io_wgt_data_bits_5_6); // @[TensorGemm.scala 129:22:@17988.4]
  assign dot_5_io_b_7 = $signed(io_wgt_data_bits_5_7); // @[TensorGemm.scala 129:22:@17992.4]
  assign dot_5_io_b_8 = $signed(io_wgt_data_bits_5_8); // @[TensorGemm.scala 129:22:@17996.4]
  assign dot_5_io_b_9 = $signed(io_wgt_data_bits_5_9); // @[TensorGemm.scala 129:22:@18000.4]
  assign dot_5_io_b_10 = $signed(io_wgt_data_bits_5_10); // @[TensorGemm.scala 129:22:@18004.4]
  assign dot_5_io_b_11 = $signed(io_wgt_data_bits_5_11); // @[TensorGemm.scala 129:22:@18008.4]
  assign dot_5_io_b_12 = $signed(io_wgt_data_bits_5_12); // @[TensorGemm.scala 129:22:@18012.4]
  assign dot_5_io_b_13 = $signed(io_wgt_data_bits_5_13); // @[TensorGemm.scala 129:22:@18016.4]
  assign dot_5_io_b_14 = $signed(io_wgt_data_bits_5_14); // @[TensorGemm.scala 129:22:@18020.4]
  assign dot_5_io_b_15 = $signed(io_wgt_data_bits_5_15); // @[TensorGemm.scala 129:22:@18024.4]
  assign dot_6_clock = clock; // @[:@17456.4]
  assign dot_6_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18043.4]
  assign dot_6_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18047.4]
  assign dot_6_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18051.4]
  assign dot_6_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18055.4]
  assign dot_6_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18059.4]
  assign dot_6_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18063.4]
  assign dot_6_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18067.4]
  assign dot_6_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18071.4]
  assign dot_6_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18075.4]
  assign dot_6_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18079.4]
  assign dot_6_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18083.4]
  assign dot_6_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18087.4]
  assign dot_6_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18091.4]
  assign dot_6_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18095.4]
  assign dot_6_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18099.4]
  assign dot_6_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18103.4]
  assign dot_6_io_b_0 = $signed(io_wgt_data_bits_6_0); // @[TensorGemm.scala 129:22:@18045.4]
  assign dot_6_io_b_1 = $signed(io_wgt_data_bits_6_1); // @[TensorGemm.scala 129:22:@18049.4]
  assign dot_6_io_b_2 = $signed(io_wgt_data_bits_6_2); // @[TensorGemm.scala 129:22:@18053.4]
  assign dot_6_io_b_3 = $signed(io_wgt_data_bits_6_3); // @[TensorGemm.scala 129:22:@18057.4]
  assign dot_6_io_b_4 = $signed(io_wgt_data_bits_6_4); // @[TensorGemm.scala 129:22:@18061.4]
  assign dot_6_io_b_5 = $signed(io_wgt_data_bits_6_5); // @[TensorGemm.scala 129:22:@18065.4]
  assign dot_6_io_b_6 = $signed(io_wgt_data_bits_6_6); // @[TensorGemm.scala 129:22:@18069.4]
  assign dot_6_io_b_7 = $signed(io_wgt_data_bits_6_7); // @[TensorGemm.scala 129:22:@18073.4]
  assign dot_6_io_b_8 = $signed(io_wgt_data_bits_6_8); // @[TensorGemm.scala 129:22:@18077.4]
  assign dot_6_io_b_9 = $signed(io_wgt_data_bits_6_9); // @[TensorGemm.scala 129:22:@18081.4]
  assign dot_6_io_b_10 = $signed(io_wgt_data_bits_6_10); // @[TensorGemm.scala 129:22:@18085.4]
  assign dot_6_io_b_11 = $signed(io_wgt_data_bits_6_11); // @[TensorGemm.scala 129:22:@18089.4]
  assign dot_6_io_b_12 = $signed(io_wgt_data_bits_6_12); // @[TensorGemm.scala 129:22:@18093.4]
  assign dot_6_io_b_13 = $signed(io_wgt_data_bits_6_13); // @[TensorGemm.scala 129:22:@18097.4]
  assign dot_6_io_b_14 = $signed(io_wgt_data_bits_6_14); // @[TensorGemm.scala 129:22:@18101.4]
  assign dot_6_io_b_15 = $signed(io_wgt_data_bits_6_15); // @[TensorGemm.scala 129:22:@18105.4]
  assign dot_7_clock = clock; // @[:@17459.4]
  assign dot_7_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18124.4]
  assign dot_7_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18128.4]
  assign dot_7_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18132.4]
  assign dot_7_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18136.4]
  assign dot_7_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18140.4]
  assign dot_7_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18144.4]
  assign dot_7_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18148.4]
  assign dot_7_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18152.4]
  assign dot_7_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18156.4]
  assign dot_7_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18160.4]
  assign dot_7_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18164.4]
  assign dot_7_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18168.4]
  assign dot_7_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18172.4]
  assign dot_7_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18176.4]
  assign dot_7_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18180.4]
  assign dot_7_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18184.4]
  assign dot_7_io_b_0 = $signed(io_wgt_data_bits_7_0); // @[TensorGemm.scala 129:22:@18126.4]
  assign dot_7_io_b_1 = $signed(io_wgt_data_bits_7_1); // @[TensorGemm.scala 129:22:@18130.4]
  assign dot_7_io_b_2 = $signed(io_wgt_data_bits_7_2); // @[TensorGemm.scala 129:22:@18134.4]
  assign dot_7_io_b_3 = $signed(io_wgt_data_bits_7_3); // @[TensorGemm.scala 129:22:@18138.4]
  assign dot_7_io_b_4 = $signed(io_wgt_data_bits_7_4); // @[TensorGemm.scala 129:22:@18142.4]
  assign dot_7_io_b_5 = $signed(io_wgt_data_bits_7_5); // @[TensorGemm.scala 129:22:@18146.4]
  assign dot_7_io_b_6 = $signed(io_wgt_data_bits_7_6); // @[TensorGemm.scala 129:22:@18150.4]
  assign dot_7_io_b_7 = $signed(io_wgt_data_bits_7_7); // @[TensorGemm.scala 129:22:@18154.4]
  assign dot_7_io_b_8 = $signed(io_wgt_data_bits_7_8); // @[TensorGemm.scala 129:22:@18158.4]
  assign dot_7_io_b_9 = $signed(io_wgt_data_bits_7_9); // @[TensorGemm.scala 129:22:@18162.4]
  assign dot_7_io_b_10 = $signed(io_wgt_data_bits_7_10); // @[TensorGemm.scala 129:22:@18166.4]
  assign dot_7_io_b_11 = $signed(io_wgt_data_bits_7_11); // @[TensorGemm.scala 129:22:@18170.4]
  assign dot_7_io_b_12 = $signed(io_wgt_data_bits_7_12); // @[TensorGemm.scala 129:22:@18174.4]
  assign dot_7_io_b_13 = $signed(io_wgt_data_bits_7_13); // @[TensorGemm.scala 129:22:@18178.4]
  assign dot_7_io_b_14 = $signed(io_wgt_data_bits_7_14); // @[TensorGemm.scala 129:22:@18182.4]
  assign dot_7_io_b_15 = $signed(io_wgt_data_bits_7_15); // @[TensorGemm.scala 129:22:@18186.4]
  assign dot_8_clock = clock; // @[:@17462.4]
  assign dot_8_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18205.4]
  assign dot_8_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18209.4]
  assign dot_8_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18213.4]
  assign dot_8_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18217.4]
  assign dot_8_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18221.4]
  assign dot_8_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18225.4]
  assign dot_8_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18229.4]
  assign dot_8_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18233.4]
  assign dot_8_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18237.4]
  assign dot_8_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18241.4]
  assign dot_8_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18245.4]
  assign dot_8_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18249.4]
  assign dot_8_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18253.4]
  assign dot_8_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18257.4]
  assign dot_8_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18261.4]
  assign dot_8_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18265.4]
  assign dot_8_io_b_0 = $signed(io_wgt_data_bits_8_0); // @[TensorGemm.scala 129:22:@18207.4]
  assign dot_8_io_b_1 = $signed(io_wgt_data_bits_8_1); // @[TensorGemm.scala 129:22:@18211.4]
  assign dot_8_io_b_2 = $signed(io_wgt_data_bits_8_2); // @[TensorGemm.scala 129:22:@18215.4]
  assign dot_8_io_b_3 = $signed(io_wgt_data_bits_8_3); // @[TensorGemm.scala 129:22:@18219.4]
  assign dot_8_io_b_4 = $signed(io_wgt_data_bits_8_4); // @[TensorGemm.scala 129:22:@18223.4]
  assign dot_8_io_b_5 = $signed(io_wgt_data_bits_8_5); // @[TensorGemm.scala 129:22:@18227.4]
  assign dot_8_io_b_6 = $signed(io_wgt_data_bits_8_6); // @[TensorGemm.scala 129:22:@18231.4]
  assign dot_8_io_b_7 = $signed(io_wgt_data_bits_8_7); // @[TensorGemm.scala 129:22:@18235.4]
  assign dot_8_io_b_8 = $signed(io_wgt_data_bits_8_8); // @[TensorGemm.scala 129:22:@18239.4]
  assign dot_8_io_b_9 = $signed(io_wgt_data_bits_8_9); // @[TensorGemm.scala 129:22:@18243.4]
  assign dot_8_io_b_10 = $signed(io_wgt_data_bits_8_10); // @[TensorGemm.scala 129:22:@18247.4]
  assign dot_8_io_b_11 = $signed(io_wgt_data_bits_8_11); // @[TensorGemm.scala 129:22:@18251.4]
  assign dot_8_io_b_12 = $signed(io_wgt_data_bits_8_12); // @[TensorGemm.scala 129:22:@18255.4]
  assign dot_8_io_b_13 = $signed(io_wgt_data_bits_8_13); // @[TensorGemm.scala 129:22:@18259.4]
  assign dot_8_io_b_14 = $signed(io_wgt_data_bits_8_14); // @[TensorGemm.scala 129:22:@18263.4]
  assign dot_8_io_b_15 = $signed(io_wgt_data_bits_8_15); // @[TensorGemm.scala 129:22:@18267.4]
  assign dot_9_clock = clock; // @[:@17465.4]
  assign dot_9_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18286.4]
  assign dot_9_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18290.4]
  assign dot_9_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18294.4]
  assign dot_9_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18298.4]
  assign dot_9_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18302.4]
  assign dot_9_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18306.4]
  assign dot_9_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18310.4]
  assign dot_9_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18314.4]
  assign dot_9_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18318.4]
  assign dot_9_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18322.4]
  assign dot_9_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18326.4]
  assign dot_9_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18330.4]
  assign dot_9_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18334.4]
  assign dot_9_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18338.4]
  assign dot_9_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18342.4]
  assign dot_9_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18346.4]
  assign dot_9_io_b_0 = $signed(io_wgt_data_bits_9_0); // @[TensorGemm.scala 129:22:@18288.4]
  assign dot_9_io_b_1 = $signed(io_wgt_data_bits_9_1); // @[TensorGemm.scala 129:22:@18292.4]
  assign dot_9_io_b_2 = $signed(io_wgt_data_bits_9_2); // @[TensorGemm.scala 129:22:@18296.4]
  assign dot_9_io_b_3 = $signed(io_wgt_data_bits_9_3); // @[TensorGemm.scala 129:22:@18300.4]
  assign dot_9_io_b_4 = $signed(io_wgt_data_bits_9_4); // @[TensorGemm.scala 129:22:@18304.4]
  assign dot_9_io_b_5 = $signed(io_wgt_data_bits_9_5); // @[TensorGemm.scala 129:22:@18308.4]
  assign dot_9_io_b_6 = $signed(io_wgt_data_bits_9_6); // @[TensorGemm.scala 129:22:@18312.4]
  assign dot_9_io_b_7 = $signed(io_wgt_data_bits_9_7); // @[TensorGemm.scala 129:22:@18316.4]
  assign dot_9_io_b_8 = $signed(io_wgt_data_bits_9_8); // @[TensorGemm.scala 129:22:@18320.4]
  assign dot_9_io_b_9 = $signed(io_wgt_data_bits_9_9); // @[TensorGemm.scala 129:22:@18324.4]
  assign dot_9_io_b_10 = $signed(io_wgt_data_bits_9_10); // @[TensorGemm.scala 129:22:@18328.4]
  assign dot_9_io_b_11 = $signed(io_wgt_data_bits_9_11); // @[TensorGemm.scala 129:22:@18332.4]
  assign dot_9_io_b_12 = $signed(io_wgt_data_bits_9_12); // @[TensorGemm.scala 129:22:@18336.4]
  assign dot_9_io_b_13 = $signed(io_wgt_data_bits_9_13); // @[TensorGemm.scala 129:22:@18340.4]
  assign dot_9_io_b_14 = $signed(io_wgt_data_bits_9_14); // @[TensorGemm.scala 129:22:@18344.4]
  assign dot_9_io_b_15 = $signed(io_wgt_data_bits_9_15); // @[TensorGemm.scala 129:22:@18348.4]
  assign dot_10_clock = clock; // @[:@17468.4]
  assign dot_10_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18367.4]
  assign dot_10_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18371.4]
  assign dot_10_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18375.4]
  assign dot_10_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18379.4]
  assign dot_10_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18383.4]
  assign dot_10_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18387.4]
  assign dot_10_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18391.4]
  assign dot_10_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18395.4]
  assign dot_10_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18399.4]
  assign dot_10_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18403.4]
  assign dot_10_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18407.4]
  assign dot_10_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18411.4]
  assign dot_10_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18415.4]
  assign dot_10_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18419.4]
  assign dot_10_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18423.4]
  assign dot_10_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18427.4]
  assign dot_10_io_b_0 = $signed(io_wgt_data_bits_10_0); // @[TensorGemm.scala 129:22:@18369.4]
  assign dot_10_io_b_1 = $signed(io_wgt_data_bits_10_1); // @[TensorGemm.scala 129:22:@18373.4]
  assign dot_10_io_b_2 = $signed(io_wgt_data_bits_10_2); // @[TensorGemm.scala 129:22:@18377.4]
  assign dot_10_io_b_3 = $signed(io_wgt_data_bits_10_3); // @[TensorGemm.scala 129:22:@18381.4]
  assign dot_10_io_b_4 = $signed(io_wgt_data_bits_10_4); // @[TensorGemm.scala 129:22:@18385.4]
  assign dot_10_io_b_5 = $signed(io_wgt_data_bits_10_5); // @[TensorGemm.scala 129:22:@18389.4]
  assign dot_10_io_b_6 = $signed(io_wgt_data_bits_10_6); // @[TensorGemm.scala 129:22:@18393.4]
  assign dot_10_io_b_7 = $signed(io_wgt_data_bits_10_7); // @[TensorGemm.scala 129:22:@18397.4]
  assign dot_10_io_b_8 = $signed(io_wgt_data_bits_10_8); // @[TensorGemm.scala 129:22:@18401.4]
  assign dot_10_io_b_9 = $signed(io_wgt_data_bits_10_9); // @[TensorGemm.scala 129:22:@18405.4]
  assign dot_10_io_b_10 = $signed(io_wgt_data_bits_10_10); // @[TensorGemm.scala 129:22:@18409.4]
  assign dot_10_io_b_11 = $signed(io_wgt_data_bits_10_11); // @[TensorGemm.scala 129:22:@18413.4]
  assign dot_10_io_b_12 = $signed(io_wgt_data_bits_10_12); // @[TensorGemm.scala 129:22:@18417.4]
  assign dot_10_io_b_13 = $signed(io_wgt_data_bits_10_13); // @[TensorGemm.scala 129:22:@18421.4]
  assign dot_10_io_b_14 = $signed(io_wgt_data_bits_10_14); // @[TensorGemm.scala 129:22:@18425.4]
  assign dot_10_io_b_15 = $signed(io_wgt_data_bits_10_15); // @[TensorGemm.scala 129:22:@18429.4]
  assign dot_11_clock = clock; // @[:@17471.4]
  assign dot_11_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18448.4]
  assign dot_11_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18452.4]
  assign dot_11_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18456.4]
  assign dot_11_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18460.4]
  assign dot_11_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18464.4]
  assign dot_11_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18468.4]
  assign dot_11_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18472.4]
  assign dot_11_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18476.4]
  assign dot_11_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18480.4]
  assign dot_11_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18484.4]
  assign dot_11_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18488.4]
  assign dot_11_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18492.4]
  assign dot_11_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18496.4]
  assign dot_11_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18500.4]
  assign dot_11_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18504.4]
  assign dot_11_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18508.4]
  assign dot_11_io_b_0 = $signed(io_wgt_data_bits_11_0); // @[TensorGemm.scala 129:22:@18450.4]
  assign dot_11_io_b_1 = $signed(io_wgt_data_bits_11_1); // @[TensorGemm.scala 129:22:@18454.4]
  assign dot_11_io_b_2 = $signed(io_wgt_data_bits_11_2); // @[TensorGemm.scala 129:22:@18458.4]
  assign dot_11_io_b_3 = $signed(io_wgt_data_bits_11_3); // @[TensorGemm.scala 129:22:@18462.4]
  assign dot_11_io_b_4 = $signed(io_wgt_data_bits_11_4); // @[TensorGemm.scala 129:22:@18466.4]
  assign dot_11_io_b_5 = $signed(io_wgt_data_bits_11_5); // @[TensorGemm.scala 129:22:@18470.4]
  assign dot_11_io_b_6 = $signed(io_wgt_data_bits_11_6); // @[TensorGemm.scala 129:22:@18474.4]
  assign dot_11_io_b_7 = $signed(io_wgt_data_bits_11_7); // @[TensorGemm.scala 129:22:@18478.4]
  assign dot_11_io_b_8 = $signed(io_wgt_data_bits_11_8); // @[TensorGemm.scala 129:22:@18482.4]
  assign dot_11_io_b_9 = $signed(io_wgt_data_bits_11_9); // @[TensorGemm.scala 129:22:@18486.4]
  assign dot_11_io_b_10 = $signed(io_wgt_data_bits_11_10); // @[TensorGemm.scala 129:22:@18490.4]
  assign dot_11_io_b_11 = $signed(io_wgt_data_bits_11_11); // @[TensorGemm.scala 129:22:@18494.4]
  assign dot_11_io_b_12 = $signed(io_wgt_data_bits_11_12); // @[TensorGemm.scala 129:22:@18498.4]
  assign dot_11_io_b_13 = $signed(io_wgt_data_bits_11_13); // @[TensorGemm.scala 129:22:@18502.4]
  assign dot_11_io_b_14 = $signed(io_wgt_data_bits_11_14); // @[TensorGemm.scala 129:22:@18506.4]
  assign dot_11_io_b_15 = $signed(io_wgt_data_bits_11_15); // @[TensorGemm.scala 129:22:@18510.4]
  assign dot_12_clock = clock; // @[:@17474.4]
  assign dot_12_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18529.4]
  assign dot_12_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18533.4]
  assign dot_12_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18537.4]
  assign dot_12_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18541.4]
  assign dot_12_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18545.4]
  assign dot_12_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18549.4]
  assign dot_12_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18553.4]
  assign dot_12_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18557.4]
  assign dot_12_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18561.4]
  assign dot_12_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18565.4]
  assign dot_12_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18569.4]
  assign dot_12_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18573.4]
  assign dot_12_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18577.4]
  assign dot_12_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18581.4]
  assign dot_12_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18585.4]
  assign dot_12_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18589.4]
  assign dot_12_io_b_0 = $signed(io_wgt_data_bits_12_0); // @[TensorGemm.scala 129:22:@18531.4]
  assign dot_12_io_b_1 = $signed(io_wgt_data_bits_12_1); // @[TensorGemm.scala 129:22:@18535.4]
  assign dot_12_io_b_2 = $signed(io_wgt_data_bits_12_2); // @[TensorGemm.scala 129:22:@18539.4]
  assign dot_12_io_b_3 = $signed(io_wgt_data_bits_12_3); // @[TensorGemm.scala 129:22:@18543.4]
  assign dot_12_io_b_4 = $signed(io_wgt_data_bits_12_4); // @[TensorGemm.scala 129:22:@18547.4]
  assign dot_12_io_b_5 = $signed(io_wgt_data_bits_12_5); // @[TensorGemm.scala 129:22:@18551.4]
  assign dot_12_io_b_6 = $signed(io_wgt_data_bits_12_6); // @[TensorGemm.scala 129:22:@18555.4]
  assign dot_12_io_b_7 = $signed(io_wgt_data_bits_12_7); // @[TensorGemm.scala 129:22:@18559.4]
  assign dot_12_io_b_8 = $signed(io_wgt_data_bits_12_8); // @[TensorGemm.scala 129:22:@18563.4]
  assign dot_12_io_b_9 = $signed(io_wgt_data_bits_12_9); // @[TensorGemm.scala 129:22:@18567.4]
  assign dot_12_io_b_10 = $signed(io_wgt_data_bits_12_10); // @[TensorGemm.scala 129:22:@18571.4]
  assign dot_12_io_b_11 = $signed(io_wgt_data_bits_12_11); // @[TensorGemm.scala 129:22:@18575.4]
  assign dot_12_io_b_12 = $signed(io_wgt_data_bits_12_12); // @[TensorGemm.scala 129:22:@18579.4]
  assign dot_12_io_b_13 = $signed(io_wgt_data_bits_12_13); // @[TensorGemm.scala 129:22:@18583.4]
  assign dot_12_io_b_14 = $signed(io_wgt_data_bits_12_14); // @[TensorGemm.scala 129:22:@18587.4]
  assign dot_12_io_b_15 = $signed(io_wgt_data_bits_12_15); // @[TensorGemm.scala 129:22:@18591.4]
  assign dot_13_clock = clock; // @[:@17477.4]
  assign dot_13_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18610.4]
  assign dot_13_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18614.4]
  assign dot_13_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18618.4]
  assign dot_13_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18622.4]
  assign dot_13_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18626.4]
  assign dot_13_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18630.4]
  assign dot_13_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18634.4]
  assign dot_13_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18638.4]
  assign dot_13_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18642.4]
  assign dot_13_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18646.4]
  assign dot_13_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18650.4]
  assign dot_13_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18654.4]
  assign dot_13_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18658.4]
  assign dot_13_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18662.4]
  assign dot_13_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18666.4]
  assign dot_13_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18670.4]
  assign dot_13_io_b_0 = $signed(io_wgt_data_bits_13_0); // @[TensorGemm.scala 129:22:@18612.4]
  assign dot_13_io_b_1 = $signed(io_wgt_data_bits_13_1); // @[TensorGemm.scala 129:22:@18616.4]
  assign dot_13_io_b_2 = $signed(io_wgt_data_bits_13_2); // @[TensorGemm.scala 129:22:@18620.4]
  assign dot_13_io_b_3 = $signed(io_wgt_data_bits_13_3); // @[TensorGemm.scala 129:22:@18624.4]
  assign dot_13_io_b_4 = $signed(io_wgt_data_bits_13_4); // @[TensorGemm.scala 129:22:@18628.4]
  assign dot_13_io_b_5 = $signed(io_wgt_data_bits_13_5); // @[TensorGemm.scala 129:22:@18632.4]
  assign dot_13_io_b_6 = $signed(io_wgt_data_bits_13_6); // @[TensorGemm.scala 129:22:@18636.4]
  assign dot_13_io_b_7 = $signed(io_wgt_data_bits_13_7); // @[TensorGemm.scala 129:22:@18640.4]
  assign dot_13_io_b_8 = $signed(io_wgt_data_bits_13_8); // @[TensorGemm.scala 129:22:@18644.4]
  assign dot_13_io_b_9 = $signed(io_wgt_data_bits_13_9); // @[TensorGemm.scala 129:22:@18648.4]
  assign dot_13_io_b_10 = $signed(io_wgt_data_bits_13_10); // @[TensorGemm.scala 129:22:@18652.4]
  assign dot_13_io_b_11 = $signed(io_wgt_data_bits_13_11); // @[TensorGemm.scala 129:22:@18656.4]
  assign dot_13_io_b_12 = $signed(io_wgt_data_bits_13_12); // @[TensorGemm.scala 129:22:@18660.4]
  assign dot_13_io_b_13 = $signed(io_wgt_data_bits_13_13); // @[TensorGemm.scala 129:22:@18664.4]
  assign dot_13_io_b_14 = $signed(io_wgt_data_bits_13_14); // @[TensorGemm.scala 129:22:@18668.4]
  assign dot_13_io_b_15 = $signed(io_wgt_data_bits_13_15); // @[TensorGemm.scala 129:22:@18672.4]
  assign dot_14_clock = clock; // @[:@17480.4]
  assign dot_14_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18691.4]
  assign dot_14_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18695.4]
  assign dot_14_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18699.4]
  assign dot_14_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18703.4]
  assign dot_14_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18707.4]
  assign dot_14_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18711.4]
  assign dot_14_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18715.4]
  assign dot_14_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18719.4]
  assign dot_14_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18723.4]
  assign dot_14_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18727.4]
  assign dot_14_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18731.4]
  assign dot_14_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18735.4]
  assign dot_14_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18739.4]
  assign dot_14_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18743.4]
  assign dot_14_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18747.4]
  assign dot_14_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18751.4]
  assign dot_14_io_b_0 = $signed(io_wgt_data_bits_14_0); // @[TensorGemm.scala 129:22:@18693.4]
  assign dot_14_io_b_1 = $signed(io_wgt_data_bits_14_1); // @[TensorGemm.scala 129:22:@18697.4]
  assign dot_14_io_b_2 = $signed(io_wgt_data_bits_14_2); // @[TensorGemm.scala 129:22:@18701.4]
  assign dot_14_io_b_3 = $signed(io_wgt_data_bits_14_3); // @[TensorGemm.scala 129:22:@18705.4]
  assign dot_14_io_b_4 = $signed(io_wgt_data_bits_14_4); // @[TensorGemm.scala 129:22:@18709.4]
  assign dot_14_io_b_5 = $signed(io_wgt_data_bits_14_5); // @[TensorGemm.scala 129:22:@18713.4]
  assign dot_14_io_b_6 = $signed(io_wgt_data_bits_14_6); // @[TensorGemm.scala 129:22:@18717.4]
  assign dot_14_io_b_7 = $signed(io_wgt_data_bits_14_7); // @[TensorGemm.scala 129:22:@18721.4]
  assign dot_14_io_b_8 = $signed(io_wgt_data_bits_14_8); // @[TensorGemm.scala 129:22:@18725.4]
  assign dot_14_io_b_9 = $signed(io_wgt_data_bits_14_9); // @[TensorGemm.scala 129:22:@18729.4]
  assign dot_14_io_b_10 = $signed(io_wgt_data_bits_14_10); // @[TensorGemm.scala 129:22:@18733.4]
  assign dot_14_io_b_11 = $signed(io_wgt_data_bits_14_11); // @[TensorGemm.scala 129:22:@18737.4]
  assign dot_14_io_b_12 = $signed(io_wgt_data_bits_14_12); // @[TensorGemm.scala 129:22:@18741.4]
  assign dot_14_io_b_13 = $signed(io_wgt_data_bits_14_13); // @[TensorGemm.scala 129:22:@18745.4]
  assign dot_14_io_b_14 = $signed(io_wgt_data_bits_14_14); // @[TensorGemm.scala 129:22:@18749.4]
  assign dot_14_io_b_15 = $signed(io_wgt_data_bits_14_15); // @[TensorGemm.scala 129:22:@18753.4]
  assign dot_15_clock = clock; // @[:@17483.4]
  assign dot_15_io_a_0 = $signed(io_inp_data_bits_0_0); // @[TensorGemm.scala 128:22:@18772.4]
  assign dot_15_io_a_1 = $signed(io_inp_data_bits_0_1); // @[TensorGemm.scala 128:22:@18776.4]
  assign dot_15_io_a_2 = $signed(io_inp_data_bits_0_2); // @[TensorGemm.scala 128:22:@18780.4]
  assign dot_15_io_a_3 = $signed(io_inp_data_bits_0_3); // @[TensorGemm.scala 128:22:@18784.4]
  assign dot_15_io_a_4 = $signed(io_inp_data_bits_0_4); // @[TensorGemm.scala 128:22:@18788.4]
  assign dot_15_io_a_5 = $signed(io_inp_data_bits_0_5); // @[TensorGemm.scala 128:22:@18792.4]
  assign dot_15_io_a_6 = $signed(io_inp_data_bits_0_6); // @[TensorGemm.scala 128:22:@18796.4]
  assign dot_15_io_a_7 = $signed(io_inp_data_bits_0_7); // @[TensorGemm.scala 128:22:@18800.4]
  assign dot_15_io_a_8 = $signed(io_inp_data_bits_0_8); // @[TensorGemm.scala 128:22:@18804.4]
  assign dot_15_io_a_9 = $signed(io_inp_data_bits_0_9); // @[TensorGemm.scala 128:22:@18808.4]
  assign dot_15_io_a_10 = $signed(io_inp_data_bits_0_10); // @[TensorGemm.scala 128:22:@18812.4]
  assign dot_15_io_a_11 = $signed(io_inp_data_bits_0_11); // @[TensorGemm.scala 128:22:@18816.4]
  assign dot_15_io_a_12 = $signed(io_inp_data_bits_0_12); // @[TensorGemm.scala 128:22:@18820.4]
  assign dot_15_io_a_13 = $signed(io_inp_data_bits_0_13); // @[TensorGemm.scala 128:22:@18824.4]
  assign dot_15_io_a_14 = $signed(io_inp_data_bits_0_14); // @[TensorGemm.scala 128:22:@18828.4]
  assign dot_15_io_a_15 = $signed(io_inp_data_bits_0_15); // @[TensorGemm.scala 128:22:@18832.4]
  assign dot_15_io_b_0 = $signed(io_wgt_data_bits_15_0); // @[TensorGemm.scala 129:22:@18774.4]
  assign dot_15_io_b_1 = $signed(io_wgt_data_bits_15_1); // @[TensorGemm.scala 129:22:@18778.4]
  assign dot_15_io_b_2 = $signed(io_wgt_data_bits_15_2); // @[TensorGemm.scala 129:22:@18782.4]
  assign dot_15_io_b_3 = $signed(io_wgt_data_bits_15_3); // @[TensorGemm.scala 129:22:@18786.4]
  assign dot_15_io_b_4 = $signed(io_wgt_data_bits_15_4); // @[TensorGemm.scala 129:22:@18790.4]
  assign dot_15_io_b_5 = $signed(io_wgt_data_bits_15_5); // @[TensorGemm.scala 129:22:@18794.4]
  assign dot_15_io_b_6 = $signed(io_wgt_data_bits_15_6); // @[TensorGemm.scala 129:22:@18798.4]
  assign dot_15_io_b_7 = $signed(io_wgt_data_bits_15_7); // @[TensorGemm.scala 129:22:@18802.4]
  assign dot_15_io_b_8 = $signed(io_wgt_data_bits_15_8); // @[TensorGemm.scala 129:22:@18806.4]
  assign dot_15_io_b_9 = $signed(io_wgt_data_bits_15_9); // @[TensorGemm.scala 129:22:@18810.4]
  assign dot_15_io_b_10 = $signed(io_wgt_data_bits_15_10); // @[TensorGemm.scala 129:22:@18814.4]
  assign dot_15_io_b_11 = $signed(io_wgt_data_bits_15_11); // @[TensorGemm.scala 129:22:@18818.4]
  assign dot_15_io_b_12 = $signed(io_wgt_data_bits_15_12); // @[TensorGemm.scala 129:22:@18822.4]
  assign dot_15_io_b_13 = $signed(io_wgt_data_bits_15_13); // @[TensorGemm.scala 129:22:@18826.4]
  assign dot_15_io_b_14 = $signed(io_wgt_data_bits_15_14); // @[TensorGemm.scala 129:22:@18830.4]
  assign dot_15_io_b_15 = $signed(io_wgt_data_bits_15_15); // @[TensorGemm.scala 129:22:@18834.4]
  assign acc_0_clock = clock; // @[:@17486.4]
  assign acc_0_reset = reset; // @[:@17487.4]
  assign acc_0_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17554.4]
  assign acc_0_io_enq_bits = io_acc_i_data_bits_0_0; // @[TensorGemm.scala 126:24:@17555.4]
  assign acc_1_clock = clock; // @[:@17489.4]
  assign acc_1_reset = reset; // @[:@17490.4]
  assign acc_1_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17635.4]
  assign acc_1_io_enq_bits = io_acc_i_data_bits_0_1; // @[TensorGemm.scala 126:24:@17636.4]
  assign acc_2_clock = clock; // @[:@17492.4]
  assign acc_2_reset = reset; // @[:@17493.4]
  assign acc_2_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17716.4]
  assign acc_2_io_enq_bits = io_acc_i_data_bits_0_2; // @[TensorGemm.scala 126:24:@17717.4]
  assign acc_3_clock = clock; // @[:@17495.4]
  assign acc_3_reset = reset; // @[:@17496.4]
  assign acc_3_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17797.4]
  assign acc_3_io_enq_bits = io_acc_i_data_bits_0_3; // @[TensorGemm.scala 126:24:@17798.4]
  assign acc_4_clock = clock; // @[:@17498.4]
  assign acc_4_reset = reset; // @[:@17499.4]
  assign acc_4_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17878.4]
  assign acc_4_io_enq_bits = io_acc_i_data_bits_0_4; // @[TensorGemm.scala 126:24:@17879.4]
  assign acc_5_clock = clock; // @[:@17501.4]
  assign acc_5_reset = reset; // @[:@17502.4]
  assign acc_5_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@17959.4]
  assign acc_5_io_enq_bits = io_acc_i_data_bits_0_5; // @[TensorGemm.scala 126:24:@17960.4]
  assign acc_6_clock = clock; // @[:@17504.4]
  assign acc_6_reset = reset; // @[:@17505.4]
  assign acc_6_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18040.4]
  assign acc_6_io_enq_bits = io_acc_i_data_bits_0_6; // @[TensorGemm.scala 126:24:@18041.4]
  assign acc_7_clock = clock; // @[:@17507.4]
  assign acc_7_reset = reset; // @[:@17508.4]
  assign acc_7_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18121.4]
  assign acc_7_io_enq_bits = io_acc_i_data_bits_0_7; // @[TensorGemm.scala 126:24:@18122.4]
  assign acc_8_clock = clock; // @[:@17510.4]
  assign acc_8_reset = reset; // @[:@17511.4]
  assign acc_8_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18202.4]
  assign acc_8_io_enq_bits = io_acc_i_data_bits_0_8; // @[TensorGemm.scala 126:24:@18203.4]
  assign acc_9_clock = clock; // @[:@17513.4]
  assign acc_9_reset = reset; // @[:@17514.4]
  assign acc_9_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18283.4]
  assign acc_9_io_enq_bits = io_acc_i_data_bits_0_9; // @[TensorGemm.scala 126:24:@18284.4]
  assign acc_10_clock = clock; // @[:@17516.4]
  assign acc_10_reset = reset; // @[:@17517.4]
  assign acc_10_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18364.4]
  assign acc_10_io_enq_bits = io_acc_i_data_bits_0_10; // @[TensorGemm.scala 126:24:@18365.4]
  assign acc_11_clock = clock; // @[:@17519.4]
  assign acc_11_reset = reset; // @[:@17520.4]
  assign acc_11_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18445.4]
  assign acc_11_io_enq_bits = io_acc_i_data_bits_0_11; // @[TensorGemm.scala 126:24:@18446.4]
  assign acc_12_clock = clock; // @[:@17522.4]
  assign acc_12_reset = reset; // @[:@17523.4]
  assign acc_12_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18526.4]
  assign acc_12_io_enq_bits = io_acc_i_data_bits_0_12; // @[TensorGemm.scala 126:24:@18527.4]
  assign acc_13_clock = clock; // @[:@17525.4]
  assign acc_13_reset = reset; // @[:@17526.4]
  assign acc_13_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18607.4]
  assign acc_13_io_enq_bits = io_acc_i_data_bits_0_13; // @[TensorGemm.scala 126:24:@18608.4]
  assign acc_14_clock = clock; // @[:@17528.4]
  assign acc_14_reset = reset; // @[:@17529.4]
  assign acc_14_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18688.4]
  assign acc_14_io_enq_bits = io_acc_i_data_bits_0_14; // @[TensorGemm.scala 126:24:@18689.4]
  assign acc_15_clock = clock; // @[:@17531.4]
  assign acc_15_reset = reset; // @[:@17532.4]
  assign acc_15_io_enq_valid = _T_6017 & _T_6018; // @[TensorGemm.scala 125:25:@18769.4]
  assign acc_15_io_enq_bits = io_acc_i_data_bits_0_15; // @[TensorGemm.scala 126:24:@18770.4]
endmodule
module Pipe_16( // @[:@18884.2]
  input         clock, // @[:@18885.4]
  input         reset, // @[:@18886.4]
  input         io_enq_valid, // @[:@18887.4]
  input  [13:0] io_enq_bits, // @[:@18887.4]
  output        io_deq_valid, // @[:@18887.4]
  output [13:0] io_deq_bits // @[:@18887.4]
);
  reg  _T_19; // @[Valid.scala 48:22:@18889.4]
  reg [31:0] _RAND_0;
  reg [13:0] _T_21; // @[Reg.scala 11:16:@18891.4]
  reg [31:0] _RAND_1;
  reg  _T_24; // @[Valid.scala 48:22:@18895.4]
  reg [31:0] _RAND_2;
  reg [13:0] _T_26; // @[Reg.scala 11:16:@18897.4]
  reg [31:0] _RAND_3;
  reg  _T_29; // @[Valid.scala 48:22:@18901.4]
  reg [31:0] _RAND_4;
  reg [13:0] _T_31; // @[Reg.scala 11:16:@18903.4]
  reg [31:0] _RAND_5;
  reg  _T_34; // @[Valid.scala 48:22:@18907.4]
  reg [31:0] _RAND_6;
  reg [13:0] _T_36; // @[Reg.scala 11:16:@18909.4]
  reg [31:0] _RAND_7;
  reg  _T_39; // @[Valid.scala 48:22:@18913.4]
  reg [31:0] _RAND_8;
  reg [13:0] _T_41; // @[Reg.scala 11:16:@18915.4]
  reg [31:0] _RAND_9;
  assign io_deq_valid = _T_39; // @[Valid.scala 70:10:@18923.4]
  assign io_deq_bits = _T_41; // @[Valid.scala 70:10:@18922.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  _T_19 = _RAND_0[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  _T_21 = _RAND_1[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  _T_24 = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  _T_26 = _RAND_3[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  _T_29 = _RAND_4[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  _T_31 = _RAND_5[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  _T_34 = _RAND_6[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  _T_36 = _RAND_7[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  _T_39 = _RAND_8[0:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  _T_41 = _RAND_9[13:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      _T_19 <= 1'h0;
    end else begin
      _T_19 <= io_enq_valid;
    end
    if (io_enq_valid) begin
      _T_21 <= io_enq_bits;
    end
    if (reset) begin
      _T_24 <= 1'h0;
    end else begin
      _T_24 <= _T_19;
    end
    if (_T_19) begin
      _T_26 <= _T_21;
    end
    if (reset) begin
      _T_29 <= 1'h0;
    end else begin
      _T_29 <= _T_24;
    end
    if (_T_24) begin
      _T_31 <= _T_26;
    end
    if (reset) begin
      _T_34 <= 1'h0;
    end else begin
      _T_34 <= _T_29;
    end
    if (_T_29) begin
      _T_36 <= _T_31;
    end
    if (reset) begin
      _T_39 <= 1'h0;
    end else begin
      _T_39 <= _T_34;
    end
    if (_T_34) begin
      _T_41 <= _T_36;
    end
  end
endmodule
module TensorGemm( // @[:@18925.2]
  input          clock, // @[:@18926.4]
  input          reset, // @[:@18927.4]
  input          io_start, // @[:@18928.4]
  output         io_done, // @[:@18928.4]
  input  [127:0] io_inst, // @[:@18928.4]
  output         io_uop_idx_valid, // @[:@18928.4]
  output [10:0]  io_uop_idx_bits, // @[:@18928.4]
  input          io_uop_data_valid, // @[:@18928.4]
  input  [9:0]   io_uop_data_bits_u2, // @[:@18928.4]
  input  [10:0]  io_uop_data_bits_u1, // @[:@18928.4]
  input  [10:0]  io_uop_data_bits_u0, // @[:@18928.4]
  output         io_inp_rd_idx_valid, // @[:@18928.4]
  output [10:0]  io_inp_rd_idx_bits, // @[:@18928.4]
  input          io_inp_rd_data_valid, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_0, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_1, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_2, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_3, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_4, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_5, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_6, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_7, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_8, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_9, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_10, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_11, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_12, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_13, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_14, // @[:@18928.4]
  input  [7:0]   io_inp_rd_data_bits_0_15, // @[:@18928.4]
  output         io_wgt_rd_idx_valid, // @[:@18928.4]
  output [9:0]   io_wgt_rd_idx_bits, // @[:@18928.4]
  input          io_wgt_rd_data_valid, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_0_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_1_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_2_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_3_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_4_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_5_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_6_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_7_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_8_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_9_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_10_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_11_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_12_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_13_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_14_15, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_0, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_1, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_2, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_3, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_4, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_5, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_6, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_7, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_8, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_9, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_10, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_11, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_12, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_13, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_14, // @[:@18928.4]
  input  [7:0]   io_wgt_rd_data_bits_15_15, // @[:@18928.4]
  output         io_acc_rd_idx_valid, // @[:@18928.4]
  output [10:0]  io_acc_rd_idx_bits, // @[:@18928.4]
  input          io_acc_rd_data_valid, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_0, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_1, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_2, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_3, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_4, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_5, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_6, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_7, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_8, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_9, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_10, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_11, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_12, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_13, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_14, // @[:@18928.4]
  input  [31:0]  io_acc_rd_data_bits_0_15, // @[:@18928.4]
  output         io_acc_wr_valid, // @[:@18928.4]
  output [10:0]  io_acc_wr_bits_idx, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_0, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_1, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_2, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_3, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_4, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_5, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_6, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_7, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_8, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_9, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_10, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_11, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_12, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_13, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_14, // @[:@18928.4]
  output [31:0]  io_acc_wr_bits_data_0_15, // @[:@18928.4]
  output         io_out_wr_valid, // @[:@18928.4]
  output [10:0]  io_out_wr_bits_idx, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_0, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_1, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_2, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_3, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_4, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_5, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_6, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_7, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_8, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_9, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_10, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_11, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_12, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_13, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_14, // @[:@18928.4]
  output [7:0]   io_out_wr_bits_data_0_15 // @[:@18928.4]
);
  wire  mvc_clock; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_reset; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_reset; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_inp_data_valid; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_inp_data_bits_0_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_wgt_data_valid; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_0_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_1_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_2_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_3_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_4_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_5_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_6_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_7_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_8_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_9_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_10_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_11_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_12_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_13_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_14_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_wgt_data_bits_15_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_acc_i_data_valid; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_i_data_bits_0_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_acc_o_data_valid; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [31:0] mvc_io_acc_o_data_bits_0_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire  mvc_io_out_data_valid; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_0; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_1; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_2; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_3; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_4; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_5; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_6; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_7; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_8; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_9; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_10; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_11; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_12; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_13; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_14; // @[TensorGemm.scala 162:19:@18931.4]
  wire [7:0] mvc_io_out_data_bits_0_15; // @[TensorGemm.scala 162:19:@18931.4]
  wire  wrpipe_clock; // @[TensorGemm.scala 179:22:@18984.4]
  wire  wrpipe_reset; // @[TensorGemm.scala 179:22:@18984.4]
  wire  wrpipe_io_enq_valid; // @[TensorGemm.scala 179:22:@18984.4]
  wire [13:0] wrpipe_io_enq_bits; // @[TensorGemm.scala 179:22:@18984.4]
  wire  wrpipe_io_deq_valid; // @[TensorGemm.scala 179:22:@18984.4]
  wire [13:0] wrpipe_io_deq_bits; // @[TensorGemm.scala 179:22:@18984.4]
  reg [2:0] state; // @[TensorGemm.scala 161:22:@18930.4]
  reg [31:0] _RAND_0;
  wire  dec_reset; // @[TensorGemm.scala 163:29:@18947.4]
  wire [12:0] dec_uop_begin; // @[TensorGemm.scala 163:29:@18949.4]
  wire [13:0] dec_uop_end; // @[TensorGemm.scala 163:29:@18951.4]
  wire [13:0] dec_lp_0; // @[TensorGemm.scala 163:29:@18953.4]
  wire [13:0] dec_lp_1; // @[TensorGemm.scala 163:29:@18955.4]
  wire [10:0] dec_acc_0; // @[TensorGemm.scala 163:29:@18959.4]
  wire [10:0] dec_acc_1; // @[TensorGemm.scala 163:29:@18961.4]
  wire [10:0] dec_inp_0; // @[TensorGemm.scala 163:29:@18963.4]
  wire [10:0] dec_inp_1; // @[TensorGemm.scala 163:29:@18965.4]
  wire [9:0] dec_wgt_0; // @[TensorGemm.scala 163:29:@18967.4]
  wire [9:0] dec_wgt_1; // @[TensorGemm.scala 163:29:@18969.4]
  reg [13:0] uop_idx; // @[TensorGemm.scala 164:20:@18971.4]
  reg [31:0] _RAND_1;
  reg [13:0] uop_acc; // @[TensorGemm.scala 166:20:@18972.4]
  reg [31:0] _RAND_2;
  reg [13:0] uop_inp; // @[TensorGemm.scala 167:20:@18973.4]
  reg [31:0] _RAND_3;
  reg [13:0] uop_wgt; // @[TensorGemm.scala 168:20:@18974.4]
  reg [31:0] _RAND_4;
  reg [13:0] cnt_o; // @[TensorGemm.scala 169:18:@18975.4]
  reg [31:0] _RAND_5;
  reg [13:0] acc_o; // @[TensorGemm.scala 170:18:@18976.4]
  reg [31:0] _RAND_6;
  reg [13:0] inp_o; // @[TensorGemm.scala 171:18:@18977.4]
  reg [31:0] _RAND_7;
  reg [13:0] wgt_o; // @[TensorGemm.scala 172:18:@18978.4]
  reg [31:0] _RAND_8;
  reg [13:0] cnt_i; // @[TensorGemm.scala 173:18:@18979.4]
  reg [31:0] _RAND_9;
  reg [13:0] acc_i; // @[TensorGemm.scala 174:18:@18980.4]
  reg [31:0] _RAND_10;
  reg [13:0] inp_i; // @[TensorGemm.scala 175:18:@18981.4]
  reg [31:0] _RAND_11;
  reg [13:0] wgt_i; // @[TensorGemm.scala 176:18:@18982.4]
  reg [31:0] _RAND_12;
  reg [4:0] inflight; // @[TensorGemm.scala 178:21:@18983.4]
  reg [31:0] _RAND_13;
  wire  _T_7688; // @[TensorGemm.scala 180:23:@18987.4]
  wire  _T_7689; // @[TensorGemm.scala 181:22:@18988.4]
  wire [14:0] _T_7691; // @[TensorGemm.scala 182:34:@18989.4]
  wire [14:0] _T_7692; // @[TensorGemm.scala 182:34:@18990.4]
  wire [13:0] _T_7693; // @[TensorGemm.scala 182:34:@18991.4]
  wire  _T_7694; // @[TensorGemm.scala 182:21:@18992.4]
  wire  _T_7695; // @[TensorGemm.scala 181:31:@18993.4]
  wire [14:0] _T_7697; // @[TensorGemm.scala 183:34:@18994.4]
  wire [14:0] _T_7698; // @[TensorGemm.scala 183:34:@18995.4]
  wire [13:0] _T_7699; // @[TensorGemm.scala 183:34:@18996.4]
  wire  _T_7700; // @[TensorGemm.scala 183:21:@18997.4]
  wire  _T_7701; // @[TensorGemm.scala 182:40:@18998.4]
  wire [14:0] _T_7703; // @[TensorGemm.scala 184:35:@18999.4]
  wire [14:0] _T_7704; // @[TensorGemm.scala 184:35:@19000.4]
  wire [13:0] _T_7705; // @[TensorGemm.scala 184:35:@19001.4]
  wire  _T_7706; // @[TensorGemm.scala 184:23:@19002.4]
  wire  _T_7707; // @[TensorGemm.scala 183:40:@19003.4]
  wire  _T_7710; // @[TensorGemm.scala 184:41:@19005.4]
  wire  _T_7711; // @[TensorGemm.scala 186:20:@19006.4]
  wire  _T_7712; // @[TensorGemm.scala 185:33:@19007.4]
  wire  _T_7713; // @[Conditional.scala 37:30:@19009.4]
  wire [2:0] _GEN_0; // @[TensorGemm.scala 190:23:@19011.6]
  wire  _T_7714; // @[Conditional.scala 37:30:@19016.6]
  wire  _T_7715; // @[Conditional.scala 37:30:@19021.8]
  wire  _T_7716; // @[Conditional.scala 37:30:@19026.10]
  wire  _T_7717; // @[Conditional.scala 37:30:@19031.12]
  wire  _T_7728; // @[TensorGemm.scala 204:40:@19041.14]
  wire  _T_7734; // @[TensorGemm.scala 205:40:@19046.14]
  wire  _T_7736; // @[TensorGemm.scala 207:24:@19048.16]
  wire [2:0] _GEN_1; // @[TensorGemm.scala 207:33:@19049.16]
  wire [2:0] _GEN_2; // @[TensorGemm.scala 206:42:@19047.14]
  wire  _T_7737; // @[Conditional.scala 37:30:@19061.14]
  wire [2:0] _GEN_3; // @[TensorGemm.scala 217:31:@19064.16]
  wire [2:0] _GEN_4; // @[Conditional.scala 39:67:@19062.14]
  wire [2:0] _GEN_5; // @[Conditional.scala 39:67:@19032.12]
  wire [2:0] _GEN_6; // @[Conditional.scala 39:67:@19027.10]
  wire [2:0] _GEN_7; // @[Conditional.scala 39:67:@19022.8]
  wire [2:0] _GEN_8; // @[Conditional.scala 39:67:@19017.6]
  wire [2:0] _GEN_9; // @[Conditional.scala 40:58:@19010.4]
  wire  _T_7740; // @[TensorGemm.scala 223:15:@19068.4]
  wire  _T_7743; // @[TensorGemm.scala 225:16:@19073.6]
  wire  _T_7746; // @[TensorGemm.scala 226:38:@19076.8]
  wire  _T_7747; // @[TensorGemm.scala 226:26:@19077.8]
  wire [5:0] _T_7749; // @[TensorGemm.scala 227:28:@19079.10]
  wire [4:0] _T_7750; // @[TensorGemm.scala 227:28:@19080.10]
  wire  _T_7753; // @[TensorGemm.scala 228:42:@19085.10]
  wire [5:0] _T_7755; // @[TensorGemm.scala 229:28:@19087.12]
  wire [5:0] _T_7756; // @[TensorGemm.scala 229:28:@19088.12]
  wire [4:0] _T_7757; // @[TensorGemm.scala 229:28:@19089.12]
  wire [4:0] _GEN_10; // @[TensorGemm.scala 228:63:@19086.10]
  wire [4:0] _GEN_11; // @[TensorGemm.scala 226:69:@19078.8]
  wire [4:0] _GEN_12; // @[TensorGemm.scala 225:28:@19074.6]
  wire  _T_7765; // @[TensorGemm.scala 234:26:@19099.4]
  wire  _T_7766; // @[TensorGemm.scala 233:25:@19100.4]
  wire [14:0] _T_7769; // @[TensorGemm.scala 238:24:@19107.8]
  wire [13:0] _T_7770; // @[TensorGemm.scala 238:24:@19108.8]
  wire [13:0] _GEN_14; // @[TensorGemm.scala 237:32:@19106.6]
  wire  _T_7788; // @[TensorGemm.scala 247:42:@19129.6]
  wire [14:0] _T_7790; // @[TensorGemm.scala 249:20:@19131.8]
  wire [13:0] _T_7791; // @[TensorGemm.scala 249:20:@19132.8]
  wire [13:0] _GEN_39; // @[TensorGemm.scala 250:20:@19134.8]
  wire [14:0] _T_7792; // @[TensorGemm.scala 250:20:@19134.8]
  wire [13:0] _T_7793; // @[TensorGemm.scala 250:20:@19135.8]
  wire [13:0] _GEN_40; // @[TensorGemm.scala 251:20:@19137.8]
  wire [14:0] _T_7794; // @[TensorGemm.scala 251:20:@19137.8]
  wire [13:0] _T_7795; // @[TensorGemm.scala 251:20:@19138.8]
  wire [13:0] _GEN_41; // @[TensorGemm.scala 252:20:@19140.8]
  wire [14:0] _T_7796; // @[TensorGemm.scala 252:20:@19140.8]
  wire [13:0] _T_7797; // @[TensorGemm.scala 252:20:@19141.8]
  wire [13:0] _GEN_16; // @[TensorGemm.scala 248:42:@19130.6]
  wire [13:0] _GEN_17; // @[TensorGemm.scala 248:42:@19130.6]
  wire [13:0] _GEN_18; // @[TensorGemm.scala 248:42:@19130.6]
  wire [13:0] _GEN_19; // @[TensorGemm.scala 248:42:@19130.6]
  wire  _T_7803; // @[TensorGemm.scala 260:22:@19152.6]
  wire  _T_7804; // @[TensorGemm.scala 260:44:@19153.6]
  wire  _T_7805; // @[TensorGemm.scala 260:35:@19154.6]
  wire [14:0] _T_7815; // @[TensorGemm.scala 267:20:@19169.10]
  wire [13:0] _T_7816; // @[TensorGemm.scala 267:20:@19170.10]
  wire [13:0] _GEN_42; // @[TensorGemm.scala 268:20:@19172.10]
  wire [14:0] _T_7817; // @[TensorGemm.scala 268:20:@19172.10]
  wire [13:0] _T_7818; // @[TensorGemm.scala 268:20:@19173.10]
  wire [13:0] _GEN_43; // @[TensorGemm.scala 269:20:@19175.10]
  wire [14:0] _T_7819; // @[TensorGemm.scala 269:20:@19175.10]
  wire [13:0] _T_7820; // @[TensorGemm.scala 269:20:@19176.10]
  wire [13:0] _GEN_44; // @[TensorGemm.scala 270:20:@19178.10]
  wire [14:0] _T_7821; // @[TensorGemm.scala 270:20:@19178.10]
  wire [13:0] _T_7822; // @[TensorGemm.scala 270:20:@19179.10]
  wire [13:0] _GEN_24; // @[TensorGemm.scala 266:43:@19168.8]
  wire [13:0] _GEN_25; // @[TensorGemm.scala 266:43:@19168.8]
  wire [13:0] _GEN_26; // @[TensorGemm.scala 266:43:@19168.8]
  wire [13:0] _GEN_27; // @[TensorGemm.scala 266:43:@19168.8]
  wire [13:0] _GEN_28; // @[TensorGemm.scala 260:58:@19155.6]
  wire [13:0] _GEN_29; // @[TensorGemm.scala 260:58:@19155.6]
  wire [13:0] _GEN_30; // @[TensorGemm.scala 260:58:@19155.6]
  wire [13:0] _GEN_31; // @[TensorGemm.scala 260:58:@19155.6]
  wire  _T_7823; // @[TensorGemm.scala 273:15:@19182.4]
  wire  _T_7824; // @[TensorGemm.scala 273:31:@19183.4]
  wire [13:0] _GEN_45; // @[TensorGemm.scala 274:36:@19185.6]
  wire [14:0] _T_7825; // @[TensorGemm.scala 274:36:@19185.6]
  wire [13:0] _T_7826; // @[TensorGemm.scala 274:36:@19186.6]
  wire [13:0] _GEN_46; // @[TensorGemm.scala 275:36:@19188.6]
  wire [14:0] _T_7827; // @[TensorGemm.scala 275:36:@19188.6]
  wire [13:0] _T_7828; // @[TensorGemm.scala 275:36:@19189.6]
  wire [13:0] _GEN_47; // @[TensorGemm.scala 276:36:@19191.6]
  wire [14:0] _T_7829; // @[TensorGemm.scala 276:36:@19191.6]
  wire [13:0] _T_7830; // @[TensorGemm.scala 276:36:@19192.6]
  wire  _T_7832; // @[TensorGemm.scala 279:43:@19196.4]
  wire  _T_8117; // @[TensorGemm.scala 307:51:@19782.4]
  wire [13:0] _T_8119; // @[TensorGemm.scala 308:28:@19785.4]
  MatrixVectorCore mvc ( // @[TensorGemm.scala 162:19:@18931.4]
    .clock(mvc_clock),
    .reset(mvc_reset),
    .io_reset(mvc_io_reset),
    .io_inp_data_valid(mvc_io_inp_data_valid),
    .io_inp_data_bits_0_0(mvc_io_inp_data_bits_0_0),
    .io_inp_data_bits_0_1(mvc_io_inp_data_bits_0_1),
    .io_inp_data_bits_0_2(mvc_io_inp_data_bits_0_2),
    .io_inp_data_bits_0_3(mvc_io_inp_data_bits_0_3),
    .io_inp_data_bits_0_4(mvc_io_inp_data_bits_0_4),
    .io_inp_data_bits_0_5(mvc_io_inp_data_bits_0_5),
    .io_inp_data_bits_0_6(mvc_io_inp_data_bits_0_6),
    .io_inp_data_bits_0_7(mvc_io_inp_data_bits_0_7),
    .io_inp_data_bits_0_8(mvc_io_inp_data_bits_0_8),
    .io_inp_data_bits_0_9(mvc_io_inp_data_bits_0_9),
    .io_inp_data_bits_0_10(mvc_io_inp_data_bits_0_10),
    .io_inp_data_bits_0_11(mvc_io_inp_data_bits_0_11),
    .io_inp_data_bits_0_12(mvc_io_inp_data_bits_0_12),
    .io_inp_data_bits_0_13(mvc_io_inp_data_bits_0_13),
    .io_inp_data_bits_0_14(mvc_io_inp_data_bits_0_14),
    .io_inp_data_bits_0_15(mvc_io_inp_data_bits_0_15),
    .io_wgt_data_valid(mvc_io_wgt_data_valid),
    .io_wgt_data_bits_0_0(mvc_io_wgt_data_bits_0_0),
    .io_wgt_data_bits_0_1(mvc_io_wgt_data_bits_0_1),
    .io_wgt_data_bits_0_2(mvc_io_wgt_data_bits_0_2),
    .io_wgt_data_bits_0_3(mvc_io_wgt_data_bits_0_3),
    .io_wgt_data_bits_0_4(mvc_io_wgt_data_bits_0_4),
    .io_wgt_data_bits_0_5(mvc_io_wgt_data_bits_0_5),
    .io_wgt_data_bits_0_6(mvc_io_wgt_data_bits_0_6),
    .io_wgt_data_bits_0_7(mvc_io_wgt_data_bits_0_7),
    .io_wgt_data_bits_0_8(mvc_io_wgt_data_bits_0_8),
    .io_wgt_data_bits_0_9(mvc_io_wgt_data_bits_0_9),
    .io_wgt_data_bits_0_10(mvc_io_wgt_data_bits_0_10),
    .io_wgt_data_bits_0_11(mvc_io_wgt_data_bits_0_11),
    .io_wgt_data_bits_0_12(mvc_io_wgt_data_bits_0_12),
    .io_wgt_data_bits_0_13(mvc_io_wgt_data_bits_0_13),
    .io_wgt_data_bits_0_14(mvc_io_wgt_data_bits_0_14),
    .io_wgt_data_bits_0_15(mvc_io_wgt_data_bits_0_15),
    .io_wgt_data_bits_1_0(mvc_io_wgt_data_bits_1_0),
    .io_wgt_data_bits_1_1(mvc_io_wgt_data_bits_1_1),
    .io_wgt_data_bits_1_2(mvc_io_wgt_data_bits_1_2),
    .io_wgt_data_bits_1_3(mvc_io_wgt_data_bits_1_3),
    .io_wgt_data_bits_1_4(mvc_io_wgt_data_bits_1_4),
    .io_wgt_data_bits_1_5(mvc_io_wgt_data_bits_1_5),
    .io_wgt_data_bits_1_6(mvc_io_wgt_data_bits_1_6),
    .io_wgt_data_bits_1_7(mvc_io_wgt_data_bits_1_7),
    .io_wgt_data_bits_1_8(mvc_io_wgt_data_bits_1_8),
    .io_wgt_data_bits_1_9(mvc_io_wgt_data_bits_1_9),
    .io_wgt_data_bits_1_10(mvc_io_wgt_data_bits_1_10),
    .io_wgt_data_bits_1_11(mvc_io_wgt_data_bits_1_11),
    .io_wgt_data_bits_1_12(mvc_io_wgt_data_bits_1_12),
    .io_wgt_data_bits_1_13(mvc_io_wgt_data_bits_1_13),
    .io_wgt_data_bits_1_14(mvc_io_wgt_data_bits_1_14),
    .io_wgt_data_bits_1_15(mvc_io_wgt_data_bits_1_15),
    .io_wgt_data_bits_2_0(mvc_io_wgt_data_bits_2_0),
    .io_wgt_data_bits_2_1(mvc_io_wgt_data_bits_2_1),
    .io_wgt_data_bits_2_2(mvc_io_wgt_data_bits_2_2),
    .io_wgt_data_bits_2_3(mvc_io_wgt_data_bits_2_3),
    .io_wgt_data_bits_2_4(mvc_io_wgt_data_bits_2_4),
    .io_wgt_data_bits_2_5(mvc_io_wgt_data_bits_2_5),
    .io_wgt_data_bits_2_6(mvc_io_wgt_data_bits_2_6),
    .io_wgt_data_bits_2_7(mvc_io_wgt_data_bits_2_7),
    .io_wgt_data_bits_2_8(mvc_io_wgt_data_bits_2_8),
    .io_wgt_data_bits_2_9(mvc_io_wgt_data_bits_2_9),
    .io_wgt_data_bits_2_10(mvc_io_wgt_data_bits_2_10),
    .io_wgt_data_bits_2_11(mvc_io_wgt_data_bits_2_11),
    .io_wgt_data_bits_2_12(mvc_io_wgt_data_bits_2_12),
    .io_wgt_data_bits_2_13(mvc_io_wgt_data_bits_2_13),
    .io_wgt_data_bits_2_14(mvc_io_wgt_data_bits_2_14),
    .io_wgt_data_bits_2_15(mvc_io_wgt_data_bits_2_15),
    .io_wgt_data_bits_3_0(mvc_io_wgt_data_bits_3_0),
    .io_wgt_data_bits_3_1(mvc_io_wgt_data_bits_3_1),
    .io_wgt_data_bits_3_2(mvc_io_wgt_data_bits_3_2),
    .io_wgt_data_bits_3_3(mvc_io_wgt_data_bits_3_3),
    .io_wgt_data_bits_3_4(mvc_io_wgt_data_bits_3_4),
    .io_wgt_data_bits_3_5(mvc_io_wgt_data_bits_3_5),
    .io_wgt_data_bits_3_6(mvc_io_wgt_data_bits_3_6),
    .io_wgt_data_bits_3_7(mvc_io_wgt_data_bits_3_7),
    .io_wgt_data_bits_3_8(mvc_io_wgt_data_bits_3_8),
    .io_wgt_data_bits_3_9(mvc_io_wgt_data_bits_3_9),
    .io_wgt_data_bits_3_10(mvc_io_wgt_data_bits_3_10),
    .io_wgt_data_bits_3_11(mvc_io_wgt_data_bits_3_11),
    .io_wgt_data_bits_3_12(mvc_io_wgt_data_bits_3_12),
    .io_wgt_data_bits_3_13(mvc_io_wgt_data_bits_3_13),
    .io_wgt_data_bits_3_14(mvc_io_wgt_data_bits_3_14),
    .io_wgt_data_bits_3_15(mvc_io_wgt_data_bits_3_15),
    .io_wgt_data_bits_4_0(mvc_io_wgt_data_bits_4_0),
    .io_wgt_data_bits_4_1(mvc_io_wgt_data_bits_4_1),
    .io_wgt_data_bits_4_2(mvc_io_wgt_data_bits_4_2),
    .io_wgt_data_bits_4_3(mvc_io_wgt_data_bits_4_3),
    .io_wgt_data_bits_4_4(mvc_io_wgt_data_bits_4_4),
    .io_wgt_data_bits_4_5(mvc_io_wgt_data_bits_4_5),
    .io_wgt_data_bits_4_6(mvc_io_wgt_data_bits_4_6),
    .io_wgt_data_bits_4_7(mvc_io_wgt_data_bits_4_7),
    .io_wgt_data_bits_4_8(mvc_io_wgt_data_bits_4_8),
    .io_wgt_data_bits_4_9(mvc_io_wgt_data_bits_4_9),
    .io_wgt_data_bits_4_10(mvc_io_wgt_data_bits_4_10),
    .io_wgt_data_bits_4_11(mvc_io_wgt_data_bits_4_11),
    .io_wgt_data_bits_4_12(mvc_io_wgt_data_bits_4_12),
    .io_wgt_data_bits_4_13(mvc_io_wgt_data_bits_4_13),
    .io_wgt_data_bits_4_14(mvc_io_wgt_data_bits_4_14),
    .io_wgt_data_bits_4_15(mvc_io_wgt_data_bits_4_15),
    .io_wgt_data_bits_5_0(mvc_io_wgt_data_bits_5_0),
    .io_wgt_data_bits_5_1(mvc_io_wgt_data_bits_5_1),
    .io_wgt_data_bits_5_2(mvc_io_wgt_data_bits_5_2),
    .io_wgt_data_bits_5_3(mvc_io_wgt_data_bits_5_3),
    .io_wgt_data_bits_5_4(mvc_io_wgt_data_bits_5_4),
    .io_wgt_data_bits_5_5(mvc_io_wgt_data_bits_5_5),
    .io_wgt_data_bits_5_6(mvc_io_wgt_data_bits_5_6),
    .io_wgt_data_bits_5_7(mvc_io_wgt_data_bits_5_7),
    .io_wgt_data_bits_5_8(mvc_io_wgt_data_bits_5_8),
    .io_wgt_data_bits_5_9(mvc_io_wgt_data_bits_5_9),
    .io_wgt_data_bits_5_10(mvc_io_wgt_data_bits_5_10),
    .io_wgt_data_bits_5_11(mvc_io_wgt_data_bits_5_11),
    .io_wgt_data_bits_5_12(mvc_io_wgt_data_bits_5_12),
    .io_wgt_data_bits_5_13(mvc_io_wgt_data_bits_5_13),
    .io_wgt_data_bits_5_14(mvc_io_wgt_data_bits_5_14),
    .io_wgt_data_bits_5_15(mvc_io_wgt_data_bits_5_15),
    .io_wgt_data_bits_6_0(mvc_io_wgt_data_bits_6_0),
    .io_wgt_data_bits_6_1(mvc_io_wgt_data_bits_6_1),
    .io_wgt_data_bits_6_2(mvc_io_wgt_data_bits_6_2),
    .io_wgt_data_bits_6_3(mvc_io_wgt_data_bits_6_3),
    .io_wgt_data_bits_6_4(mvc_io_wgt_data_bits_6_4),
    .io_wgt_data_bits_6_5(mvc_io_wgt_data_bits_6_5),
    .io_wgt_data_bits_6_6(mvc_io_wgt_data_bits_6_6),
    .io_wgt_data_bits_6_7(mvc_io_wgt_data_bits_6_7),
    .io_wgt_data_bits_6_8(mvc_io_wgt_data_bits_6_8),
    .io_wgt_data_bits_6_9(mvc_io_wgt_data_bits_6_9),
    .io_wgt_data_bits_6_10(mvc_io_wgt_data_bits_6_10),
    .io_wgt_data_bits_6_11(mvc_io_wgt_data_bits_6_11),
    .io_wgt_data_bits_6_12(mvc_io_wgt_data_bits_6_12),
    .io_wgt_data_bits_6_13(mvc_io_wgt_data_bits_6_13),
    .io_wgt_data_bits_6_14(mvc_io_wgt_data_bits_6_14),
    .io_wgt_data_bits_6_15(mvc_io_wgt_data_bits_6_15),
    .io_wgt_data_bits_7_0(mvc_io_wgt_data_bits_7_0),
    .io_wgt_data_bits_7_1(mvc_io_wgt_data_bits_7_1),
    .io_wgt_data_bits_7_2(mvc_io_wgt_data_bits_7_2),
    .io_wgt_data_bits_7_3(mvc_io_wgt_data_bits_7_3),
    .io_wgt_data_bits_7_4(mvc_io_wgt_data_bits_7_4),
    .io_wgt_data_bits_7_5(mvc_io_wgt_data_bits_7_5),
    .io_wgt_data_bits_7_6(mvc_io_wgt_data_bits_7_6),
    .io_wgt_data_bits_7_7(mvc_io_wgt_data_bits_7_7),
    .io_wgt_data_bits_7_8(mvc_io_wgt_data_bits_7_8),
    .io_wgt_data_bits_7_9(mvc_io_wgt_data_bits_7_9),
    .io_wgt_data_bits_7_10(mvc_io_wgt_data_bits_7_10),
    .io_wgt_data_bits_7_11(mvc_io_wgt_data_bits_7_11),
    .io_wgt_data_bits_7_12(mvc_io_wgt_data_bits_7_12),
    .io_wgt_data_bits_7_13(mvc_io_wgt_data_bits_7_13),
    .io_wgt_data_bits_7_14(mvc_io_wgt_data_bits_7_14),
    .io_wgt_data_bits_7_15(mvc_io_wgt_data_bits_7_15),
    .io_wgt_data_bits_8_0(mvc_io_wgt_data_bits_8_0),
    .io_wgt_data_bits_8_1(mvc_io_wgt_data_bits_8_1),
    .io_wgt_data_bits_8_2(mvc_io_wgt_data_bits_8_2),
    .io_wgt_data_bits_8_3(mvc_io_wgt_data_bits_8_3),
    .io_wgt_data_bits_8_4(mvc_io_wgt_data_bits_8_4),
    .io_wgt_data_bits_8_5(mvc_io_wgt_data_bits_8_5),
    .io_wgt_data_bits_8_6(mvc_io_wgt_data_bits_8_6),
    .io_wgt_data_bits_8_7(mvc_io_wgt_data_bits_8_7),
    .io_wgt_data_bits_8_8(mvc_io_wgt_data_bits_8_8),
    .io_wgt_data_bits_8_9(mvc_io_wgt_data_bits_8_9),
    .io_wgt_data_bits_8_10(mvc_io_wgt_data_bits_8_10),
    .io_wgt_data_bits_8_11(mvc_io_wgt_data_bits_8_11),
    .io_wgt_data_bits_8_12(mvc_io_wgt_data_bits_8_12),
    .io_wgt_data_bits_8_13(mvc_io_wgt_data_bits_8_13),
    .io_wgt_data_bits_8_14(mvc_io_wgt_data_bits_8_14),
    .io_wgt_data_bits_8_15(mvc_io_wgt_data_bits_8_15),
    .io_wgt_data_bits_9_0(mvc_io_wgt_data_bits_9_0),
    .io_wgt_data_bits_9_1(mvc_io_wgt_data_bits_9_1),
    .io_wgt_data_bits_9_2(mvc_io_wgt_data_bits_9_2),
    .io_wgt_data_bits_9_3(mvc_io_wgt_data_bits_9_3),
    .io_wgt_data_bits_9_4(mvc_io_wgt_data_bits_9_4),
    .io_wgt_data_bits_9_5(mvc_io_wgt_data_bits_9_5),
    .io_wgt_data_bits_9_6(mvc_io_wgt_data_bits_9_6),
    .io_wgt_data_bits_9_7(mvc_io_wgt_data_bits_9_7),
    .io_wgt_data_bits_9_8(mvc_io_wgt_data_bits_9_8),
    .io_wgt_data_bits_9_9(mvc_io_wgt_data_bits_9_9),
    .io_wgt_data_bits_9_10(mvc_io_wgt_data_bits_9_10),
    .io_wgt_data_bits_9_11(mvc_io_wgt_data_bits_9_11),
    .io_wgt_data_bits_9_12(mvc_io_wgt_data_bits_9_12),
    .io_wgt_data_bits_9_13(mvc_io_wgt_data_bits_9_13),
    .io_wgt_data_bits_9_14(mvc_io_wgt_data_bits_9_14),
    .io_wgt_data_bits_9_15(mvc_io_wgt_data_bits_9_15),
    .io_wgt_data_bits_10_0(mvc_io_wgt_data_bits_10_0),
    .io_wgt_data_bits_10_1(mvc_io_wgt_data_bits_10_1),
    .io_wgt_data_bits_10_2(mvc_io_wgt_data_bits_10_2),
    .io_wgt_data_bits_10_3(mvc_io_wgt_data_bits_10_3),
    .io_wgt_data_bits_10_4(mvc_io_wgt_data_bits_10_4),
    .io_wgt_data_bits_10_5(mvc_io_wgt_data_bits_10_5),
    .io_wgt_data_bits_10_6(mvc_io_wgt_data_bits_10_6),
    .io_wgt_data_bits_10_7(mvc_io_wgt_data_bits_10_7),
    .io_wgt_data_bits_10_8(mvc_io_wgt_data_bits_10_8),
    .io_wgt_data_bits_10_9(mvc_io_wgt_data_bits_10_9),
    .io_wgt_data_bits_10_10(mvc_io_wgt_data_bits_10_10),
    .io_wgt_data_bits_10_11(mvc_io_wgt_data_bits_10_11),
    .io_wgt_data_bits_10_12(mvc_io_wgt_data_bits_10_12),
    .io_wgt_data_bits_10_13(mvc_io_wgt_data_bits_10_13),
    .io_wgt_data_bits_10_14(mvc_io_wgt_data_bits_10_14),
    .io_wgt_data_bits_10_15(mvc_io_wgt_data_bits_10_15),
    .io_wgt_data_bits_11_0(mvc_io_wgt_data_bits_11_0),
    .io_wgt_data_bits_11_1(mvc_io_wgt_data_bits_11_1),
    .io_wgt_data_bits_11_2(mvc_io_wgt_data_bits_11_2),
    .io_wgt_data_bits_11_3(mvc_io_wgt_data_bits_11_3),
    .io_wgt_data_bits_11_4(mvc_io_wgt_data_bits_11_4),
    .io_wgt_data_bits_11_5(mvc_io_wgt_data_bits_11_5),
    .io_wgt_data_bits_11_6(mvc_io_wgt_data_bits_11_6),
    .io_wgt_data_bits_11_7(mvc_io_wgt_data_bits_11_7),
    .io_wgt_data_bits_11_8(mvc_io_wgt_data_bits_11_8),
    .io_wgt_data_bits_11_9(mvc_io_wgt_data_bits_11_9),
    .io_wgt_data_bits_11_10(mvc_io_wgt_data_bits_11_10),
    .io_wgt_data_bits_11_11(mvc_io_wgt_data_bits_11_11),
    .io_wgt_data_bits_11_12(mvc_io_wgt_data_bits_11_12),
    .io_wgt_data_bits_11_13(mvc_io_wgt_data_bits_11_13),
    .io_wgt_data_bits_11_14(mvc_io_wgt_data_bits_11_14),
    .io_wgt_data_bits_11_15(mvc_io_wgt_data_bits_11_15),
    .io_wgt_data_bits_12_0(mvc_io_wgt_data_bits_12_0),
    .io_wgt_data_bits_12_1(mvc_io_wgt_data_bits_12_1),
    .io_wgt_data_bits_12_2(mvc_io_wgt_data_bits_12_2),
    .io_wgt_data_bits_12_3(mvc_io_wgt_data_bits_12_3),
    .io_wgt_data_bits_12_4(mvc_io_wgt_data_bits_12_4),
    .io_wgt_data_bits_12_5(mvc_io_wgt_data_bits_12_5),
    .io_wgt_data_bits_12_6(mvc_io_wgt_data_bits_12_6),
    .io_wgt_data_bits_12_7(mvc_io_wgt_data_bits_12_7),
    .io_wgt_data_bits_12_8(mvc_io_wgt_data_bits_12_8),
    .io_wgt_data_bits_12_9(mvc_io_wgt_data_bits_12_9),
    .io_wgt_data_bits_12_10(mvc_io_wgt_data_bits_12_10),
    .io_wgt_data_bits_12_11(mvc_io_wgt_data_bits_12_11),
    .io_wgt_data_bits_12_12(mvc_io_wgt_data_bits_12_12),
    .io_wgt_data_bits_12_13(mvc_io_wgt_data_bits_12_13),
    .io_wgt_data_bits_12_14(mvc_io_wgt_data_bits_12_14),
    .io_wgt_data_bits_12_15(mvc_io_wgt_data_bits_12_15),
    .io_wgt_data_bits_13_0(mvc_io_wgt_data_bits_13_0),
    .io_wgt_data_bits_13_1(mvc_io_wgt_data_bits_13_1),
    .io_wgt_data_bits_13_2(mvc_io_wgt_data_bits_13_2),
    .io_wgt_data_bits_13_3(mvc_io_wgt_data_bits_13_3),
    .io_wgt_data_bits_13_4(mvc_io_wgt_data_bits_13_4),
    .io_wgt_data_bits_13_5(mvc_io_wgt_data_bits_13_5),
    .io_wgt_data_bits_13_6(mvc_io_wgt_data_bits_13_6),
    .io_wgt_data_bits_13_7(mvc_io_wgt_data_bits_13_7),
    .io_wgt_data_bits_13_8(mvc_io_wgt_data_bits_13_8),
    .io_wgt_data_bits_13_9(mvc_io_wgt_data_bits_13_9),
    .io_wgt_data_bits_13_10(mvc_io_wgt_data_bits_13_10),
    .io_wgt_data_bits_13_11(mvc_io_wgt_data_bits_13_11),
    .io_wgt_data_bits_13_12(mvc_io_wgt_data_bits_13_12),
    .io_wgt_data_bits_13_13(mvc_io_wgt_data_bits_13_13),
    .io_wgt_data_bits_13_14(mvc_io_wgt_data_bits_13_14),
    .io_wgt_data_bits_13_15(mvc_io_wgt_data_bits_13_15),
    .io_wgt_data_bits_14_0(mvc_io_wgt_data_bits_14_0),
    .io_wgt_data_bits_14_1(mvc_io_wgt_data_bits_14_1),
    .io_wgt_data_bits_14_2(mvc_io_wgt_data_bits_14_2),
    .io_wgt_data_bits_14_3(mvc_io_wgt_data_bits_14_3),
    .io_wgt_data_bits_14_4(mvc_io_wgt_data_bits_14_4),
    .io_wgt_data_bits_14_5(mvc_io_wgt_data_bits_14_5),
    .io_wgt_data_bits_14_6(mvc_io_wgt_data_bits_14_6),
    .io_wgt_data_bits_14_7(mvc_io_wgt_data_bits_14_7),
    .io_wgt_data_bits_14_8(mvc_io_wgt_data_bits_14_8),
    .io_wgt_data_bits_14_9(mvc_io_wgt_data_bits_14_9),
    .io_wgt_data_bits_14_10(mvc_io_wgt_data_bits_14_10),
    .io_wgt_data_bits_14_11(mvc_io_wgt_data_bits_14_11),
    .io_wgt_data_bits_14_12(mvc_io_wgt_data_bits_14_12),
    .io_wgt_data_bits_14_13(mvc_io_wgt_data_bits_14_13),
    .io_wgt_data_bits_14_14(mvc_io_wgt_data_bits_14_14),
    .io_wgt_data_bits_14_15(mvc_io_wgt_data_bits_14_15),
    .io_wgt_data_bits_15_0(mvc_io_wgt_data_bits_15_0),
    .io_wgt_data_bits_15_1(mvc_io_wgt_data_bits_15_1),
    .io_wgt_data_bits_15_2(mvc_io_wgt_data_bits_15_2),
    .io_wgt_data_bits_15_3(mvc_io_wgt_data_bits_15_3),
    .io_wgt_data_bits_15_4(mvc_io_wgt_data_bits_15_4),
    .io_wgt_data_bits_15_5(mvc_io_wgt_data_bits_15_5),
    .io_wgt_data_bits_15_6(mvc_io_wgt_data_bits_15_6),
    .io_wgt_data_bits_15_7(mvc_io_wgt_data_bits_15_7),
    .io_wgt_data_bits_15_8(mvc_io_wgt_data_bits_15_8),
    .io_wgt_data_bits_15_9(mvc_io_wgt_data_bits_15_9),
    .io_wgt_data_bits_15_10(mvc_io_wgt_data_bits_15_10),
    .io_wgt_data_bits_15_11(mvc_io_wgt_data_bits_15_11),
    .io_wgt_data_bits_15_12(mvc_io_wgt_data_bits_15_12),
    .io_wgt_data_bits_15_13(mvc_io_wgt_data_bits_15_13),
    .io_wgt_data_bits_15_14(mvc_io_wgt_data_bits_15_14),
    .io_wgt_data_bits_15_15(mvc_io_wgt_data_bits_15_15),
    .io_acc_i_data_valid(mvc_io_acc_i_data_valid),
    .io_acc_i_data_bits_0_0(mvc_io_acc_i_data_bits_0_0),
    .io_acc_i_data_bits_0_1(mvc_io_acc_i_data_bits_0_1),
    .io_acc_i_data_bits_0_2(mvc_io_acc_i_data_bits_0_2),
    .io_acc_i_data_bits_0_3(mvc_io_acc_i_data_bits_0_3),
    .io_acc_i_data_bits_0_4(mvc_io_acc_i_data_bits_0_4),
    .io_acc_i_data_bits_0_5(mvc_io_acc_i_data_bits_0_5),
    .io_acc_i_data_bits_0_6(mvc_io_acc_i_data_bits_0_6),
    .io_acc_i_data_bits_0_7(mvc_io_acc_i_data_bits_0_7),
    .io_acc_i_data_bits_0_8(mvc_io_acc_i_data_bits_0_8),
    .io_acc_i_data_bits_0_9(mvc_io_acc_i_data_bits_0_9),
    .io_acc_i_data_bits_0_10(mvc_io_acc_i_data_bits_0_10),
    .io_acc_i_data_bits_0_11(mvc_io_acc_i_data_bits_0_11),
    .io_acc_i_data_bits_0_12(mvc_io_acc_i_data_bits_0_12),
    .io_acc_i_data_bits_0_13(mvc_io_acc_i_data_bits_0_13),
    .io_acc_i_data_bits_0_14(mvc_io_acc_i_data_bits_0_14),
    .io_acc_i_data_bits_0_15(mvc_io_acc_i_data_bits_0_15),
    .io_acc_o_data_valid(mvc_io_acc_o_data_valid),
    .io_acc_o_data_bits_0_0(mvc_io_acc_o_data_bits_0_0),
    .io_acc_o_data_bits_0_1(mvc_io_acc_o_data_bits_0_1),
    .io_acc_o_data_bits_0_2(mvc_io_acc_o_data_bits_0_2),
    .io_acc_o_data_bits_0_3(mvc_io_acc_o_data_bits_0_3),
    .io_acc_o_data_bits_0_4(mvc_io_acc_o_data_bits_0_4),
    .io_acc_o_data_bits_0_5(mvc_io_acc_o_data_bits_0_5),
    .io_acc_o_data_bits_0_6(mvc_io_acc_o_data_bits_0_6),
    .io_acc_o_data_bits_0_7(mvc_io_acc_o_data_bits_0_7),
    .io_acc_o_data_bits_0_8(mvc_io_acc_o_data_bits_0_8),
    .io_acc_o_data_bits_0_9(mvc_io_acc_o_data_bits_0_9),
    .io_acc_o_data_bits_0_10(mvc_io_acc_o_data_bits_0_10),
    .io_acc_o_data_bits_0_11(mvc_io_acc_o_data_bits_0_11),
    .io_acc_o_data_bits_0_12(mvc_io_acc_o_data_bits_0_12),
    .io_acc_o_data_bits_0_13(mvc_io_acc_o_data_bits_0_13),
    .io_acc_o_data_bits_0_14(mvc_io_acc_o_data_bits_0_14),
    .io_acc_o_data_bits_0_15(mvc_io_acc_o_data_bits_0_15),
    .io_out_data_valid(mvc_io_out_data_valid),
    .io_out_data_bits_0_0(mvc_io_out_data_bits_0_0),
    .io_out_data_bits_0_1(mvc_io_out_data_bits_0_1),
    .io_out_data_bits_0_2(mvc_io_out_data_bits_0_2),
    .io_out_data_bits_0_3(mvc_io_out_data_bits_0_3),
    .io_out_data_bits_0_4(mvc_io_out_data_bits_0_4),
    .io_out_data_bits_0_5(mvc_io_out_data_bits_0_5),
    .io_out_data_bits_0_6(mvc_io_out_data_bits_0_6),
    .io_out_data_bits_0_7(mvc_io_out_data_bits_0_7),
    .io_out_data_bits_0_8(mvc_io_out_data_bits_0_8),
    .io_out_data_bits_0_9(mvc_io_out_data_bits_0_9),
    .io_out_data_bits_0_10(mvc_io_out_data_bits_0_10),
    .io_out_data_bits_0_11(mvc_io_out_data_bits_0_11),
    .io_out_data_bits_0_12(mvc_io_out_data_bits_0_12),
    .io_out_data_bits_0_13(mvc_io_out_data_bits_0_13),
    .io_out_data_bits_0_14(mvc_io_out_data_bits_0_14),
    .io_out_data_bits_0_15(mvc_io_out_data_bits_0_15)
  );
  Pipe_16 wrpipe ( // @[TensorGemm.scala 179:22:@18984.4]
    .clock(wrpipe_clock),
    .reset(wrpipe_reset),
    .io_enq_valid(wrpipe_io_enq_valid),
    .io_enq_bits(wrpipe_io_enq_bits),
    .io_deq_valid(wrpipe_io_deq_valid),
    .io_deq_bits(wrpipe_io_deq_bits)
  );
  assign dec_reset = io_inst[7]; // @[TensorGemm.scala 163:29:@18947.4]
  assign dec_uop_begin = io_inst[20:8]; // @[TensorGemm.scala 163:29:@18949.4]
  assign dec_uop_end = io_inst[34:21]; // @[TensorGemm.scala 163:29:@18951.4]
  assign dec_lp_0 = io_inst[48:35]; // @[TensorGemm.scala 163:29:@18953.4]
  assign dec_lp_1 = io_inst[62:49]; // @[TensorGemm.scala 163:29:@18955.4]
  assign dec_acc_0 = io_inst[74:64]; // @[TensorGemm.scala 163:29:@18959.4]
  assign dec_acc_1 = io_inst[85:75]; // @[TensorGemm.scala 163:29:@18961.4]
  assign dec_inp_0 = io_inst[96:86]; // @[TensorGemm.scala 163:29:@18963.4]
  assign dec_inp_1 = io_inst[107:97]; // @[TensorGemm.scala 163:29:@18965.4]
  assign dec_wgt_0 = io_inst[117:108]; // @[TensorGemm.scala 163:29:@18967.4]
  assign dec_wgt_1 = io_inst[127:118]; // @[TensorGemm.scala 163:29:@18969.4]
  assign _T_7688 = inflight == 5'h0; // @[TensorGemm.scala 180:23:@18987.4]
  assign _T_7689 = state == 3'h4; // @[TensorGemm.scala 181:22:@18988.4]
  assign _T_7691 = dec_lp_0 - 14'h1; // @[TensorGemm.scala 182:34:@18989.4]
  assign _T_7692 = $unsigned(_T_7691); // @[TensorGemm.scala 182:34:@18990.4]
  assign _T_7693 = _T_7692[13:0]; // @[TensorGemm.scala 182:34:@18991.4]
  assign _T_7694 = cnt_o == _T_7693; // @[TensorGemm.scala 182:21:@18992.4]
  assign _T_7695 = _T_7689 & _T_7694; // @[TensorGemm.scala 181:31:@18993.4]
  assign _T_7697 = dec_lp_1 - 14'h1; // @[TensorGemm.scala 183:34:@18994.4]
  assign _T_7698 = $unsigned(_T_7697); // @[TensorGemm.scala 183:34:@18995.4]
  assign _T_7699 = _T_7698[13:0]; // @[TensorGemm.scala 183:34:@18996.4]
  assign _T_7700 = cnt_i == _T_7699; // @[TensorGemm.scala 183:21:@18997.4]
  assign _T_7701 = _T_7695 & _T_7700; // @[TensorGemm.scala 182:40:@18998.4]
  assign _T_7703 = dec_uop_end - 14'h1; // @[TensorGemm.scala 184:35:@18999.4]
  assign _T_7704 = $unsigned(_T_7703); // @[TensorGemm.scala 184:35:@19000.4]
  assign _T_7705 = _T_7704[13:0]; // @[TensorGemm.scala 184:35:@19001.4]
  assign _T_7706 = uop_idx == _T_7705; // @[TensorGemm.scala 184:23:@19002.4]
  assign _T_7707 = _T_7701 & _T_7706; // @[TensorGemm.scala 183:40:@19003.4]
  assign _T_7710 = _T_7707 & _T_7688; // @[TensorGemm.scala 184:41:@19005.4]
  assign _T_7711 = state == 3'h5; // @[TensorGemm.scala 186:20:@19006.4]
  assign _T_7712 = _T_7710 | _T_7711; // @[TensorGemm.scala 185:33:@19007.4]
  assign _T_7713 = 3'h0 == state; // @[Conditional.scala 37:30:@19009.4]
  assign _GEN_0 = io_start ? 3'h1 : state; // @[TensorGemm.scala 190:23:@19011.6]
  assign _T_7714 = 3'h1 == state; // @[Conditional.scala 37:30:@19016.6]
  assign _T_7715 = 3'h2 == state; // @[Conditional.scala 37:30:@19021.8]
  assign _T_7716 = 3'h3 == state; // @[Conditional.scala 37:30:@19026.10]
  assign _T_7717 = 3'h4 == state; // @[Conditional.scala 37:30:@19031.12]
  assign _T_7728 = _T_7694 & _T_7700; // @[TensorGemm.scala 204:40:@19041.14]
  assign _T_7734 = _T_7728 & _T_7706; // @[TensorGemm.scala 205:40:@19046.14]
  assign _T_7736 = inflight != 5'h0; // @[TensorGemm.scala 207:24:@19048.16]
  assign _GEN_1 = _T_7736 ? 3'h5 : 3'h0; // @[TensorGemm.scala 207:33:@19049.16]
  assign _GEN_2 = _T_7734 ? _GEN_1 : 3'h1; // @[TensorGemm.scala 206:42:@19047.14]
  assign _T_7737 = 3'h5 == state; // @[Conditional.scala 37:30:@19061.14]
  assign _GEN_3 = _T_7688 ? 3'h0 : state; // @[TensorGemm.scala 217:31:@19064.16]
  assign _GEN_4 = _T_7737 ? _GEN_3 : state; // @[Conditional.scala 39:67:@19062.14]
  assign _GEN_5 = _T_7717 ? _GEN_2 : _GEN_4; // @[Conditional.scala 39:67:@19032.12]
  assign _GEN_6 = _T_7716 ? 3'h4 : _GEN_5; // @[Conditional.scala 39:67:@19027.10]
  assign _GEN_7 = _T_7715 ? 3'h3 : _GEN_6; // @[Conditional.scala 39:67:@19022.8]
  assign _GEN_8 = _T_7714 ? 3'h2 : _GEN_7; // @[Conditional.scala 39:67:@19017.6]
  assign _GEN_9 = _T_7713 ? _GEN_0 : _GEN_8; // @[Conditional.scala 40:58:@19010.4]
  assign _T_7740 = state == 3'h0; // @[TensorGemm.scala 223:15:@19068.4]
  assign _T_7743 = dec_reset == 1'h0; // @[TensorGemm.scala 225:16:@19073.6]
  assign _T_7746 = inflight != 5'h1f; // @[TensorGemm.scala 226:38:@19076.8]
  assign _T_7747 = _T_7689 & _T_7746; // @[TensorGemm.scala 226:26:@19077.8]
  assign _T_7749 = inflight + 5'h1; // @[TensorGemm.scala 227:28:@19079.10]
  assign _T_7750 = inflight + 5'h1; // @[TensorGemm.scala 227:28:@19080.10]
  assign _T_7753 = mvc_io_acc_o_data_valid & _T_7736; // @[TensorGemm.scala 228:42:@19085.10]
  assign _T_7755 = inflight - 5'h1; // @[TensorGemm.scala 229:28:@19087.12]
  assign _T_7756 = $unsigned(_T_7755); // @[TensorGemm.scala 229:28:@19088.12]
  assign _T_7757 = _T_7756[4:0]; // @[TensorGemm.scala 229:28:@19089.12]
  assign _GEN_10 = _T_7753 ? _T_7757 : inflight; // @[TensorGemm.scala 228:63:@19086.10]
  assign _GEN_11 = _T_7747 ? _T_7750 : _GEN_10; // @[TensorGemm.scala 226:69:@19078.8]
  assign _GEN_12 = _T_7743 ? _GEN_11 : inflight; // @[TensorGemm.scala 225:28:@19074.6]
  assign _T_7765 = _T_7689 & _T_7706; // @[TensorGemm.scala 234:26:@19099.4]
  assign _T_7766 = _T_7740 | _T_7765; // @[TensorGemm.scala 233:25:@19100.4]
  assign _T_7769 = uop_idx + 14'h1; // @[TensorGemm.scala 238:24:@19107.8]
  assign _T_7770 = uop_idx + 14'h1; // @[TensorGemm.scala 238:24:@19108.8]
  assign _GEN_14 = _T_7689 ? _T_7770 : uop_idx; // @[TensorGemm.scala 237:32:@19106.6]
  assign _T_7788 = _T_7765 & _T_7700; // @[TensorGemm.scala 247:42:@19129.6]
  assign _T_7790 = cnt_o + 14'h1; // @[TensorGemm.scala 249:20:@19131.8]
  assign _T_7791 = cnt_o + 14'h1; // @[TensorGemm.scala 249:20:@19132.8]
  assign _GEN_39 = {{3'd0}, dec_acc_0}; // @[TensorGemm.scala 250:20:@19134.8]
  assign _T_7792 = acc_o + _GEN_39; // @[TensorGemm.scala 250:20:@19134.8]
  assign _T_7793 = acc_o + _GEN_39; // @[TensorGemm.scala 250:20:@19135.8]
  assign _GEN_40 = {{3'd0}, dec_inp_0}; // @[TensorGemm.scala 251:20:@19137.8]
  assign _T_7794 = inp_o + _GEN_40; // @[TensorGemm.scala 251:20:@19137.8]
  assign _T_7795 = inp_o + _GEN_40; // @[TensorGemm.scala 251:20:@19138.8]
  assign _GEN_41 = {{4'd0}, dec_wgt_0}; // @[TensorGemm.scala 252:20:@19140.8]
  assign _T_7796 = wgt_o + _GEN_41; // @[TensorGemm.scala 252:20:@19140.8]
  assign _T_7797 = wgt_o + _GEN_41; // @[TensorGemm.scala 252:20:@19141.8]
  assign _GEN_16 = _T_7788 ? _T_7791 : cnt_o; // @[TensorGemm.scala 248:42:@19130.6]
  assign _GEN_17 = _T_7788 ? _T_7793 : acc_o; // @[TensorGemm.scala 248:42:@19130.6]
  assign _GEN_18 = _T_7788 ? _T_7795 : inp_o; // @[TensorGemm.scala 248:42:@19130.6]
  assign _GEN_19 = _T_7788 ? _T_7797 : wgt_o; // @[TensorGemm.scala 248:42:@19130.6]
  assign _T_7803 = state == 3'h1; // @[TensorGemm.scala 260:22:@19152.6]
  assign _T_7804 = cnt_i == dec_lp_1; // @[TensorGemm.scala 260:44:@19153.6]
  assign _T_7805 = _T_7803 & _T_7804; // @[TensorGemm.scala 260:35:@19154.6]
  assign _T_7815 = cnt_i + 14'h1; // @[TensorGemm.scala 267:20:@19169.10]
  assign _T_7816 = cnt_i + 14'h1; // @[TensorGemm.scala 267:20:@19170.10]
  assign _GEN_42 = {{3'd0}, dec_acc_1}; // @[TensorGemm.scala 268:20:@19172.10]
  assign _T_7817 = acc_i + _GEN_42; // @[TensorGemm.scala 268:20:@19172.10]
  assign _T_7818 = acc_i + _GEN_42; // @[TensorGemm.scala 268:20:@19173.10]
  assign _GEN_43 = {{3'd0}, dec_inp_1}; // @[TensorGemm.scala 269:20:@19175.10]
  assign _T_7819 = inp_i + _GEN_43; // @[TensorGemm.scala 269:20:@19175.10]
  assign _T_7820 = inp_i + _GEN_43; // @[TensorGemm.scala 269:20:@19176.10]
  assign _GEN_44 = {{4'd0}, dec_wgt_1}; // @[TensorGemm.scala 270:20:@19178.10]
  assign _T_7821 = wgt_i + _GEN_44; // @[TensorGemm.scala 270:20:@19178.10]
  assign _T_7822 = wgt_i + _GEN_44; // @[TensorGemm.scala 270:20:@19179.10]
  assign _GEN_24 = _T_7765 ? _T_7816 : cnt_i; // @[TensorGemm.scala 266:43:@19168.8]
  assign _GEN_25 = _T_7765 ? _T_7818 : acc_i; // @[TensorGemm.scala 266:43:@19168.8]
  assign _GEN_26 = _T_7765 ? _T_7820 : inp_i; // @[TensorGemm.scala 266:43:@19168.8]
  assign _GEN_27 = _T_7765 ? _T_7822 : wgt_i; // @[TensorGemm.scala 266:43:@19168.8]
  assign _GEN_28 = _T_7805 ? 14'h0 : _GEN_24; // @[TensorGemm.scala 260:58:@19155.6]
  assign _GEN_29 = _T_7805 ? acc_o : _GEN_25; // @[TensorGemm.scala 260:58:@19155.6]
  assign _GEN_30 = _T_7805 ? inp_o : _GEN_26; // @[TensorGemm.scala 260:58:@19155.6]
  assign _GEN_31 = _T_7805 ? wgt_o : _GEN_27; // @[TensorGemm.scala 260:58:@19155.6]
  assign _T_7823 = state == 3'h2; // @[TensorGemm.scala 273:15:@19182.4]
  assign _T_7824 = _T_7823 & io_uop_data_valid; // @[TensorGemm.scala 273:31:@19183.4]
  assign _GEN_45 = {{3'd0}, io_uop_data_bits_u0}; // @[TensorGemm.scala 274:36:@19185.6]
  assign _T_7825 = _GEN_45 + acc_i; // @[TensorGemm.scala 274:36:@19185.6]
  assign _T_7826 = _GEN_45 + acc_i; // @[TensorGemm.scala 274:36:@19186.6]
  assign _GEN_46 = {{3'd0}, io_uop_data_bits_u1}; // @[TensorGemm.scala 275:36:@19188.6]
  assign _T_7827 = _GEN_46 + inp_i; // @[TensorGemm.scala 275:36:@19188.6]
  assign _T_7828 = _GEN_46 + inp_i; // @[TensorGemm.scala 275:36:@19189.6]
  assign _GEN_47 = {{4'd0}, io_uop_data_bits_u2}; // @[TensorGemm.scala 276:36:@19191.6]
  assign _T_7829 = _GEN_47 + wgt_i; // @[TensorGemm.scala 276:36:@19191.6]
  assign _T_7830 = _GEN_47 + wgt_i; // @[TensorGemm.scala 276:36:@19192.6]
  assign _T_7832 = ~ dec_reset; // @[TensorGemm.scala 279:43:@19196.4]
  assign _T_8117 = dec_reset ? 1'h1 : wrpipe_io_deq_valid; // @[TensorGemm.scala 307:51:@19782.4]
  assign _T_8119 = dec_reset ? uop_acc : wrpipe_io_deq_bits; // @[TensorGemm.scala 308:28:@19785.4]
  assign io_done = _T_7688 & _T_7712; // @[TensorGemm.scala 317:11:@19824.4]
  assign io_uop_idx_valid = state == 3'h1; // @[TensorGemm.scala 283:20:@19201.4]
  assign io_uop_idx_bits = uop_idx[10:0]; // @[TensorGemm.scala 284:19:@19202.4]
  assign io_inp_rd_idx_valid = state == 3'h3; // @[TensorGemm.scala 287:23:@19204.4]
  assign io_inp_rd_idx_bits = uop_inp[10:0]; // @[TensorGemm.scala 288:22:@19205.4]
  assign io_wgt_rd_idx_valid = state == 3'h3; // @[TensorGemm.scala 292:23:@19225.4]
  assign io_wgt_rd_idx_bits = uop_wgt[9:0]; // @[TensorGemm.scala 293:22:@19226.4]
  assign io_acc_rd_idx_valid = state == 3'h3; // @[TensorGemm.scala 297:23:@19486.4]
  assign io_acc_rd_idx_bits = uop_acc[10:0]; // @[TensorGemm.scala 298:22:@19487.4]
  assign io_acc_wr_valid = mvc_io_acc_o_data_valid & _T_8117; // @[TensorGemm.scala 307:19:@19784.4]
  assign io_acc_wr_bits_idx = _T_8119[10:0]; // @[TensorGemm.scala 308:22:@19786.4]
  assign io_acc_wr_bits_data_0_0 = mvc_io_acc_o_data_bits_0_0; // @[TensorGemm.scala 309:23:@19787.4]
  assign io_acc_wr_bits_data_0_1 = mvc_io_acc_o_data_bits_0_1; // @[TensorGemm.scala 309:23:@19788.4]
  assign io_acc_wr_bits_data_0_2 = mvc_io_acc_o_data_bits_0_2; // @[TensorGemm.scala 309:23:@19789.4]
  assign io_acc_wr_bits_data_0_3 = mvc_io_acc_o_data_bits_0_3; // @[TensorGemm.scala 309:23:@19790.4]
  assign io_acc_wr_bits_data_0_4 = mvc_io_acc_o_data_bits_0_4; // @[TensorGemm.scala 309:23:@19791.4]
  assign io_acc_wr_bits_data_0_5 = mvc_io_acc_o_data_bits_0_5; // @[TensorGemm.scala 309:23:@19792.4]
  assign io_acc_wr_bits_data_0_6 = mvc_io_acc_o_data_bits_0_6; // @[TensorGemm.scala 309:23:@19793.4]
  assign io_acc_wr_bits_data_0_7 = mvc_io_acc_o_data_bits_0_7; // @[TensorGemm.scala 309:23:@19794.4]
  assign io_acc_wr_bits_data_0_8 = mvc_io_acc_o_data_bits_0_8; // @[TensorGemm.scala 309:23:@19795.4]
  assign io_acc_wr_bits_data_0_9 = mvc_io_acc_o_data_bits_0_9; // @[TensorGemm.scala 309:23:@19796.4]
  assign io_acc_wr_bits_data_0_10 = mvc_io_acc_o_data_bits_0_10; // @[TensorGemm.scala 309:23:@19797.4]
  assign io_acc_wr_bits_data_0_11 = mvc_io_acc_o_data_bits_0_11; // @[TensorGemm.scala 309:23:@19798.4]
  assign io_acc_wr_bits_data_0_12 = mvc_io_acc_o_data_bits_0_12; // @[TensorGemm.scala 309:23:@19799.4]
  assign io_acc_wr_bits_data_0_13 = mvc_io_acc_o_data_bits_0_13; // @[TensorGemm.scala 309:23:@19800.4]
  assign io_acc_wr_bits_data_0_14 = mvc_io_acc_o_data_bits_0_14; // @[TensorGemm.scala 309:23:@19801.4]
  assign io_acc_wr_bits_data_0_15 = mvc_io_acc_o_data_bits_0_15; // @[TensorGemm.scala 309:23:@19802.4]
  assign io_out_wr_valid = mvc_io_out_data_valid & wrpipe_io_deq_valid; // @[TensorGemm.scala 312:19:@19804.4]
  assign io_out_wr_bits_idx = wrpipe_io_deq_bits[10:0]; // @[TensorGemm.scala 313:22:@19805.4]
  assign io_out_wr_bits_data_0_0 = mvc_io_out_data_bits_0_0; // @[TensorGemm.scala 314:23:@19806.4]
  assign io_out_wr_bits_data_0_1 = mvc_io_out_data_bits_0_1; // @[TensorGemm.scala 314:23:@19807.4]
  assign io_out_wr_bits_data_0_2 = mvc_io_out_data_bits_0_2; // @[TensorGemm.scala 314:23:@19808.4]
  assign io_out_wr_bits_data_0_3 = mvc_io_out_data_bits_0_3; // @[TensorGemm.scala 314:23:@19809.4]
  assign io_out_wr_bits_data_0_4 = mvc_io_out_data_bits_0_4; // @[TensorGemm.scala 314:23:@19810.4]
  assign io_out_wr_bits_data_0_5 = mvc_io_out_data_bits_0_5; // @[TensorGemm.scala 314:23:@19811.4]
  assign io_out_wr_bits_data_0_6 = mvc_io_out_data_bits_0_6; // @[TensorGemm.scala 314:23:@19812.4]
  assign io_out_wr_bits_data_0_7 = mvc_io_out_data_bits_0_7; // @[TensorGemm.scala 314:23:@19813.4]
  assign io_out_wr_bits_data_0_8 = mvc_io_out_data_bits_0_8; // @[TensorGemm.scala 314:23:@19814.4]
  assign io_out_wr_bits_data_0_9 = mvc_io_out_data_bits_0_9; // @[TensorGemm.scala 314:23:@19815.4]
  assign io_out_wr_bits_data_0_10 = mvc_io_out_data_bits_0_10; // @[TensorGemm.scala 314:23:@19816.4]
  assign io_out_wr_bits_data_0_11 = mvc_io_out_data_bits_0_11; // @[TensorGemm.scala 314:23:@19817.4]
  assign io_out_wr_bits_data_0_12 = mvc_io_out_data_bits_0_12; // @[TensorGemm.scala 314:23:@19818.4]
  assign io_out_wr_bits_data_0_13 = mvc_io_out_data_bits_0_13; // @[TensorGemm.scala 314:23:@19819.4]
  assign io_out_wr_bits_data_0_14 = mvc_io_out_data_bits_0_14; // @[TensorGemm.scala 314:23:@19820.4]
  assign io_out_wr_bits_data_0_15 = mvc_io_out_data_bits_0_15; // @[TensorGemm.scala 314:23:@19821.4]
  assign mvc_clock = clock; // @[:@18932.4]
  assign mvc_reset = reset; // @[:@18933.4]
  assign mvc_io_reset = dec_reset & _T_7689; // @[TensorGemm.scala 301:16:@19490.4]
  assign mvc_io_inp_data_valid = io_inp_rd_data_valid; // @[TensorGemm.scala 302:19:@19507.4]
  assign mvc_io_inp_data_bits_0_0 = io_inp_rd_data_bits_0_0; // @[TensorGemm.scala 302:19:@19491.4]
  assign mvc_io_inp_data_bits_0_1 = io_inp_rd_data_bits_0_1; // @[TensorGemm.scala 302:19:@19492.4]
  assign mvc_io_inp_data_bits_0_2 = io_inp_rd_data_bits_0_2; // @[TensorGemm.scala 302:19:@19493.4]
  assign mvc_io_inp_data_bits_0_3 = io_inp_rd_data_bits_0_3; // @[TensorGemm.scala 302:19:@19494.4]
  assign mvc_io_inp_data_bits_0_4 = io_inp_rd_data_bits_0_4; // @[TensorGemm.scala 302:19:@19495.4]
  assign mvc_io_inp_data_bits_0_5 = io_inp_rd_data_bits_0_5; // @[TensorGemm.scala 302:19:@19496.4]
  assign mvc_io_inp_data_bits_0_6 = io_inp_rd_data_bits_0_6; // @[TensorGemm.scala 302:19:@19497.4]
  assign mvc_io_inp_data_bits_0_7 = io_inp_rd_data_bits_0_7; // @[TensorGemm.scala 302:19:@19498.4]
  assign mvc_io_inp_data_bits_0_8 = io_inp_rd_data_bits_0_8; // @[TensorGemm.scala 302:19:@19499.4]
  assign mvc_io_inp_data_bits_0_9 = io_inp_rd_data_bits_0_9; // @[TensorGemm.scala 302:19:@19500.4]
  assign mvc_io_inp_data_bits_0_10 = io_inp_rd_data_bits_0_10; // @[TensorGemm.scala 302:19:@19501.4]
  assign mvc_io_inp_data_bits_0_11 = io_inp_rd_data_bits_0_11; // @[TensorGemm.scala 302:19:@19502.4]
  assign mvc_io_inp_data_bits_0_12 = io_inp_rd_data_bits_0_12; // @[TensorGemm.scala 302:19:@19503.4]
  assign mvc_io_inp_data_bits_0_13 = io_inp_rd_data_bits_0_13; // @[TensorGemm.scala 302:19:@19504.4]
  assign mvc_io_inp_data_bits_0_14 = io_inp_rd_data_bits_0_14; // @[TensorGemm.scala 302:19:@19505.4]
  assign mvc_io_inp_data_bits_0_15 = io_inp_rd_data_bits_0_15; // @[TensorGemm.scala 302:19:@19506.4]
  assign mvc_io_wgt_data_valid = io_wgt_rd_data_valid; // @[TensorGemm.scala 303:19:@19764.4]
  assign mvc_io_wgt_data_bits_0_0 = io_wgt_rd_data_bits_0_0; // @[TensorGemm.scala 303:19:@19508.4]
  assign mvc_io_wgt_data_bits_0_1 = io_wgt_rd_data_bits_0_1; // @[TensorGemm.scala 303:19:@19509.4]
  assign mvc_io_wgt_data_bits_0_2 = io_wgt_rd_data_bits_0_2; // @[TensorGemm.scala 303:19:@19510.4]
  assign mvc_io_wgt_data_bits_0_3 = io_wgt_rd_data_bits_0_3; // @[TensorGemm.scala 303:19:@19511.4]
  assign mvc_io_wgt_data_bits_0_4 = io_wgt_rd_data_bits_0_4; // @[TensorGemm.scala 303:19:@19512.4]
  assign mvc_io_wgt_data_bits_0_5 = io_wgt_rd_data_bits_0_5; // @[TensorGemm.scala 303:19:@19513.4]
  assign mvc_io_wgt_data_bits_0_6 = io_wgt_rd_data_bits_0_6; // @[TensorGemm.scala 303:19:@19514.4]
  assign mvc_io_wgt_data_bits_0_7 = io_wgt_rd_data_bits_0_7; // @[TensorGemm.scala 303:19:@19515.4]
  assign mvc_io_wgt_data_bits_0_8 = io_wgt_rd_data_bits_0_8; // @[TensorGemm.scala 303:19:@19516.4]
  assign mvc_io_wgt_data_bits_0_9 = io_wgt_rd_data_bits_0_9; // @[TensorGemm.scala 303:19:@19517.4]
  assign mvc_io_wgt_data_bits_0_10 = io_wgt_rd_data_bits_0_10; // @[TensorGemm.scala 303:19:@19518.4]
  assign mvc_io_wgt_data_bits_0_11 = io_wgt_rd_data_bits_0_11; // @[TensorGemm.scala 303:19:@19519.4]
  assign mvc_io_wgt_data_bits_0_12 = io_wgt_rd_data_bits_0_12; // @[TensorGemm.scala 303:19:@19520.4]
  assign mvc_io_wgt_data_bits_0_13 = io_wgt_rd_data_bits_0_13; // @[TensorGemm.scala 303:19:@19521.4]
  assign mvc_io_wgt_data_bits_0_14 = io_wgt_rd_data_bits_0_14; // @[TensorGemm.scala 303:19:@19522.4]
  assign mvc_io_wgt_data_bits_0_15 = io_wgt_rd_data_bits_0_15; // @[TensorGemm.scala 303:19:@19523.4]
  assign mvc_io_wgt_data_bits_1_0 = io_wgt_rd_data_bits_1_0; // @[TensorGemm.scala 303:19:@19524.4]
  assign mvc_io_wgt_data_bits_1_1 = io_wgt_rd_data_bits_1_1; // @[TensorGemm.scala 303:19:@19525.4]
  assign mvc_io_wgt_data_bits_1_2 = io_wgt_rd_data_bits_1_2; // @[TensorGemm.scala 303:19:@19526.4]
  assign mvc_io_wgt_data_bits_1_3 = io_wgt_rd_data_bits_1_3; // @[TensorGemm.scala 303:19:@19527.4]
  assign mvc_io_wgt_data_bits_1_4 = io_wgt_rd_data_bits_1_4; // @[TensorGemm.scala 303:19:@19528.4]
  assign mvc_io_wgt_data_bits_1_5 = io_wgt_rd_data_bits_1_5; // @[TensorGemm.scala 303:19:@19529.4]
  assign mvc_io_wgt_data_bits_1_6 = io_wgt_rd_data_bits_1_6; // @[TensorGemm.scala 303:19:@19530.4]
  assign mvc_io_wgt_data_bits_1_7 = io_wgt_rd_data_bits_1_7; // @[TensorGemm.scala 303:19:@19531.4]
  assign mvc_io_wgt_data_bits_1_8 = io_wgt_rd_data_bits_1_8; // @[TensorGemm.scala 303:19:@19532.4]
  assign mvc_io_wgt_data_bits_1_9 = io_wgt_rd_data_bits_1_9; // @[TensorGemm.scala 303:19:@19533.4]
  assign mvc_io_wgt_data_bits_1_10 = io_wgt_rd_data_bits_1_10; // @[TensorGemm.scala 303:19:@19534.4]
  assign mvc_io_wgt_data_bits_1_11 = io_wgt_rd_data_bits_1_11; // @[TensorGemm.scala 303:19:@19535.4]
  assign mvc_io_wgt_data_bits_1_12 = io_wgt_rd_data_bits_1_12; // @[TensorGemm.scala 303:19:@19536.4]
  assign mvc_io_wgt_data_bits_1_13 = io_wgt_rd_data_bits_1_13; // @[TensorGemm.scala 303:19:@19537.4]
  assign mvc_io_wgt_data_bits_1_14 = io_wgt_rd_data_bits_1_14; // @[TensorGemm.scala 303:19:@19538.4]
  assign mvc_io_wgt_data_bits_1_15 = io_wgt_rd_data_bits_1_15; // @[TensorGemm.scala 303:19:@19539.4]
  assign mvc_io_wgt_data_bits_2_0 = io_wgt_rd_data_bits_2_0; // @[TensorGemm.scala 303:19:@19540.4]
  assign mvc_io_wgt_data_bits_2_1 = io_wgt_rd_data_bits_2_1; // @[TensorGemm.scala 303:19:@19541.4]
  assign mvc_io_wgt_data_bits_2_2 = io_wgt_rd_data_bits_2_2; // @[TensorGemm.scala 303:19:@19542.4]
  assign mvc_io_wgt_data_bits_2_3 = io_wgt_rd_data_bits_2_3; // @[TensorGemm.scala 303:19:@19543.4]
  assign mvc_io_wgt_data_bits_2_4 = io_wgt_rd_data_bits_2_4; // @[TensorGemm.scala 303:19:@19544.4]
  assign mvc_io_wgt_data_bits_2_5 = io_wgt_rd_data_bits_2_5; // @[TensorGemm.scala 303:19:@19545.4]
  assign mvc_io_wgt_data_bits_2_6 = io_wgt_rd_data_bits_2_6; // @[TensorGemm.scala 303:19:@19546.4]
  assign mvc_io_wgt_data_bits_2_7 = io_wgt_rd_data_bits_2_7; // @[TensorGemm.scala 303:19:@19547.4]
  assign mvc_io_wgt_data_bits_2_8 = io_wgt_rd_data_bits_2_8; // @[TensorGemm.scala 303:19:@19548.4]
  assign mvc_io_wgt_data_bits_2_9 = io_wgt_rd_data_bits_2_9; // @[TensorGemm.scala 303:19:@19549.4]
  assign mvc_io_wgt_data_bits_2_10 = io_wgt_rd_data_bits_2_10; // @[TensorGemm.scala 303:19:@19550.4]
  assign mvc_io_wgt_data_bits_2_11 = io_wgt_rd_data_bits_2_11; // @[TensorGemm.scala 303:19:@19551.4]
  assign mvc_io_wgt_data_bits_2_12 = io_wgt_rd_data_bits_2_12; // @[TensorGemm.scala 303:19:@19552.4]
  assign mvc_io_wgt_data_bits_2_13 = io_wgt_rd_data_bits_2_13; // @[TensorGemm.scala 303:19:@19553.4]
  assign mvc_io_wgt_data_bits_2_14 = io_wgt_rd_data_bits_2_14; // @[TensorGemm.scala 303:19:@19554.4]
  assign mvc_io_wgt_data_bits_2_15 = io_wgt_rd_data_bits_2_15; // @[TensorGemm.scala 303:19:@19555.4]
  assign mvc_io_wgt_data_bits_3_0 = io_wgt_rd_data_bits_3_0; // @[TensorGemm.scala 303:19:@19556.4]
  assign mvc_io_wgt_data_bits_3_1 = io_wgt_rd_data_bits_3_1; // @[TensorGemm.scala 303:19:@19557.4]
  assign mvc_io_wgt_data_bits_3_2 = io_wgt_rd_data_bits_3_2; // @[TensorGemm.scala 303:19:@19558.4]
  assign mvc_io_wgt_data_bits_3_3 = io_wgt_rd_data_bits_3_3; // @[TensorGemm.scala 303:19:@19559.4]
  assign mvc_io_wgt_data_bits_3_4 = io_wgt_rd_data_bits_3_4; // @[TensorGemm.scala 303:19:@19560.4]
  assign mvc_io_wgt_data_bits_3_5 = io_wgt_rd_data_bits_3_5; // @[TensorGemm.scala 303:19:@19561.4]
  assign mvc_io_wgt_data_bits_3_6 = io_wgt_rd_data_bits_3_6; // @[TensorGemm.scala 303:19:@19562.4]
  assign mvc_io_wgt_data_bits_3_7 = io_wgt_rd_data_bits_3_7; // @[TensorGemm.scala 303:19:@19563.4]
  assign mvc_io_wgt_data_bits_3_8 = io_wgt_rd_data_bits_3_8; // @[TensorGemm.scala 303:19:@19564.4]
  assign mvc_io_wgt_data_bits_3_9 = io_wgt_rd_data_bits_3_9; // @[TensorGemm.scala 303:19:@19565.4]
  assign mvc_io_wgt_data_bits_3_10 = io_wgt_rd_data_bits_3_10; // @[TensorGemm.scala 303:19:@19566.4]
  assign mvc_io_wgt_data_bits_3_11 = io_wgt_rd_data_bits_3_11; // @[TensorGemm.scala 303:19:@19567.4]
  assign mvc_io_wgt_data_bits_3_12 = io_wgt_rd_data_bits_3_12; // @[TensorGemm.scala 303:19:@19568.4]
  assign mvc_io_wgt_data_bits_3_13 = io_wgt_rd_data_bits_3_13; // @[TensorGemm.scala 303:19:@19569.4]
  assign mvc_io_wgt_data_bits_3_14 = io_wgt_rd_data_bits_3_14; // @[TensorGemm.scala 303:19:@19570.4]
  assign mvc_io_wgt_data_bits_3_15 = io_wgt_rd_data_bits_3_15; // @[TensorGemm.scala 303:19:@19571.4]
  assign mvc_io_wgt_data_bits_4_0 = io_wgt_rd_data_bits_4_0; // @[TensorGemm.scala 303:19:@19572.4]
  assign mvc_io_wgt_data_bits_4_1 = io_wgt_rd_data_bits_4_1; // @[TensorGemm.scala 303:19:@19573.4]
  assign mvc_io_wgt_data_bits_4_2 = io_wgt_rd_data_bits_4_2; // @[TensorGemm.scala 303:19:@19574.4]
  assign mvc_io_wgt_data_bits_4_3 = io_wgt_rd_data_bits_4_3; // @[TensorGemm.scala 303:19:@19575.4]
  assign mvc_io_wgt_data_bits_4_4 = io_wgt_rd_data_bits_4_4; // @[TensorGemm.scala 303:19:@19576.4]
  assign mvc_io_wgt_data_bits_4_5 = io_wgt_rd_data_bits_4_5; // @[TensorGemm.scala 303:19:@19577.4]
  assign mvc_io_wgt_data_bits_4_6 = io_wgt_rd_data_bits_4_6; // @[TensorGemm.scala 303:19:@19578.4]
  assign mvc_io_wgt_data_bits_4_7 = io_wgt_rd_data_bits_4_7; // @[TensorGemm.scala 303:19:@19579.4]
  assign mvc_io_wgt_data_bits_4_8 = io_wgt_rd_data_bits_4_8; // @[TensorGemm.scala 303:19:@19580.4]
  assign mvc_io_wgt_data_bits_4_9 = io_wgt_rd_data_bits_4_9; // @[TensorGemm.scala 303:19:@19581.4]
  assign mvc_io_wgt_data_bits_4_10 = io_wgt_rd_data_bits_4_10; // @[TensorGemm.scala 303:19:@19582.4]
  assign mvc_io_wgt_data_bits_4_11 = io_wgt_rd_data_bits_4_11; // @[TensorGemm.scala 303:19:@19583.4]
  assign mvc_io_wgt_data_bits_4_12 = io_wgt_rd_data_bits_4_12; // @[TensorGemm.scala 303:19:@19584.4]
  assign mvc_io_wgt_data_bits_4_13 = io_wgt_rd_data_bits_4_13; // @[TensorGemm.scala 303:19:@19585.4]
  assign mvc_io_wgt_data_bits_4_14 = io_wgt_rd_data_bits_4_14; // @[TensorGemm.scala 303:19:@19586.4]
  assign mvc_io_wgt_data_bits_4_15 = io_wgt_rd_data_bits_4_15; // @[TensorGemm.scala 303:19:@19587.4]
  assign mvc_io_wgt_data_bits_5_0 = io_wgt_rd_data_bits_5_0; // @[TensorGemm.scala 303:19:@19588.4]
  assign mvc_io_wgt_data_bits_5_1 = io_wgt_rd_data_bits_5_1; // @[TensorGemm.scala 303:19:@19589.4]
  assign mvc_io_wgt_data_bits_5_2 = io_wgt_rd_data_bits_5_2; // @[TensorGemm.scala 303:19:@19590.4]
  assign mvc_io_wgt_data_bits_5_3 = io_wgt_rd_data_bits_5_3; // @[TensorGemm.scala 303:19:@19591.4]
  assign mvc_io_wgt_data_bits_5_4 = io_wgt_rd_data_bits_5_4; // @[TensorGemm.scala 303:19:@19592.4]
  assign mvc_io_wgt_data_bits_5_5 = io_wgt_rd_data_bits_5_5; // @[TensorGemm.scala 303:19:@19593.4]
  assign mvc_io_wgt_data_bits_5_6 = io_wgt_rd_data_bits_5_6; // @[TensorGemm.scala 303:19:@19594.4]
  assign mvc_io_wgt_data_bits_5_7 = io_wgt_rd_data_bits_5_7; // @[TensorGemm.scala 303:19:@19595.4]
  assign mvc_io_wgt_data_bits_5_8 = io_wgt_rd_data_bits_5_8; // @[TensorGemm.scala 303:19:@19596.4]
  assign mvc_io_wgt_data_bits_5_9 = io_wgt_rd_data_bits_5_9; // @[TensorGemm.scala 303:19:@19597.4]
  assign mvc_io_wgt_data_bits_5_10 = io_wgt_rd_data_bits_5_10; // @[TensorGemm.scala 303:19:@19598.4]
  assign mvc_io_wgt_data_bits_5_11 = io_wgt_rd_data_bits_5_11; // @[TensorGemm.scala 303:19:@19599.4]
  assign mvc_io_wgt_data_bits_5_12 = io_wgt_rd_data_bits_5_12; // @[TensorGemm.scala 303:19:@19600.4]
  assign mvc_io_wgt_data_bits_5_13 = io_wgt_rd_data_bits_5_13; // @[TensorGemm.scala 303:19:@19601.4]
  assign mvc_io_wgt_data_bits_5_14 = io_wgt_rd_data_bits_5_14; // @[TensorGemm.scala 303:19:@19602.4]
  assign mvc_io_wgt_data_bits_5_15 = io_wgt_rd_data_bits_5_15; // @[TensorGemm.scala 303:19:@19603.4]
  assign mvc_io_wgt_data_bits_6_0 = io_wgt_rd_data_bits_6_0; // @[TensorGemm.scala 303:19:@19604.4]
  assign mvc_io_wgt_data_bits_6_1 = io_wgt_rd_data_bits_6_1; // @[TensorGemm.scala 303:19:@19605.4]
  assign mvc_io_wgt_data_bits_6_2 = io_wgt_rd_data_bits_6_2; // @[TensorGemm.scala 303:19:@19606.4]
  assign mvc_io_wgt_data_bits_6_3 = io_wgt_rd_data_bits_6_3; // @[TensorGemm.scala 303:19:@19607.4]
  assign mvc_io_wgt_data_bits_6_4 = io_wgt_rd_data_bits_6_4; // @[TensorGemm.scala 303:19:@19608.4]
  assign mvc_io_wgt_data_bits_6_5 = io_wgt_rd_data_bits_6_5; // @[TensorGemm.scala 303:19:@19609.4]
  assign mvc_io_wgt_data_bits_6_6 = io_wgt_rd_data_bits_6_6; // @[TensorGemm.scala 303:19:@19610.4]
  assign mvc_io_wgt_data_bits_6_7 = io_wgt_rd_data_bits_6_7; // @[TensorGemm.scala 303:19:@19611.4]
  assign mvc_io_wgt_data_bits_6_8 = io_wgt_rd_data_bits_6_8; // @[TensorGemm.scala 303:19:@19612.4]
  assign mvc_io_wgt_data_bits_6_9 = io_wgt_rd_data_bits_6_9; // @[TensorGemm.scala 303:19:@19613.4]
  assign mvc_io_wgt_data_bits_6_10 = io_wgt_rd_data_bits_6_10; // @[TensorGemm.scala 303:19:@19614.4]
  assign mvc_io_wgt_data_bits_6_11 = io_wgt_rd_data_bits_6_11; // @[TensorGemm.scala 303:19:@19615.4]
  assign mvc_io_wgt_data_bits_6_12 = io_wgt_rd_data_bits_6_12; // @[TensorGemm.scala 303:19:@19616.4]
  assign mvc_io_wgt_data_bits_6_13 = io_wgt_rd_data_bits_6_13; // @[TensorGemm.scala 303:19:@19617.4]
  assign mvc_io_wgt_data_bits_6_14 = io_wgt_rd_data_bits_6_14; // @[TensorGemm.scala 303:19:@19618.4]
  assign mvc_io_wgt_data_bits_6_15 = io_wgt_rd_data_bits_6_15; // @[TensorGemm.scala 303:19:@19619.4]
  assign mvc_io_wgt_data_bits_7_0 = io_wgt_rd_data_bits_7_0; // @[TensorGemm.scala 303:19:@19620.4]
  assign mvc_io_wgt_data_bits_7_1 = io_wgt_rd_data_bits_7_1; // @[TensorGemm.scala 303:19:@19621.4]
  assign mvc_io_wgt_data_bits_7_2 = io_wgt_rd_data_bits_7_2; // @[TensorGemm.scala 303:19:@19622.4]
  assign mvc_io_wgt_data_bits_7_3 = io_wgt_rd_data_bits_7_3; // @[TensorGemm.scala 303:19:@19623.4]
  assign mvc_io_wgt_data_bits_7_4 = io_wgt_rd_data_bits_7_4; // @[TensorGemm.scala 303:19:@19624.4]
  assign mvc_io_wgt_data_bits_7_5 = io_wgt_rd_data_bits_7_5; // @[TensorGemm.scala 303:19:@19625.4]
  assign mvc_io_wgt_data_bits_7_6 = io_wgt_rd_data_bits_7_6; // @[TensorGemm.scala 303:19:@19626.4]
  assign mvc_io_wgt_data_bits_7_7 = io_wgt_rd_data_bits_7_7; // @[TensorGemm.scala 303:19:@19627.4]
  assign mvc_io_wgt_data_bits_7_8 = io_wgt_rd_data_bits_7_8; // @[TensorGemm.scala 303:19:@19628.4]
  assign mvc_io_wgt_data_bits_7_9 = io_wgt_rd_data_bits_7_9; // @[TensorGemm.scala 303:19:@19629.4]
  assign mvc_io_wgt_data_bits_7_10 = io_wgt_rd_data_bits_7_10; // @[TensorGemm.scala 303:19:@19630.4]
  assign mvc_io_wgt_data_bits_7_11 = io_wgt_rd_data_bits_7_11; // @[TensorGemm.scala 303:19:@19631.4]
  assign mvc_io_wgt_data_bits_7_12 = io_wgt_rd_data_bits_7_12; // @[TensorGemm.scala 303:19:@19632.4]
  assign mvc_io_wgt_data_bits_7_13 = io_wgt_rd_data_bits_7_13; // @[TensorGemm.scala 303:19:@19633.4]
  assign mvc_io_wgt_data_bits_7_14 = io_wgt_rd_data_bits_7_14; // @[TensorGemm.scala 303:19:@19634.4]
  assign mvc_io_wgt_data_bits_7_15 = io_wgt_rd_data_bits_7_15; // @[TensorGemm.scala 303:19:@19635.4]
  assign mvc_io_wgt_data_bits_8_0 = io_wgt_rd_data_bits_8_0; // @[TensorGemm.scala 303:19:@19636.4]
  assign mvc_io_wgt_data_bits_8_1 = io_wgt_rd_data_bits_8_1; // @[TensorGemm.scala 303:19:@19637.4]
  assign mvc_io_wgt_data_bits_8_2 = io_wgt_rd_data_bits_8_2; // @[TensorGemm.scala 303:19:@19638.4]
  assign mvc_io_wgt_data_bits_8_3 = io_wgt_rd_data_bits_8_3; // @[TensorGemm.scala 303:19:@19639.4]
  assign mvc_io_wgt_data_bits_8_4 = io_wgt_rd_data_bits_8_4; // @[TensorGemm.scala 303:19:@19640.4]
  assign mvc_io_wgt_data_bits_8_5 = io_wgt_rd_data_bits_8_5; // @[TensorGemm.scala 303:19:@19641.4]
  assign mvc_io_wgt_data_bits_8_6 = io_wgt_rd_data_bits_8_6; // @[TensorGemm.scala 303:19:@19642.4]
  assign mvc_io_wgt_data_bits_8_7 = io_wgt_rd_data_bits_8_7; // @[TensorGemm.scala 303:19:@19643.4]
  assign mvc_io_wgt_data_bits_8_8 = io_wgt_rd_data_bits_8_8; // @[TensorGemm.scala 303:19:@19644.4]
  assign mvc_io_wgt_data_bits_8_9 = io_wgt_rd_data_bits_8_9; // @[TensorGemm.scala 303:19:@19645.4]
  assign mvc_io_wgt_data_bits_8_10 = io_wgt_rd_data_bits_8_10; // @[TensorGemm.scala 303:19:@19646.4]
  assign mvc_io_wgt_data_bits_8_11 = io_wgt_rd_data_bits_8_11; // @[TensorGemm.scala 303:19:@19647.4]
  assign mvc_io_wgt_data_bits_8_12 = io_wgt_rd_data_bits_8_12; // @[TensorGemm.scala 303:19:@19648.4]
  assign mvc_io_wgt_data_bits_8_13 = io_wgt_rd_data_bits_8_13; // @[TensorGemm.scala 303:19:@19649.4]
  assign mvc_io_wgt_data_bits_8_14 = io_wgt_rd_data_bits_8_14; // @[TensorGemm.scala 303:19:@19650.4]
  assign mvc_io_wgt_data_bits_8_15 = io_wgt_rd_data_bits_8_15; // @[TensorGemm.scala 303:19:@19651.4]
  assign mvc_io_wgt_data_bits_9_0 = io_wgt_rd_data_bits_9_0; // @[TensorGemm.scala 303:19:@19652.4]
  assign mvc_io_wgt_data_bits_9_1 = io_wgt_rd_data_bits_9_1; // @[TensorGemm.scala 303:19:@19653.4]
  assign mvc_io_wgt_data_bits_9_2 = io_wgt_rd_data_bits_9_2; // @[TensorGemm.scala 303:19:@19654.4]
  assign mvc_io_wgt_data_bits_9_3 = io_wgt_rd_data_bits_9_3; // @[TensorGemm.scala 303:19:@19655.4]
  assign mvc_io_wgt_data_bits_9_4 = io_wgt_rd_data_bits_9_4; // @[TensorGemm.scala 303:19:@19656.4]
  assign mvc_io_wgt_data_bits_9_5 = io_wgt_rd_data_bits_9_5; // @[TensorGemm.scala 303:19:@19657.4]
  assign mvc_io_wgt_data_bits_9_6 = io_wgt_rd_data_bits_9_6; // @[TensorGemm.scala 303:19:@19658.4]
  assign mvc_io_wgt_data_bits_9_7 = io_wgt_rd_data_bits_9_7; // @[TensorGemm.scala 303:19:@19659.4]
  assign mvc_io_wgt_data_bits_9_8 = io_wgt_rd_data_bits_9_8; // @[TensorGemm.scala 303:19:@19660.4]
  assign mvc_io_wgt_data_bits_9_9 = io_wgt_rd_data_bits_9_9; // @[TensorGemm.scala 303:19:@19661.4]
  assign mvc_io_wgt_data_bits_9_10 = io_wgt_rd_data_bits_9_10; // @[TensorGemm.scala 303:19:@19662.4]
  assign mvc_io_wgt_data_bits_9_11 = io_wgt_rd_data_bits_9_11; // @[TensorGemm.scala 303:19:@19663.4]
  assign mvc_io_wgt_data_bits_9_12 = io_wgt_rd_data_bits_9_12; // @[TensorGemm.scala 303:19:@19664.4]
  assign mvc_io_wgt_data_bits_9_13 = io_wgt_rd_data_bits_9_13; // @[TensorGemm.scala 303:19:@19665.4]
  assign mvc_io_wgt_data_bits_9_14 = io_wgt_rd_data_bits_9_14; // @[TensorGemm.scala 303:19:@19666.4]
  assign mvc_io_wgt_data_bits_9_15 = io_wgt_rd_data_bits_9_15; // @[TensorGemm.scala 303:19:@19667.4]
  assign mvc_io_wgt_data_bits_10_0 = io_wgt_rd_data_bits_10_0; // @[TensorGemm.scala 303:19:@19668.4]
  assign mvc_io_wgt_data_bits_10_1 = io_wgt_rd_data_bits_10_1; // @[TensorGemm.scala 303:19:@19669.4]
  assign mvc_io_wgt_data_bits_10_2 = io_wgt_rd_data_bits_10_2; // @[TensorGemm.scala 303:19:@19670.4]
  assign mvc_io_wgt_data_bits_10_3 = io_wgt_rd_data_bits_10_3; // @[TensorGemm.scala 303:19:@19671.4]
  assign mvc_io_wgt_data_bits_10_4 = io_wgt_rd_data_bits_10_4; // @[TensorGemm.scala 303:19:@19672.4]
  assign mvc_io_wgt_data_bits_10_5 = io_wgt_rd_data_bits_10_5; // @[TensorGemm.scala 303:19:@19673.4]
  assign mvc_io_wgt_data_bits_10_6 = io_wgt_rd_data_bits_10_6; // @[TensorGemm.scala 303:19:@19674.4]
  assign mvc_io_wgt_data_bits_10_7 = io_wgt_rd_data_bits_10_7; // @[TensorGemm.scala 303:19:@19675.4]
  assign mvc_io_wgt_data_bits_10_8 = io_wgt_rd_data_bits_10_8; // @[TensorGemm.scala 303:19:@19676.4]
  assign mvc_io_wgt_data_bits_10_9 = io_wgt_rd_data_bits_10_9; // @[TensorGemm.scala 303:19:@19677.4]
  assign mvc_io_wgt_data_bits_10_10 = io_wgt_rd_data_bits_10_10; // @[TensorGemm.scala 303:19:@19678.4]
  assign mvc_io_wgt_data_bits_10_11 = io_wgt_rd_data_bits_10_11; // @[TensorGemm.scala 303:19:@19679.4]
  assign mvc_io_wgt_data_bits_10_12 = io_wgt_rd_data_bits_10_12; // @[TensorGemm.scala 303:19:@19680.4]
  assign mvc_io_wgt_data_bits_10_13 = io_wgt_rd_data_bits_10_13; // @[TensorGemm.scala 303:19:@19681.4]
  assign mvc_io_wgt_data_bits_10_14 = io_wgt_rd_data_bits_10_14; // @[TensorGemm.scala 303:19:@19682.4]
  assign mvc_io_wgt_data_bits_10_15 = io_wgt_rd_data_bits_10_15; // @[TensorGemm.scala 303:19:@19683.4]
  assign mvc_io_wgt_data_bits_11_0 = io_wgt_rd_data_bits_11_0; // @[TensorGemm.scala 303:19:@19684.4]
  assign mvc_io_wgt_data_bits_11_1 = io_wgt_rd_data_bits_11_1; // @[TensorGemm.scala 303:19:@19685.4]
  assign mvc_io_wgt_data_bits_11_2 = io_wgt_rd_data_bits_11_2; // @[TensorGemm.scala 303:19:@19686.4]
  assign mvc_io_wgt_data_bits_11_3 = io_wgt_rd_data_bits_11_3; // @[TensorGemm.scala 303:19:@19687.4]
  assign mvc_io_wgt_data_bits_11_4 = io_wgt_rd_data_bits_11_4; // @[TensorGemm.scala 303:19:@19688.4]
  assign mvc_io_wgt_data_bits_11_5 = io_wgt_rd_data_bits_11_5; // @[TensorGemm.scala 303:19:@19689.4]
  assign mvc_io_wgt_data_bits_11_6 = io_wgt_rd_data_bits_11_6; // @[TensorGemm.scala 303:19:@19690.4]
  assign mvc_io_wgt_data_bits_11_7 = io_wgt_rd_data_bits_11_7; // @[TensorGemm.scala 303:19:@19691.4]
  assign mvc_io_wgt_data_bits_11_8 = io_wgt_rd_data_bits_11_8; // @[TensorGemm.scala 303:19:@19692.4]
  assign mvc_io_wgt_data_bits_11_9 = io_wgt_rd_data_bits_11_9; // @[TensorGemm.scala 303:19:@19693.4]
  assign mvc_io_wgt_data_bits_11_10 = io_wgt_rd_data_bits_11_10; // @[TensorGemm.scala 303:19:@19694.4]
  assign mvc_io_wgt_data_bits_11_11 = io_wgt_rd_data_bits_11_11; // @[TensorGemm.scala 303:19:@19695.4]
  assign mvc_io_wgt_data_bits_11_12 = io_wgt_rd_data_bits_11_12; // @[TensorGemm.scala 303:19:@19696.4]
  assign mvc_io_wgt_data_bits_11_13 = io_wgt_rd_data_bits_11_13; // @[TensorGemm.scala 303:19:@19697.4]
  assign mvc_io_wgt_data_bits_11_14 = io_wgt_rd_data_bits_11_14; // @[TensorGemm.scala 303:19:@19698.4]
  assign mvc_io_wgt_data_bits_11_15 = io_wgt_rd_data_bits_11_15; // @[TensorGemm.scala 303:19:@19699.4]
  assign mvc_io_wgt_data_bits_12_0 = io_wgt_rd_data_bits_12_0; // @[TensorGemm.scala 303:19:@19700.4]
  assign mvc_io_wgt_data_bits_12_1 = io_wgt_rd_data_bits_12_1; // @[TensorGemm.scala 303:19:@19701.4]
  assign mvc_io_wgt_data_bits_12_2 = io_wgt_rd_data_bits_12_2; // @[TensorGemm.scala 303:19:@19702.4]
  assign mvc_io_wgt_data_bits_12_3 = io_wgt_rd_data_bits_12_3; // @[TensorGemm.scala 303:19:@19703.4]
  assign mvc_io_wgt_data_bits_12_4 = io_wgt_rd_data_bits_12_4; // @[TensorGemm.scala 303:19:@19704.4]
  assign mvc_io_wgt_data_bits_12_5 = io_wgt_rd_data_bits_12_5; // @[TensorGemm.scala 303:19:@19705.4]
  assign mvc_io_wgt_data_bits_12_6 = io_wgt_rd_data_bits_12_6; // @[TensorGemm.scala 303:19:@19706.4]
  assign mvc_io_wgt_data_bits_12_7 = io_wgt_rd_data_bits_12_7; // @[TensorGemm.scala 303:19:@19707.4]
  assign mvc_io_wgt_data_bits_12_8 = io_wgt_rd_data_bits_12_8; // @[TensorGemm.scala 303:19:@19708.4]
  assign mvc_io_wgt_data_bits_12_9 = io_wgt_rd_data_bits_12_9; // @[TensorGemm.scala 303:19:@19709.4]
  assign mvc_io_wgt_data_bits_12_10 = io_wgt_rd_data_bits_12_10; // @[TensorGemm.scala 303:19:@19710.4]
  assign mvc_io_wgt_data_bits_12_11 = io_wgt_rd_data_bits_12_11; // @[TensorGemm.scala 303:19:@19711.4]
  assign mvc_io_wgt_data_bits_12_12 = io_wgt_rd_data_bits_12_12; // @[TensorGemm.scala 303:19:@19712.4]
  assign mvc_io_wgt_data_bits_12_13 = io_wgt_rd_data_bits_12_13; // @[TensorGemm.scala 303:19:@19713.4]
  assign mvc_io_wgt_data_bits_12_14 = io_wgt_rd_data_bits_12_14; // @[TensorGemm.scala 303:19:@19714.4]
  assign mvc_io_wgt_data_bits_12_15 = io_wgt_rd_data_bits_12_15; // @[TensorGemm.scala 303:19:@19715.4]
  assign mvc_io_wgt_data_bits_13_0 = io_wgt_rd_data_bits_13_0; // @[TensorGemm.scala 303:19:@19716.4]
  assign mvc_io_wgt_data_bits_13_1 = io_wgt_rd_data_bits_13_1; // @[TensorGemm.scala 303:19:@19717.4]
  assign mvc_io_wgt_data_bits_13_2 = io_wgt_rd_data_bits_13_2; // @[TensorGemm.scala 303:19:@19718.4]
  assign mvc_io_wgt_data_bits_13_3 = io_wgt_rd_data_bits_13_3; // @[TensorGemm.scala 303:19:@19719.4]
  assign mvc_io_wgt_data_bits_13_4 = io_wgt_rd_data_bits_13_4; // @[TensorGemm.scala 303:19:@19720.4]
  assign mvc_io_wgt_data_bits_13_5 = io_wgt_rd_data_bits_13_5; // @[TensorGemm.scala 303:19:@19721.4]
  assign mvc_io_wgt_data_bits_13_6 = io_wgt_rd_data_bits_13_6; // @[TensorGemm.scala 303:19:@19722.4]
  assign mvc_io_wgt_data_bits_13_7 = io_wgt_rd_data_bits_13_7; // @[TensorGemm.scala 303:19:@19723.4]
  assign mvc_io_wgt_data_bits_13_8 = io_wgt_rd_data_bits_13_8; // @[TensorGemm.scala 303:19:@19724.4]
  assign mvc_io_wgt_data_bits_13_9 = io_wgt_rd_data_bits_13_9; // @[TensorGemm.scala 303:19:@19725.4]
  assign mvc_io_wgt_data_bits_13_10 = io_wgt_rd_data_bits_13_10; // @[TensorGemm.scala 303:19:@19726.4]
  assign mvc_io_wgt_data_bits_13_11 = io_wgt_rd_data_bits_13_11; // @[TensorGemm.scala 303:19:@19727.4]
  assign mvc_io_wgt_data_bits_13_12 = io_wgt_rd_data_bits_13_12; // @[TensorGemm.scala 303:19:@19728.4]
  assign mvc_io_wgt_data_bits_13_13 = io_wgt_rd_data_bits_13_13; // @[TensorGemm.scala 303:19:@19729.4]
  assign mvc_io_wgt_data_bits_13_14 = io_wgt_rd_data_bits_13_14; // @[TensorGemm.scala 303:19:@19730.4]
  assign mvc_io_wgt_data_bits_13_15 = io_wgt_rd_data_bits_13_15; // @[TensorGemm.scala 303:19:@19731.4]
  assign mvc_io_wgt_data_bits_14_0 = io_wgt_rd_data_bits_14_0; // @[TensorGemm.scala 303:19:@19732.4]
  assign mvc_io_wgt_data_bits_14_1 = io_wgt_rd_data_bits_14_1; // @[TensorGemm.scala 303:19:@19733.4]
  assign mvc_io_wgt_data_bits_14_2 = io_wgt_rd_data_bits_14_2; // @[TensorGemm.scala 303:19:@19734.4]
  assign mvc_io_wgt_data_bits_14_3 = io_wgt_rd_data_bits_14_3; // @[TensorGemm.scala 303:19:@19735.4]
  assign mvc_io_wgt_data_bits_14_4 = io_wgt_rd_data_bits_14_4; // @[TensorGemm.scala 303:19:@19736.4]
  assign mvc_io_wgt_data_bits_14_5 = io_wgt_rd_data_bits_14_5; // @[TensorGemm.scala 303:19:@19737.4]
  assign mvc_io_wgt_data_bits_14_6 = io_wgt_rd_data_bits_14_6; // @[TensorGemm.scala 303:19:@19738.4]
  assign mvc_io_wgt_data_bits_14_7 = io_wgt_rd_data_bits_14_7; // @[TensorGemm.scala 303:19:@19739.4]
  assign mvc_io_wgt_data_bits_14_8 = io_wgt_rd_data_bits_14_8; // @[TensorGemm.scala 303:19:@19740.4]
  assign mvc_io_wgt_data_bits_14_9 = io_wgt_rd_data_bits_14_9; // @[TensorGemm.scala 303:19:@19741.4]
  assign mvc_io_wgt_data_bits_14_10 = io_wgt_rd_data_bits_14_10; // @[TensorGemm.scala 303:19:@19742.4]
  assign mvc_io_wgt_data_bits_14_11 = io_wgt_rd_data_bits_14_11; // @[TensorGemm.scala 303:19:@19743.4]
  assign mvc_io_wgt_data_bits_14_12 = io_wgt_rd_data_bits_14_12; // @[TensorGemm.scala 303:19:@19744.4]
  assign mvc_io_wgt_data_bits_14_13 = io_wgt_rd_data_bits_14_13; // @[TensorGemm.scala 303:19:@19745.4]
  assign mvc_io_wgt_data_bits_14_14 = io_wgt_rd_data_bits_14_14; // @[TensorGemm.scala 303:19:@19746.4]
  assign mvc_io_wgt_data_bits_14_15 = io_wgt_rd_data_bits_14_15; // @[TensorGemm.scala 303:19:@19747.4]
  assign mvc_io_wgt_data_bits_15_0 = io_wgt_rd_data_bits_15_0; // @[TensorGemm.scala 303:19:@19748.4]
  assign mvc_io_wgt_data_bits_15_1 = io_wgt_rd_data_bits_15_1; // @[TensorGemm.scala 303:19:@19749.4]
  assign mvc_io_wgt_data_bits_15_2 = io_wgt_rd_data_bits_15_2; // @[TensorGemm.scala 303:19:@19750.4]
  assign mvc_io_wgt_data_bits_15_3 = io_wgt_rd_data_bits_15_3; // @[TensorGemm.scala 303:19:@19751.4]
  assign mvc_io_wgt_data_bits_15_4 = io_wgt_rd_data_bits_15_4; // @[TensorGemm.scala 303:19:@19752.4]
  assign mvc_io_wgt_data_bits_15_5 = io_wgt_rd_data_bits_15_5; // @[TensorGemm.scala 303:19:@19753.4]
  assign mvc_io_wgt_data_bits_15_6 = io_wgt_rd_data_bits_15_6; // @[TensorGemm.scala 303:19:@19754.4]
  assign mvc_io_wgt_data_bits_15_7 = io_wgt_rd_data_bits_15_7; // @[TensorGemm.scala 303:19:@19755.4]
  assign mvc_io_wgt_data_bits_15_8 = io_wgt_rd_data_bits_15_8; // @[TensorGemm.scala 303:19:@19756.4]
  assign mvc_io_wgt_data_bits_15_9 = io_wgt_rd_data_bits_15_9; // @[TensorGemm.scala 303:19:@19757.4]
  assign mvc_io_wgt_data_bits_15_10 = io_wgt_rd_data_bits_15_10; // @[TensorGemm.scala 303:19:@19758.4]
  assign mvc_io_wgt_data_bits_15_11 = io_wgt_rd_data_bits_15_11; // @[TensorGemm.scala 303:19:@19759.4]
  assign mvc_io_wgt_data_bits_15_12 = io_wgt_rd_data_bits_15_12; // @[TensorGemm.scala 303:19:@19760.4]
  assign mvc_io_wgt_data_bits_15_13 = io_wgt_rd_data_bits_15_13; // @[TensorGemm.scala 303:19:@19761.4]
  assign mvc_io_wgt_data_bits_15_14 = io_wgt_rd_data_bits_15_14; // @[TensorGemm.scala 303:19:@19762.4]
  assign mvc_io_wgt_data_bits_15_15 = io_wgt_rd_data_bits_15_15; // @[TensorGemm.scala 303:19:@19763.4]
  assign mvc_io_acc_i_data_valid = io_acc_rd_data_valid; // @[TensorGemm.scala 304:21:@19781.4]
  assign mvc_io_acc_i_data_bits_0_0 = io_acc_rd_data_bits_0_0; // @[TensorGemm.scala 304:21:@19765.4]
  assign mvc_io_acc_i_data_bits_0_1 = io_acc_rd_data_bits_0_1; // @[TensorGemm.scala 304:21:@19766.4]
  assign mvc_io_acc_i_data_bits_0_2 = io_acc_rd_data_bits_0_2; // @[TensorGemm.scala 304:21:@19767.4]
  assign mvc_io_acc_i_data_bits_0_3 = io_acc_rd_data_bits_0_3; // @[TensorGemm.scala 304:21:@19768.4]
  assign mvc_io_acc_i_data_bits_0_4 = io_acc_rd_data_bits_0_4; // @[TensorGemm.scala 304:21:@19769.4]
  assign mvc_io_acc_i_data_bits_0_5 = io_acc_rd_data_bits_0_5; // @[TensorGemm.scala 304:21:@19770.4]
  assign mvc_io_acc_i_data_bits_0_6 = io_acc_rd_data_bits_0_6; // @[TensorGemm.scala 304:21:@19771.4]
  assign mvc_io_acc_i_data_bits_0_7 = io_acc_rd_data_bits_0_7; // @[TensorGemm.scala 304:21:@19772.4]
  assign mvc_io_acc_i_data_bits_0_8 = io_acc_rd_data_bits_0_8; // @[TensorGemm.scala 304:21:@19773.4]
  assign mvc_io_acc_i_data_bits_0_9 = io_acc_rd_data_bits_0_9; // @[TensorGemm.scala 304:21:@19774.4]
  assign mvc_io_acc_i_data_bits_0_10 = io_acc_rd_data_bits_0_10; // @[TensorGemm.scala 304:21:@19775.4]
  assign mvc_io_acc_i_data_bits_0_11 = io_acc_rd_data_bits_0_11; // @[TensorGemm.scala 304:21:@19776.4]
  assign mvc_io_acc_i_data_bits_0_12 = io_acc_rd_data_bits_0_12; // @[TensorGemm.scala 304:21:@19777.4]
  assign mvc_io_acc_i_data_bits_0_13 = io_acc_rd_data_bits_0_13; // @[TensorGemm.scala 304:21:@19778.4]
  assign mvc_io_acc_i_data_bits_0_14 = io_acc_rd_data_bits_0_14; // @[TensorGemm.scala 304:21:@19779.4]
  assign mvc_io_acc_i_data_bits_0_15 = io_acc_rd_data_bits_0_15; // @[TensorGemm.scala 304:21:@19780.4]
  assign wrpipe_clock = clock; // @[:@18985.4]
  assign wrpipe_reset = reset; // @[:@18986.4]
  assign wrpipe_io_enq_valid = _T_7689 & _T_7832; // @[TensorGemm.scala 279:23:@19198.4]
  assign wrpipe_io_enq_bits = uop_acc; // @[TensorGemm.scala 280:22:@19199.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state = _RAND_0[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  uop_idx = _RAND_1[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  uop_acc = _RAND_2[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  uop_inp = _RAND_3[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  uop_wgt = _RAND_4[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  cnt_o = _RAND_5[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  acc_o = _RAND_6[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  inp_o = _RAND_7[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  wgt_o = _RAND_8[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  cnt_i = _RAND_9[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  acc_i = _RAND_10[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  inp_i = _RAND_11[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  wgt_i = _RAND_12[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_13 = {1{`RANDOM}};
  inflight = _RAND_13[4:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_7713) begin
        if (io_start) begin
          state <= 3'h1;
        end
      end else begin
        if (_T_7714) begin
          state <= 3'h2;
        end else begin
          if (_T_7715) begin
            state <= 3'h3;
          end else begin
            if (_T_7716) begin
              state <= 3'h4;
            end else begin
              if (_T_7717) begin
                if (_T_7734) begin
                  if (_T_7736) begin
                    state <= 3'h5;
                  end else begin
                    state <= 3'h0;
                  end
                end else begin
                  state <= 3'h1;
                end
              end else begin
                if (_T_7737) begin
                  if (_T_7688) begin
                    state <= 3'h0;
                  end
                end
              end
            end
          end
        end
      end
    end
    if (_T_7766) begin
      uop_idx <= {{1'd0}, dec_uop_begin};
    end else begin
      if (_T_7689) begin
        uop_idx <= _T_7770;
      end
    end
    if (_T_7824) begin
      uop_acc <= _T_7826;
    end
    if (_T_7824) begin
      uop_inp <= _T_7828;
    end
    if (_T_7824) begin
      uop_wgt <= _T_7830;
    end
    if (_T_7740) begin
      cnt_o <= 14'h0;
    end else begin
      if (_T_7788) begin
        cnt_o <= _T_7791;
      end
    end
    if (_T_7740) begin
      acc_o <= 14'h0;
    end else begin
      if (_T_7788) begin
        acc_o <= _T_7793;
      end
    end
    if (_T_7740) begin
      inp_o <= 14'h0;
    end else begin
      if (_T_7788) begin
        inp_o <= _T_7795;
      end
    end
    if (_T_7740) begin
      wgt_o <= 14'h0;
    end else begin
      if (_T_7788) begin
        wgt_o <= _T_7797;
      end
    end
    if (_T_7740) begin
      cnt_i <= 14'h0;
    end else begin
      if (_T_7805) begin
        cnt_i <= 14'h0;
      end else begin
        if (_T_7765) begin
          cnt_i <= _T_7816;
        end
      end
    end
    if (_T_7740) begin
      acc_i <= 14'h0;
    end else begin
      if (_T_7805) begin
        acc_i <= acc_o;
      end else begin
        if (_T_7765) begin
          acc_i <= _T_7818;
        end
      end
    end
    if (_T_7740) begin
      inp_i <= 14'h0;
    end else begin
      if (_T_7805) begin
        inp_i <= inp_o;
      end else begin
        if (_T_7765) begin
          inp_i <= _T_7820;
        end
      end
    end
    if (_T_7740) begin
      wgt_i <= 14'h0;
    end else begin
      if (_T_7805) begin
        wgt_i <= wgt_o;
      end else begin
        if (_T_7765) begin
          wgt_i <= _T_7822;
        end
      end
    end
    if (_T_7740) begin
      inflight <= 5'h0;
    end else begin
      if (_T_7743) begin
        if (_T_7747) begin
          inflight <= _T_7750;
        end else begin
          if (_T_7753) begin
            inflight <= _T_7757;
          end
        end
      end
    end
  end
endmodule
module Alu( // @[:@19826.2]
  input  [2:0]  io_opcode, // @[:@19829.4]
  input  [31:0] io_a, // @[:@19829.4]
  input  [31:0] io_b, // @[:@19829.4]
  output [31:0] io_y // @[:@19829.4]
);
  wire [31:0] ub; // @[TensorAlu.scala 37:17:@19831.4]
  wire [4:0] _T_13; // @[TensorAlu.scala 39:14:@19832.4]
  wire [4:0] _T_14; // @[TensorAlu.scala 39:11:@19833.4]
  wire [5:0] _T_16; // @[TensorAlu.scala 39:29:@19834.4]
  wire [4:0] m; // @[TensorAlu.scala 39:29:@19835.4]
  wire  _T_17; // @[TensorAlu.scala 42:26:@19837.4]
  wire [31:0] fop_0; // @[TensorAlu.scala 42:20:@19838.4]
  wire [31:0] fop_1; // @[TensorAlu.scala 43:20:@19840.4]
  wire [32:0] _T_19; // @[TensorAlu.scala 44:22:@19841.4]
  wire [31:0] _T_20; // @[TensorAlu.scala 44:22:@19842.4]
  wire [31:0] fop_2; // @[TensorAlu.scala 44:22:@19843.4]
  wire [31:0] fop_3; // @[TensorAlu.scala 45:22:@19844.4]
  wire [62:0] _GEN_0; // @[TensorAlu.scala 46:22:@19845.4]
  wire [62:0] fop_4; // @[TensorAlu.scala 46:22:@19845.4]
  wire  _T_21; // @[Mux.scala 46:19:@19846.4]
  wire [62:0] _T_22; // @[Mux.scala 46:16:@19847.4]
  wire  _T_23; // @[Mux.scala 46:19:@19848.4]
  wire [62:0] _T_24; // @[Mux.scala 46:16:@19849.4]
  wire  _T_25; // @[Mux.scala 46:19:@19850.4]
  wire [62:0] _T_26; // @[Mux.scala 46:16:@19851.4]
  wire  _T_27; // @[Mux.scala 46:19:@19852.4]
  wire [62:0] _T_28; // @[Mux.scala 46:16:@19853.4]
  wire  _T_29; // @[Mux.scala 46:19:@19854.4]
  wire [62:0] _T_30; // @[Mux.scala 46:16:@19855.4]
  wire [31:0] _GEN_1; // @[TensorAlu.scala 49:8:@19856.4]
  assign ub = $unsigned(io_b); // @[TensorAlu.scala 37:17:@19831.4]
  assign _T_13 = ub[4:0]; // @[TensorAlu.scala 39:14:@19832.4]
  assign _T_14 = ~ _T_13; // @[TensorAlu.scala 39:11:@19833.4]
  assign _T_16 = _T_14 + 5'h1; // @[TensorAlu.scala 39:29:@19834.4]
  assign m = _T_14 + 5'h1; // @[TensorAlu.scala 39:29:@19835.4]
  assign _T_17 = $signed(io_a) < $signed(io_b); // @[TensorAlu.scala 42:26:@19837.4]
  assign fop_0 = _T_17 ? $signed(io_a) : $signed(io_b); // @[TensorAlu.scala 42:20:@19838.4]
  assign fop_1 = _T_17 ? $signed(io_b) : $signed(io_a); // @[TensorAlu.scala 43:20:@19840.4]
  assign _T_19 = $signed(io_a) + $signed(io_b); // @[TensorAlu.scala 44:22:@19841.4]
  assign _T_20 = $signed(io_a) + $signed(io_b); // @[TensorAlu.scala 44:22:@19842.4]
  assign fop_2 = $signed(_T_20); // @[TensorAlu.scala 44:22:@19843.4]
  assign fop_3 = $signed(io_a) >>> _T_13; // @[TensorAlu.scala 45:22:@19844.4]
  assign _GEN_0 = {{31{io_a[31]}},io_a}; // @[TensorAlu.scala 46:22:@19845.4]
  assign fop_4 = $signed(_GEN_0) << m; // @[TensorAlu.scala 46:22:@19845.4]
  assign _T_21 = 3'h4 == io_opcode; // @[Mux.scala 46:19:@19846.4]
  assign _T_22 = _T_21 ? $signed(fop_4) : $signed({{31{io_a[31]}},io_a}); // @[Mux.scala 46:16:@19847.4]
  assign _T_23 = 3'h3 == io_opcode; // @[Mux.scala 46:19:@19848.4]
  assign _T_24 = _T_23 ? $signed({{31{fop_3[31]}},fop_3}) : $signed(_T_22); // @[Mux.scala 46:16:@19849.4]
  assign _T_25 = 3'h2 == io_opcode; // @[Mux.scala 46:19:@19850.4]
  assign _T_26 = _T_25 ? $signed({{31{fop_2[31]}},fop_2}) : $signed(_T_24); // @[Mux.scala 46:16:@19851.4]
  assign _T_27 = 3'h1 == io_opcode; // @[Mux.scala 46:19:@19852.4]
  assign _T_28 = _T_27 ? $signed({{31{fop_1[31]}},fop_1}) : $signed(_T_26); // @[Mux.scala 46:16:@19853.4]
  assign _T_29 = 3'h0 == io_opcode; // @[Mux.scala 46:19:@19854.4]
  assign _T_30 = _T_29 ? $signed({{31{fop_0[31]}},fop_0}) : $signed(_T_28); // @[Mux.scala 46:16:@19855.4]
  assign _GEN_1 = _T_30[31:0]; // @[TensorAlu.scala 49:8:@19856.4]
  assign io_y = $signed(_GEN_1); // @[TensorAlu.scala 49:8:@19856.4]
endmodule
module AluReg( // @[:@19858.2]
  input         clock, // @[:@19859.4]
  input  [2:0]  io_opcode, // @[:@19861.4]
  input         io_a_valid, // @[:@19861.4]
  input  [31:0] io_a_bits, // @[:@19861.4]
  input         io_b_valid, // @[:@19861.4]
  input  [31:0] io_b_bits, // @[:@19861.4]
  output        io_y_valid, // @[:@19861.4]
  output [31:0] io_y_bits // @[:@19861.4]
);
  wire [2:0] alu_io_opcode; // @[TensorAlu.scala 60:19:@19863.4]
  wire [31:0] alu_io_a; // @[TensorAlu.scala 60:19:@19863.4]
  wire [31:0] alu_io_b; // @[TensorAlu.scala 60:19:@19863.4]
  wire [31:0] alu_io_y; // @[TensorAlu.scala 60:19:@19863.4]
  reg [31:0] rA; // @[Reg.scala 11:16:@19866.4]
  reg [31:0] _RAND_0;
  reg [31:0] rB; // @[Reg.scala 11:16:@19870.4]
  reg [31:0] _RAND_1;
  reg  valid; // @[TensorAlu.scala 63:22:@19874.4]
  reg [31:0] _RAND_2;
  Alu alu ( // @[TensorAlu.scala 60:19:@19863.4]
    .io_opcode(alu_io_opcode),
    .io_a(alu_io_a),
    .io_b(alu_io_b),
    .io_y(alu_io_y)
  );
  assign io_y_valid = valid; // @[TensorAlu.scala 72:14:@19881.4]
  assign io_y_bits = $unsigned(alu_io_y); // @[TensorAlu.scala 73:13:@19883.4]
  assign alu_io_opcode = io_opcode; // @[TensorAlu.scala 65:17:@19876.4]
  assign alu_io_a = $signed(rA); // @[TensorAlu.scala 68:12:@19878.4]
  assign alu_io_b = $signed(rB); // @[TensorAlu.scala 69:12:@19880.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rA = _RAND_0[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  rB = _RAND_1[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  valid = _RAND_2[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (io_a_valid) begin
      rA <= io_a_bits;
    end
    if (io_b_valid) begin
      rB <= io_b_bits;
    end
    valid <= io_b_valid;
  end
endmodule
module AluVector( // @[:@20770.2]
  input         clock, // @[:@20771.4]
  input  [2:0]  io_opcode, // @[:@20773.4]
  input         io_acc_a_data_valid, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_0, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_1, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_2, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_3, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_4, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_5, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_6, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_7, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_8, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_9, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_10, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_11, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_12, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_13, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_14, // @[:@20773.4]
  input  [31:0] io_acc_a_data_bits_0_15, // @[:@20773.4]
  input         io_acc_b_data_valid, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_0, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_1, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_2, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_3, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_4, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_5, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_6, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_7, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_8, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_9, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_10, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_11, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_12, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_13, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_14, // @[:@20773.4]
  input  [31:0] io_acc_b_data_bits_0_15, // @[:@20773.4]
  output        io_acc_y_data_valid, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_0, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_1, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_2, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_3, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_4, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_5, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_6, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_7, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_8, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_9, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_10, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_11, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_12, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_13, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_14, // @[:@20773.4]
  output [31:0] io_acc_y_data_bits_0_15, // @[:@20773.4]
  output        io_out_data_valid, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_0, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_1, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_2, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_3, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_4, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_5, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_6, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_7, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_8, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_9, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_10, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_11, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_12, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_13, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_14, // @[:@20773.4]
  output [7:0]  io_out_data_bits_0_15 // @[:@20773.4]
);
  wire  f_0_clock; // @[TensorAlu.scala 86:36:@20775.4]
  wire [2:0] f_0_io_opcode; // @[TensorAlu.scala 86:36:@20775.4]
  wire  f_0_io_a_valid; // @[TensorAlu.scala 86:36:@20775.4]
  wire [31:0] f_0_io_a_bits; // @[TensorAlu.scala 86:36:@20775.4]
  wire  f_0_io_b_valid; // @[TensorAlu.scala 86:36:@20775.4]
  wire [31:0] f_0_io_b_bits; // @[TensorAlu.scala 86:36:@20775.4]
  wire  f_0_io_y_valid; // @[TensorAlu.scala 86:36:@20775.4]
  wire [31:0] f_0_io_y_bits; // @[TensorAlu.scala 86:36:@20775.4]
  wire  f_1_clock; // @[TensorAlu.scala 86:36:@20778.4]
  wire [2:0] f_1_io_opcode; // @[TensorAlu.scala 86:36:@20778.4]
  wire  f_1_io_a_valid; // @[TensorAlu.scala 86:36:@20778.4]
  wire [31:0] f_1_io_a_bits; // @[TensorAlu.scala 86:36:@20778.4]
  wire  f_1_io_b_valid; // @[TensorAlu.scala 86:36:@20778.4]
  wire [31:0] f_1_io_b_bits; // @[TensorAlu.scala 86:36:@20778.4]
  wire  f_1_io_y_valid; // @[TensorAlu.scala 86:36:@20778.4]
  wire [31:0] f_1_io_y_bits; // @[TensorAlu.scala 86:36:@20778.4]
  wire  f_2_clock; // @[TensorAlu.scala 86:36:@20781.4]
  wire [2:0] f_2_io_opcode; // @[TensorAlu.scala 86:36:@20781.4]
  wire  f_2_io_a_valid; // @[TensorAlu.scala 86:36:@20781.4]
  wire [31:0] f_2_io_a_bits; // @[TensorAlu.scala 86:36:@20781.4]
  wire  f_2_io_b_valid; // @[TensorAlu.scala 86:36:@20781.4]
  wire [31:0] f_2_io_b_bits; // @[TensorAlu.scala 86:36:@20781.4]
  wire  f_2_io_y_valid; // @[TensorAlu.scala 86:36:@20781.4]
  wire [31:0] f_2_io_y_bits; // @[TensorAlu.scala 86:36:@20781.4]
  wire  f_3_clock; // @[TensorAlu.scala 86:36:@20784.4]
  wire [2:0] f_3_io_opcode; // @[TensorAlu.scala 86:36:@20784.4]
  wire  f_3_io_a_valid; // @[TensorAlu.scala 86:36:@20784.4]
  wire [31:0] f_3_io_a_bits; // @[TensorAlu.scala 86:36:@20784.4]
  wire  f_3_io_b_valid; // @[TensorAlu.scala 86:36:@20784.4]
  wire [31:0] f_3_io_b_bits; // @[TensorAlu.scala 86:36:@20784.4]
  wire  f_3_io_y_valid; // @[TensorAlu.scala 86:36:@20784.4]
  wire [31:0] f_3_io_y_bits; // @[TensorAlu.scala 86:36:@20784.4]
  wire  f_4_clock; // @[TensorAlu.scala 86:36:@20787.4]
  wire [2:0] f_4_io_opcode; // @[TensorAlu.scala 86:36:@20787.4]
  wire  f_4_io_a_valid; // @[TensorAlu.scala 86:36:@20787.4]
  wire [31:0] f_4_io_a_bits; // @[TensorAlu.scala 86:36:@20787.4]
  wire  f_4_io_b_valid; // @[TensorAlu.scala 86:36:@20787.4]
  wire [31:0] f_4_io_b_bits; // @[TensorAlu.scala 86:36:@20787.4]
  wire  f_4_io_y_valid; // @[TensorAlu.scala 86:36:@20787.4]
  wire [31:0] f_4_io_y_bits; // @[TensorAlu.scala 86:36:@20787.4]
  wire  f_5_clock; // @[TensorAlu.scala 86:36:@20790.4]
  wire [2:0] f_5_io_opcode; // @[TensorAlu.scala 86:36:@20790.4]
  wire  f_5_io_a_valid; // @[TensorAlu.scala 86:36:@20790.4]
  wire [31:0] f_5_io_a_bits; // @[TensorAlu.scala 86:36:@20790.4]
  wire  f_5_io_b_valid; // @[TensorAlu.scala 86:36:@20790.4]
  wire [31:0] f_5_io_b_bits; // @[TensorAlu.scala 86:36:@20790.4]
  wire  f_5_io_y_valid; // @[TensorAlu.scala 86:36:@20790.4]
  wire [31:0] f_5_io_y_bits; // @[TensorAlu.scala 86:36:@20790.4]
  wire  f_6_clock; // @[TensorAlu.scala 86:36:@20793.4]
  wire [2:0] f_6_io_opcode; // @[TensorAlu.scala 86:36:@20793.4]
  wire  f_6_io_a_valid; // @[TensorAlu.scala 86:36:@20793.4]
  wire [31:0] f_6_io_a_bits; // @[TensorAlu.scala 86:36:@20793.4]
  wire  f_6_io_b_valid; // @[TensorAlu.scala 86:36:@20793.4]
  wire [31:0] f_6_io_b_bits; // @[TensorAlu.scala 86:36:@20793.4]
  wire  f_6_io_y_valid; // @[TensorAlu.scala 86:36:@20793.4]
  wire [31:0] f_6_io_y_bits; // @[TensorAlu.scala 86:36:@20793.4]
  wire  f_7_clock; // @[TensorAlu.scala 86:36:@20796.4]
  wire [2:0] f_7_io_opcode; // @[TensorAlu.scala 86:36:@20796.4]
  wire  f_7_io_a_valid; // @[TensorAlu.scala 86:36:@20796.4]
  wire [31:0] f_7_io_a_bits; // @[TensorAlu.scala 86:36:@20796.4]
  wire  f_7_io_b_valid; // @[TensorAlu.scala 86:36:@20796.4]
  wire [31:0] f_7_io_b_bits; // @[TensorAlu.scala 86:36:@20796.4]
  wire  f_7_io_y_valid; // @[TensorAlu.scala 86:36:@20796.4]
  wire [31:0] f_7_io_y_bits; // @[TensorAlu.scala 86:36:@20796.4]
  wire  f_8_clock; // @[TensorAlu.scala 86:36:@20799.4]
  wire [2:0] f_8_io_opcode; // @[TensorAlu.scala 86:36:@20799.4]
  wire  f_8_io_a_valid; // @[TensorAlu.scala 86:36:@20799.4]
  wire [31:0] f_8_io_a_bits; // @[TensorAlu.scala 86:36:@20799.4]
  wire  f_8_io_b_valid; // @[TensorAlu.scala 86:36:@20799.4]
  wire [31:0] f_8_io_b_bits; // @[TensorAlu.scala 86:36:@20799.4]
  wire  f_8_io_y_valid; // @[TensorAlu.scala 86:36:@20799.4]
  wire [31:0] f_8_io_y_bits; // @[TensorAlu.scala 86:36:@20799.4]
  wire  f_9_clock; // @[TensorAlu.scala 86:36:@20802.4]
  wire [2:0] f_9_io_opcode; // @[TensorAlu.scala 86:36:@20802.4]
  wire  f_9_io_a_valid; // @[TensorAlu.scala 86:36:@20802.4]
  wire [31:0] f_9_io_a_bits; // @[TensorAlu.scala 86:36:@20802.4]
  wire  f_9_io_b_valid; // @[TensorAlu.scala 86:36:@20802.4]
  wire [31:0] f_9_io_b_bits; // @[TensorAlu.scala 86:36:@20802.4]
  wire  f_9_io_y_valid; // @[TensorAlu.scala 86:36:@20802.4]
  wire [31:0] f_9_io_y_bits; // @[TensorAlu.scala 86:36:@20802.4]
  wire  f_10_clock; // @[TensorAlu.scala 86:36:@20805.4]
  wire [2:0] f_10_io_opcode; // @[TensorAlu.scala 86:36:@20805.4]
  wire  f_10_io_a_valid; // @[TensorAlu.scala 86:36:@20805.4]
  wire [31:0] f_10_io_a_bits; // @[TensorAlu.scala 86:36:@20805.4]
  wire  f_10_io_b_valid; // @[TensorAlu.scala 86:36:@20805.4]
  wire [31:0] f_10_io_b_bits; // @[TensorAlu.scala 86:36:@20805.4]
  wire  f_10_io_y_valid; // @[TensorAlu.scala 86:36:@20805.4]
  wire [31:0] f_10_io_y_bits; // @[TensorAlu.scala 86:36:@20805.4]
  wire  f_11_clock; // @[TensorAlu.scala 86:36:@20808.4]
  wire [2:0] f_11_io_opcode; // @[TensorAlu.scala 86:36:@20808.4]
  wire  f_11_io_a_valid; // @[TensorAlu.scala 86:36:@20808.4]
  wire [31:0] f_11_io_a_bits; // @[TensorAlu.scala 86:36:@20808.4]
  wire  f_11_io_b_valid; // @[TensorAlu.scala 86:36:@20808.4]
  wire [31:0] f_11_io_b_bits; // @[TensorAlu.scala 86:36:@20808.4]
  wire  f_11_io_y_valid; // @[TensorAlu.scala 86:36:@20808.4]
  wire [31:0] f_11_io_y_bits; // @[TensorAlu.scala 86:36:@20808.4]
  wire  f_12_clock; // @[TensorAlu.scala 86:36:@20811.4]
  wire [2:0] f_12_io_opcode; // @[TensorAlu.scala 86:36:@20811.4]
  wire  f_12_io_a_valid; // @[TensorAlu.scala 86:36:@20811.4]
  wire [31:0] f_12_io_a_bits; // @[TensorAlu.scala 86:36:@20811.4]
  wire  f_12_io_b_valid; // @[TensorAlu.scala 86:36:@20811.4]
  wire [31:0] f_12_io_b_bits; // @[TensorAlu.scala 86:36:@20811.4]
  wire  f_12_io_y_valid; // @[TensorAlu.scala 86:36:@20811.4]
  wire [31:0] f_12_io_y_bits; // @[TensorAlu.scala 86:36:@20811.4]
  wire  f_13_clock; // @[TensorAlu.scala 86:36:@20814.4]
  wire [2:0] f_13_io_opcode; // @[TensorAlu.scala 86:36:@20814.4]
  wire  f_13_io_a_valid; // @[TensorAlu.scala 86:36:@20814.4]
  wire [31:0] f_13_io_a_bits; // @[TensorAlu.scala 86:36:@20814.4]
  wire  f_13_io_b_valid; // @[TensorAlu.scala 86:36:@20814.4]
  wire [31:0] f_13_io_b_bits; // @[TensorAlu.scala 86:36:@20814.4]
  wire  f_13_io_y_valid; // @[TensorAlu.scala 86:36:@20814.4]
  wire [31:0] f_13_io_y_bits; // @[TensorAlu.scala 86:36:@20814.4]
  wire  f_14_clock; // @[TensorAlu.scala 86:36:@20817.4]
  wire [2:0] f_14_io_opcode; // @[TensorAlu.scala 86:36:@20817.4]
  wire  f_14_io_a_valid; // @[TensorAlu.scala 86:36:@20817.4]
  wire [31:0] f_14_io_a_bits; // @[TensorAlu.scala 86:36:@20817.4]
  wire  f_14_io_b_valid; // @[TensorAlu.scala 86:36:@20817.4]
  wire [31:0] f_14_io_b_bits; // @[TensorAlu.scala 86:36:@20817.4]
  wire  f_14_io_y_valid; // @[TensorAlu.scala 86:36:@20817.4]
  wire [31:0] f_14_io_y_bits; // @[TensorAlu.scala 86:36:@20817.4]
  wire  f_15_clock; // @[TensorAlu.scala 86:36:@20820.4]
  wire [2:0] f_15_io_opcode; // @[TensorAlu.scala 86:36:@20820.4]
  wire  f_15_io_a_valid; // @[TensorAlu.scala 86:36:@20820.4]
  wire [31:0] f_15_io_a_bits; // @[TensorAlu.scala 86:36:@20820.4]
  wire  f_15_io_b_valid; // @[TensorAlu.scala 86:36:@20820.4]
  wire [31:0] f_15_io_b_bits; // @[TensorAlu.scala 86:36:@20820.4]
  wire  f_15_io_y_valid; // @[TensorAlu.scala 86:36:@20820.4]
  wire [31:0] f_15_io_y_bits; // @[TensorAlu.scala 86:36:@20820.4]
  wire  valid_1; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20837.4]
  wire  valid_0; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20829.4]
  wire  valid_3; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20853.4]
  wire  valid_2; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20845.4]
  wire  valid_5; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20869.4]
  wire  valid_4; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20861.4]
  wire  valid_7; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20885.4]
  wire  valid_6; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20877.4]
  wire [7:0] _T_1686; // @[TensorAlu.scala 98:32:@20958.4]
  wire  valid_9; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20901.4]
  wire  valid_8; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20893.4]
  wire  valid_11; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20917.4]
  wire  valid_10; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20909.4]
  wire  valid_13; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20933.4]
  wire  valid_12; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20925.4]
  wire  valid_15; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20949.4]
  wire  valid_14; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20941.4]
  wire [15:0] _T_1694; // @[TensorAlu.scala 98:32:@20966.4]
  wire [15:0] _T_1695; // @[TensorAlu.scala 98:39:@20967.4]
  AluReg f_0 ( // @[TensorAlu.scala 86:36:@20775.4]
    .clock(f_0_clock),
    .io_opcode(f_0_io_opcode),
    .io_a_valid(f_0_io_a_valid),
    .io_a_bits(f_0_io_a_bits),
    .io_b_valid(f_0_io_b_valid),
    .io_b_bits(f_0_io_b_bits),
    .io_y_valid(f_0_io_y_valid),
    .io_y_bits(f_0_io_y_bits)
  );
  AluReg f_1 ( // @[TensorAlu.scala 86:36:@20778.4]
    .clock(f_1_clock),
    .io_opcode(f_1_io_opcode),
    .io_a_valid(f_1_io_a_valid),
    .io_a_bits(f_1_io_a_bits),
    .io_b_valid(f_1_io_b_valid),
    .io_b_bits(f_1_io_b_bits),
    .io_y_valid(f_1_io_y_valid),
    .io_y_bits(f_1_io_y_bits)
  );
  AluReg f_2 ( // @[TensorAlu.scala 86:36:@20781.4]
    .clock(f_2_clock),
    .io_opcode(f_2_io_opcode),
    .io_a_valid(f_2_io_a_valid),
    .io_a_bits(f_2_io_a_bits),
    .io_b_valid(f_2_io_b_valid),
    .io_b_bits(f_2_io_b_bits),
    .io_y_valid(f_2_io_y_valid),
    .io_y_bits(f_2_io_y_bits)
  );
  AluReg f_3 ( // @[TensorAlu.scala 86:36:@20784.4]
    .clock(f_3_clock),
    .io_opcode(f_3_io_opcode),
    .io_a_valid(f_3_io_a_valid),
    .io_a_bits(f_3_io_a_bits),
    .io_b_valid(f_3_io_b_valid),
    .io_b_bits(f_3_io_b_bits),
    .io_y_valid(f_3_io_y_valid),
    .io_y_bits(f_3_io_y_bits)
  );
  AluReg f_4 ( // @[TensorAlu.scala 86:36:@20787.4]
    .clock(f_4_clock),
    .io_opcode(f_4_io_opcode),
    .io_a_valid(f_4_io_a_valid),
    .io_a_bits(f_4_io_a_bits),
    .io_b_valid(f_4_io_b_valid),
    .io_b_bits(f_4_io_b_bits),
    .io_y_valid(f_4_io_y_valid),
    .io_y_bits(f_4_io_y_bits)
  );
  AluReg f_5 ( // @[TensorAlu.scala 86:36:@20790.4]
    .clock(f_5_clock),
    .io_opcode(f_5_io_opcode),
    .io_a_valid(f_5_io_a_valid),
    .io_a_bits(f_5_io_a_bits),
    .io_b_valid(f_5_io_b_valid),
    .io_b_bits(f_5_io_b_bits),
    .io_y_valid(f_5_io_y_valid),
    .io_y_bits(f_5_io_y_bits)
  );
  AluReg f_6 ( // @[TensorAlu.scala 86:36:@20793.4]
    .clock(f_6_clock),
    .io_opcode(f_6_io_opcode),
    .io_a_valid(f_6_io_a_valid),
    .io_a_bits(f_6_io_a_bits),
    .io_b_valid(f_6_io_b_valid),
    .io_b_bits(f_6_io_b_bits),
    .io_y_valid(f_6_io_y_valid),
    .io_y_bits(f_6_io_y_bits)
  );
  AluReg f_7 ( // @[TensorAlu.scala 86:36:@20796.4]
    .clock(f_7_clock),
    .io_opcode(f_7_io_opcode),
    .io_a_valid(f_7_io_a_valid),
    .io_a_bits(f_7_io_a_bits),
    .io_b_valid(f_7_io_b_valid),
    .io_b_bits(f_7_io_b_bits),
    .io_y_valid(f_7_io_y_valid),
    .io_y_bits(f_7_io_y_bits)
  );
  AluReg f_8 ( // @[TensorAlu.scala 86:36:@20799.4]
    .clock(f_8_clock),
    .io_opcode(f_8_io_opcode),
    .io_a_valid(f_8_io_a_valid),
    .io_a_bits(f_8_io_a_bits),
    .io_b_valid(f_8_io_b_valid),
    .io_b_bits(f_8_io_b_bits),
    .io_y_valid(f_8_io_y_valid),
    .io_y_bits(f_8_io_y_bits)
  );
  AluReg f_9 ( // @[TensorAlu.scala 86:36:@20802.4]
    .clock(f_9_clock),
    .io_opcode(f_9_io_opcode),
    .io_a_valid(f_9_io_a_valid),
    .io_a_bits(f_9_io_a_bits),
    .io_b_valid(f_9_io_b_valid),
    .io_b_bits(f_9_io_b_bits),
    .io_y_valid(f_9_io_y_valid),
    .io_y_bits(f_9_io_y_bits)
  );
  AluReg f_10 ( // @[TensorAlu.scala 86:36:@20805.4]
    .clock(f_10_clock),
    .io_opcode(f_10_io_opcode),
    .io_a_valid(f_10_io_a_valid),
    .io_a_bits(f_10_io_a_bits),
    .io_b_valid(f_10_io_b_valid),
    .io_b_bits(f_10_io_b_bits),
    .io_y_valid(f_10_io_y_valid),
    .io_y_bits(f_10_io_y_bits)
  );
  AluReg f_11 ( // @[TensorAlu.scala 86:36:@20808.4]
    .clock(f_11_clock),
    .io_opcode(f_11_io_opcode),
    .io_a_valid(f_11_io_a_valid),
    .io_a_bits(f_11_io_a_bits),
    .io_b_valid(f_11_io_b_valid),
    .io_b_bits(f_11_io_b_bits),
    .io_y_valid(f_11_io_y_valid),
    .io_y_bits(f_11_io_y_bits)
  );
  AluReg f_12 ( // @[TensorAlu.scala 86:36:@20811.4]
    .clock(f_12_clock),
    .io_opcode(f_12_io_opcode),
    .io_a_valid(f_12_io_a_valid),
    .io_a_bits(f_12_io_a_bits),
    .io_b_valid(f_12_io_b_valid),
    .io_b_bits(f_12_io_b_bits),
    .io_y_valid(f_12_io_y_valid),
    .io_y_bits(f_12_io_y_bits)
  );
  AluReg f_13 ( // @[TensorAlu.scala 86:36:@20814.4]
    .clock(f_13_clock),
    .io_opcode(f_13_io_opcode),
    .io_a_valid(f_13_io_a_valid),
    .io_a_bits(f_13_io_a_bits),
    .io_b_valid(f_13_io_b_valid),
    .io_b_bits(f_13_io_b_bits),
    .io_y_valid(f_13_io_y_valid),
    .io_y_bits(f_13_io_y_bits)
  );
  AluReg f_14 ( // @[TensorAlu.scala 86:36:@20817.4]
    .clock(f_14_clock),
    .io_opcode(f_14_io_opcode),
    .io_a_valid(f_14_io_a_valid),
    .io_a_bits(f_14_io_a_bits),
    .io_b_valid(f_14_io_b_valid),
    .io_b_bits(f_14_io_b_bits),
    .io_y_valid(f_14_io_y_valid),
    .io_y_bits(f_14_io_y_bits)
  );
  AluReg f_15 ( // @[TensorAlu.scala 86:36:@20820.4]
    .clock(f_15_clock),
    .io_opcode(f_15_io_opcode),
    .io_a_valid(f_15_io_a_valid),
    .io_a_bits(f_15_io_a_bits),
    .io_b_valid(f_15_io_b_valid),
    .io_b_bits(f_15_io_b_bits),
    .io_y_valid(f_15_io_y_valid),
    .io_y_bits(f_15_io_y_bits)
  );
  assign valid_1 = f_1_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20837.4]
  assign valid_0 = f_0_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20829.4]
  assign valid_3 = f_3_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20853.4]
  assign valid_2 = f_2_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20845.4]
  assign valid_5 = f_5_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20869.4]
  assign valid_4 = f_4_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20861.4]
  assign valid_7 = f_7_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20885.4]
  assign valid_6 = f_6_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20877.4]
  assign _T_1686 = {valid_7,valid_6,valid_5,valid_4,valid_3,valid_2,valid_1,valid_0}; // @[TensorAlu.scala 98:32:@20958.4]
  assign valid_9 = f_9_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20901.4]
  assign valid_8 = f_8_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20893.4]
  assign valid_11 = f_11_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20917.4]
  assign valid_10 = f_10_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20909.4]
  assign valid_13 = f_13_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20933.4]
  assign valid_12 = f_12_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20925.4]
  assign valid_15 = f_15_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20949.4]
  assign valid_14 = f_14_io_y_valid; // @[TensorAlu.scala 87:19:@20823.4 TensorAlu.scala 94:14:@20941.4]
  assign _T_1694 = {valid_15,valid_14,valid_13,valid_12,valid_11,valid_10,valid_9,valid_8,_T_1686}; // @[TensorAlu.scala 98:32:@20966.4]
  assign _T_1695 = ~ _T_1694; // @[TensorAlu.scala 98:39:@20967.4]
  assign io_acc_y_data_valid = _T_1695 == 16'h0; // @[TensorAlu.scala 98:23:@20969.4]
  assign io_acc_y_data_bits_0_0 = f_0_io_y_bits; // @[TensorAlu.scala 95:30:@20830.4]
  assign io_acc_y_data_bits_0_1 = f_1_io_y_bits; // @[TensorAlu.scala 95:30:@20838.4]
  assign io_acc_y_data_bits_0_2 = f_2_io_y_bits; // @[TensorAlu.scala 95:30:@20846.4]
  assign io_acc_y_data_bits_0_3 = f_3_io_y_bits; // @[TensorAlu.scala 95:30:@20854.4]
  assign io_acc_y_data_bits_0_4 = f_4_io_y_bits; // @[TensorAlu.scala 95:30:@20862.4]
  assign io_acc_y_data_bits_0_5 = f_5_io_y_bits; // @[TensorAlu.scala 95:30:@20870.4]
  assign io_acc_y_data_bits_0_6 = f_6_io_y_bits; // @[TensorAlu.scala 95:30:@20878.4]
  assign io_acc_y_data_bits_0_7 = f_7_io_y_bits; // @[TensorAlu.scala 95:30:@20886.4]
  assign io_acc_y_data_bits_0_8 = f_8_io_y_bits; // @[TensorAlu.scala 95:30:@20894.4]
  assign io_acc_y_data_bits_0_9 = f_9_io_y_bits; // @[TensorAlu.scala 95:30:@20902.4]
  assign io_acc_y_data_bits_0_10 = f_10_io_y_bits; // @[TensorAlu.scala 95:30:@20910.4]
  assign io_acc_y_data_bits_0_11 = f_11_io_y_bits; // @[TensorAlu.scala 95:30:@20918.4]
  assign io_acc_y_data_bits_0_12 = f_12_io_y_bits; // @[TensorAlu.scala 95:30:@20926.4]
  assign io_acc_y_data_bits_0_13 = f_13_io_y_bits; // @[TensorAlu.scala 95:30:@20934.4]
  assign io_acc_y_data_bits_0_14 = f_14_io_y_bits; // @[TensorAlu.scala 95:30:@20942.4]
  assign io_acc_y_data_bits_0_15 = f_15_io_y_bits; // @[TensorAlu.scala 95:30:@20950.4]
  assign io_out_data_valid = _T_1695 == 16'h0; // @[TensorAlu.scala 99:21:@20987.4]
  assign io_out_data_bits_0_0 = f_0_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20831.4]
  assign io_out_data_bits_0_1 = f_1_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20839.4]
  assign io_out_data_bits_0_2 = f_2_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20847.4]
  assign io_out_data_bits_0_3 = f_3_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20855.4]
  assign io_out_data_bits_0_4 = f_4_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20863.4]
  assign io_out_data_bits_0_5 = f_5_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20871.4]
  assign io_out_data_bits_0_6 = f_6_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20879.4]
  assign io_out_data_bits_0_7 = f_7_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20887.4]
  assign io_out_data_bits_0_8 = f_8_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20895.4]
  assign io_out_data_bits_0_9 = f_9_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20903.4]
  assign io_out_data_bits_0_10 = f_10_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20911.4]
  assign io_out_data_bits_0_11 = f_11_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20919.4]
  assign io_out_data_bits_0_12 = f_12_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20927.4]
  assign io_out_data_bits_0_13 = f_13_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20935.4]
  assign io_out_data_bits_0_14 = f_14_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20943.4]
  assign io_out_data_bits_0_15 = f_15_io_y_bits[7:0]; // @[TensorAlu.scala 96:28:@20951.4]
  assign f_0_clock = clock; // @[:@20776.4]
  assign f_0_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20824.4]
  assign f_0_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20825.4]
  assign f_0_io_a_bits = io_acc_a_data_bits_0_0; // @[TensorAlu.scala 91:20:@20826.4]
  assign f_0_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20827.4]
  assign f_0_io_b_bits = io_acc_b_data_bits_0_0; // @[TensorAlu.scala 93:20:@20828.4]
  assign f_1_clock = clock; // @[:@20779.4]
  assign f_1_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20832.4]
  assign f_1_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20833.4]
  assign f_1_io_a_bits = io_acc_a_data_bits_0_1; // @[TensorAlu.scala 91:20:@20834.4]
  assign f_1_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20835.4]
  assign f_1_io_b_bits = io_acc_b_data_bits_0_1; // @[TensorAlu.scala 93:20:@20836.4]
  assign f_2_clock = clock; // @[:@20782.4]
  assign f_2_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20840.4]
  assign f_2_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20841.4]
  assign f_2_io_a_bits = io_acc_a_data_bits_0_2; // @[TensorAlu.scala 91:20:@20842.4]
  assign f_2_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20843.4]
  assign f_2_io_b_bits = io_acc_b_data_bits_0_2; // @[TensorAlu.scala 93:20:@20844.4]
  assign f_3_clock = clock; // @[:@20785.4]
  assign f_3_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20848.4]
  assign f_3_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20849.4]
  assign f_3_io_a_bits = io_acc_a_data_bits_0_3; // @[TensorAlu.scala 91:20:@20850.4]
  assign f_3_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20851.4]
  assign f_3_io_b_bits = io_acc_b_data_bits_0_3; // @[TensorAlu.scala 93:20:@20852.4]
  assign f_4_clock = clock; // @[:@20788.4]
  assign f_4_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20856.4]
  assign f_4_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20857.4]
  assign f_4_io_a_bits = io_acc_a_data_bits_0_4; // @[TensorAlu.scala 91:20:@20858.4]
  assign f_4_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20859.4]
  assign f_4_io_b_bits = io_acc_b_data_bits_0_4; // @[TensorAlu.scala 93:20:@20860.4]
  assign f_5_clock = clock; // @[:@20791.4]
  assign f_5_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20864.4]
  assign f_5_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20865.4]
  assign f_5_io_a_bits = io_acc_a_data_bits_0_5; // @[TensorAlu.scala 91:20:@20866.4]
  assign f_5_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20867.4]
  assign f_5_io_b_bits = io_acc_b_data_bits_0_5; // @[TensorAlu.scala 93:20:@20868.4]
  assign f_6_clock = clock; // @[:@20794.4]
  assign f_6_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20872.4]
  assign f_6_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20873.4]
  assign f_6_io_a_bits = io_acc_a_data_bits_0_6; // @[TensorAlu.scala 91:20:@20874.4]
  assign f_6_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20875.4]
  assign f_6_io_b_bits = io_acc_b_data_bits_0_6; // @[TensorAlu.scala 93:20:@20876.4]
  assign f_7_clock = clock; // @[:@20797.4]
  assign f_7_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20880.4]
  assign f_7_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20881.4]
  assign f_7_io_a_bits = io_acc_a_data_bits_0_7; // @[TensorAlu.scala 91:20:@20882.4]
  assign f_7_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20883.4]
  assign f_7_io_b_bits = io_acc_b_data_bits_0_7; // @[TensorAlu.scala 93:20:@20884.4]
  assign f_8_clock = clock; // @[:@20800.4]
  assign f_8_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20888.4]
  assign f_8_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20889.4]
  assign f_8_io_a_bits = io_acc_a_data_bits_0_8; // @[TensorAlu.scala 91:20:@20890.4]
  assign f_8_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20891.4]
  assign f_8_io_b_bits = io_acc_b_data_bits_0_8; // @[TensorAlu.scala 93:20:@20892.4]
  assign f_9_clock = clock; // @[:@20803.4]
  assign f_9_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20896.4]
  assign f_9_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20897.4]
  assign f_9_io_a_bits = io_acc_a_data_bits_0_9; // @[TensorAlu.scala 91:20:@20898.4]
  assign f_9_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20899.4]
  assign f_9_io_b_bits = io_acc_b_data_bits_0_9; // @[TensorAlu.scala 93:20:@20900.4]
  assign f_10_clock = clock; // @[:@20806.4]
  assign f_10_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20904.4]
  assign f_10_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20905.4]
  assign f_10_io_a_bits = io_acc_a_data_bits_0_10; // @[TensorAlu.scala 91:20:@20906.4]
  assign f_10_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20907.4]
  assign f_10_io_b_bits = io_acc_b_data_bits_0_10; // @[TensorAlu.scala 93:20:@20908.4]
  assign f_11_clock = clock; // @[:@20809.4]
  assign f_11_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20912.4]
  assign f_11_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20913.4]
  assign f_11_io_a_bits = io_acc_a_data_bits_0_11; // @[TensorAlu.scala 91:20:@20914.4]
  assign f_11_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20915.4]
  assign f_11_io_b_bits = io_acc_b_data_bits_0_11; // @[TensorAlu.scala 93:20:@20916.4]
  assign f_12_clock = clock; // @[:@20812.4]
  assign f_12_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20920.4]
  assign f_12_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20921.4]
  assign f_12_io_a_bits = io_acc_a_data_bits_0_12; // @[TensorAlu.scala 91:20:@20922.4]
  assign f_12_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20923.4]
  assign f_12_io_b_bits = io_acc_b_data_bits_0_12; // @[TensorAlu.scala 93:20:@20924.4]
  assign f_13_clock = clock; // @[:@20815.4]
  assign f_13_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20928.4]
  assign f_13_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20929.4]
  assign f_13_io_a_bits = io_acc_a_data_bits_0_13; // @[TensorAlu.scala 91:20:@20930.4]
  assign f_13_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20931.4]
  assign f_13_io_b_bits = io_acc_b_data_bits_0_13; // @[TensorAlu.scala 93:20:@20932.4]
  assign f_14_clock = clock; // @[:@20818.4]
  assign f_14_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20936.4]
  assign f_14_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20937.4]
  assign f_14_io_a_bits = io_acc_a_data_bits_0_14; // @[TensorAlu.scala 91:20:@20938.4]
  assign f_14_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20939.4]
  assign f_14_io_b_bits = io_acc_b_data_bits_0_14; // @[TensorAlu.scala 93:20:@20940.4]
  assign f_15_clock = clock; // @[:@20821.4]
  assign f_15_io_opcode = io_opcode; // @[TensorAlu.scala 89:20:@20944.4]
  assign f_15_io_a_valid = io_acc_a_data_valid; // @[TensorAlu.scala 90:21:@20945.4]
  assign f_15_io_a_bits = io_acc_a_data_bits_0_15; // @[TensorAlu.scala 91:20:@20946.4]
  assign f_15_io_b_valid = io_acc_b_data_valid; // @[TensorAlu.scala 92:21:@20947.4]
  assign f_15_io_b_bits = io_acc_b_data_bits_0_15; // @[TensorAlu.scala 93:20:@20948.4]
endmodule
module TensorAlu( // @[:@20989.2]
  input          clock, // @[:@20990.4]
  input          reset, // @[:@20991.4]
  input          io_start, // @[:@20992.4]
  output         io_done, // @[:@20992.4]
  input  [127:0] io_inst, // @[:@20992.4]
  output         io_uop_idx_valid, // @[:@20992.4]
  output [10:0]  io_uop_idx_bits, // @[:@20992.4]
  input          io_uop_data_valid, // @[:@20992.4]
  input  [10:0]  io_uop_data_bits_u1, // @[:@20992.4]
  input  [10:0]  io_uop_data_bits_u0, // @[:@20992.4]
  output         io_acc_rd_idx_valid, // @[:@20992.4]
  output [10:0]  io_acc_rd_idx_bits, // @[:@20992.4]
  input          io_acc_rd_data_valid, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_0, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_1, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_2, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_3, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_4, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_5, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_6, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_7, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_8, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_9, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_10, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_11, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_12, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_13, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_14, // @[:@20992.4]
  input  [31:0]  io_acc_rd_data_bits_0_15, // @[:@20992.4]
  output         io_acc_wr_valid, // @[:@20992.4]
  output [10:0]  io_acc_wr_bits_idx, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_0, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_1, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_2, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_3, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_4, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_5, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_6, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_7, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_8, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_9, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_10, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_11, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_12, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_13, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_14, // @[:@20992.4]
  output [31:0]  io_acc_wr_bits_data_0_15, // @[:@20992.4]
  output         io_out_wr_valid, // @[:@20992.4]
  output [10:0]  io_out_wr_bits_idx, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_0, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_1, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_2, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_3, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_4, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_5, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_6, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_7, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_8, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_9, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_10, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_11, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_12, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_13, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_14, // @[:@20992.4]
  output [7:0]   io_out_wr_bits_data_0_15 // @[:@20992.4]
);
  wire  alu_clock; // @[TensorAlu.scala 120:19:@20995.4]
  wire [2:0] alu_io_opcode; // @[TensorAlu.scala 120:19:@20995.4]
  wire  alu_io_acc_a_data_valid; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_0; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_1; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_2; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_3; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_4; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_5; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_6; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_7; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_8; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_9; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_10; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_11; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_12; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_13; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_14; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_a_data_bits_0_15; // @[TensorAlu.scala 120:19:@20995.4]
  wire  alu_io_acc_b_data_valid; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_0; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_1; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_2; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_3; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_4; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_5; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_6; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_7; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_8; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_9; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_10; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_11; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_12; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_13; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_14; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_b_data_bits_0_15; // @[TensorAlu.scala 120:19:@20995.4]
  wire  alu_io_acc_y_data_valid; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_0; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_1; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_2; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_3; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_4; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_5; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_6; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_7; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_8; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_9; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_10; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_11; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_12; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_13; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_14; // @[TensorAlu.scala 120:19:@20995.4]
  wire [31:0] alu_io_acc_y_data_bits_0_15; // @[TensorAlu.scala 120:19:@20995.4]
  wire  alu_io_out_data_valid; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_0; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_1; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_2; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_3; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_4; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_5; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_6; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_7; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_8; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_9; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_10; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_11; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_12; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_13; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_14; // @[TensorAlu.scala 120:19:@20995.4]
  wire [7:0] alu_io_out_data_bits_0_15; // @[TensorAlu.scala 120:19:@20995.4]
  reg [2:0] state; // @[TensorAlu.scala 119:22:@20994.4]
  reg [31:0] _RAND_0;
  wire [12:0] dec_uop_begin; // @[TensorAlu.scala 121:29:@21013.4]
  wire [13:0] dec_uop_end; // @[TensorAlu.scala 121:29:@21015.4]
  wire [13:0] dec_lp_0; // @[TensorAlu.scala 121:29:@21017.4]
  wire [13:0] dec_lp_1; // @[TensorAlu.scala 121:29:@21019.4]
  wire [10:0] dec_dst_0; // @[TensorAlu.scala 121:29:@21023.4]
  wire [10:0] dec_dst_1; // @[TensorAlu.scala 121:29:@21025.4]
  wire [10:0] dec_src_0; // @[TensorAlu.scala 121:29:@21027.4]
  wire [10:0] dec_src_1; // @[TensorAlu.scala 121:29:@21029.4]
  wire [1:0] dec_alu_op; // @[TensorAlu.scala 121:29:@21031.4]
  wire  dec_alu_use_imm; // @[TensorAlu.scala 121:29:@21033.4]
  wire [15:0] dec_alu_imm; // @[TensorAlu.scala 121:29:@21035.4]
  reg [13:0] uop_idx; // @[TensorAlu.scala 122:20:@21039.4]
  reg [31:0] _RAND_1;
  reg [13:0] uop_dst; // @[TensorAlu.scala 124:20:@21040.4]
  reg [31:0] _RAND_2;
  reg [13:0] uop_src; // @[TensorAlu.scala 125:20:@21041.4]
  reg [31:0] _RAND_3;
  reg [13:0] cnt_o; // @[TensorAlu.scala 126:18:@21042.4]
  reg [31:0] _RAND_4;
  reg [13:0] dst_o; // @[TensorAlu.scala 127:18:@21043.4]
  reg [31:0] _RAND_5;
  reg [13:0] src_o; // @[TensorAlu.scala 128:18:@21044.4]
  reg [31:0] _RAND_6;
  reg [13:0] cnt_i; // @[TensorAlu.scala 129:18:@21045.4]
  reg [31:0] _RAND_7;
  reg [13:0] dst_i; // @[TensorAlu.scala 130:18:@21046.4]
  reg [31:0] _RAND_8;
  reg [13:0] src_i; // @[TensorAlu.scala 131:18:@21047.4]
  reg [31:0] _RAND_9;
  wire  _T_1440; // @[TensorAlu.scala 133:11:@21048.4]
  wire  _T_1441; // @[TensorAlu.scala 133:20:@21049.4]
  wire [14:0] _T_1443; // @[TensorAlu.scala 135:25:@21050.4]
  wire [14:0] _T_1444; // @[TensorAlu.scala 135:25:@21051.4]
  wire [13:0] _T_1445; // @[TensorAlu.scala 135:25:@21052.4]
  wire  _T_1446; // @[TensorAlu.scala 135:12:@21053.4]
  wire  _T_1447; // @[TensorAlu.scala 134:27:@21054.4]
  wire [14:0] _T_1449; // @[TensorAlu.scala 136:25:@21055.4]
  wire [14:0] _T_1450; // @[TensorAlu.scala 136:25:@21056.4]
  wire [13:0] _T_1451; // @[TensorAlu.scala 136:25:@21057.4]
  wire  _T_1452; // @[TensorAlu.scala 136:12:@21058.4]
  wire  _T_1453; // @[TensorAlu.scala 135:32:@21059.4]
  wire [14:0] _T_1455; // @[TensorAlu.scala 137:26:@21060.4]
  wire [14:0] _T_1456; // @[TensorAlu.scala 137:26:@21061.4]
  wire [13:0] _T_1457; // @[TensorAlu.scala 137:26:@21062.4]
  wire  _T_1458; // @[TensorAlu.scala 137:14:@21063.4]
  wire  _T_1459; // @[Conditional.scala 37:30:@21065.4]
  wire [2:0] _GEN_0; // @[TensorAlu.scala 141:23:@21067.6]
  wire  _T_1460; // @[Conditional.scala 37:30:@21072.6]
  wire  _T_1461; // @[Conditional.scala 37:30:@21077.8]
  wire  _T_1462; // @[Conditional.scala 37:30:@21082.10]
  wire  _T_1463; // @[Conditional.scala 37:30:@21087.12]
  wire  _T_1464; // @[Conditional.scala 37:30:@21092.14]
  wire  _T_1475; // @[TensorAlu.scala 159:42:@21103.18]
  wire  _T_1481; // @[TensorAlu.scala 160:42:@21108.18]
  wire [2:0] _GEN_1; // @[TensorAlu.scala 161:44:@21109.18]
  wire [2:0] _GEN_2; // @[TensorAlu.scala 158:36:@21094.16]
  wire [2:0] _GEN_3; // @[Conditional.scala 39:67:@21093.14]
  wire [2:0] _GEN_4; // @[Conditional.scala 39:67:@21088.12]
  wire [2:0] _GEN_5; // @[Conditional.scala 39:67:@21083.10]
  wire [2:0] _GEN_6; // @[Conditional.scala 39:67:@21078.8]
  wire [2:0] _GEN_7; // @[Conditional.scala 39:67:@21073.6]
  wire [2:0] _GEN_8; // @[Conditional.scala 40:58:@21066.4]
  wire  _T_1482; // @[TensorAlu.scala 170:15:@21117.4]
  wire  _T_1490; // @[TensorAlu.scala 172:33:@21124.4]
  wire  _T_1491; // @[TensorAlu.scala 170:25:@21125.4]
  wire [14:0] _T_1495; // @[TensorAlu.scala 176:24:@21133.8]
  wire [13:0] _T_1496; // @[TensorAlu.scala 176:24:@21134.8]
  wire [13:0] _GEN_9; // @[TensorAlu.scala 175:57:@21132.6]
  wire  _T_1514; // @[TensorAlu.scala 185:42:@21155.6]
  wire [14:0] _T_1516; // @[TensorAlu.scala 187:20:@21157.8]
  wire [13:0] _T_1517; // @[TensorAlu.scala 187:20:@21158.8]
  wire [13:0] _GEN_28; // @[TensorAlu.scala 188:20:@21160.8]
  wire [14:0] _T_1518; // @[TensorAlu.scala 188:20:@21160.8]
  wire [13:0] _T_1519; // @[TensorAlu.scala 188:20:@21161.8]
  wire [13:0] _GEN_29; // @[TensorAlu.scala 189:20:@21163.8]
  wire [14:0] _T_1520; // @[TensorAlu.scala 189:20:@21163.8]
  wire [13:0] _T_1521; // @[TensorAlu.scala 189:20:@21164.8]
  wire [13:0] _GEN_11; // @[TensorAlu.scala 186:42:@21156.6]
  wire [13:0] _GEN_12; // @[TensorAlu.scala 186:42:@21156.6]
  wire [13:0] _GEN_13; // @[TensorAlu.scala 186:42:@21156.6]
  wire  _T_1526; // @[TensorAlu.scala 196:22:@21174.6]
  wire  _T_1527; // @[TensorAlu.scala 196:44:@21175.6]
  wire  _T_1528; // @[TensorAlu.scala 196:35:@21176.6]
  wire [14:0] _T_1539; // @[TensorAlu.scala 203:20:@21191.10]
  wire [13:0] _T_1540; // @[TensorAlu.scala 203:20:@21192.10]
  wire [13:0] _GEN_30; // @[TensorAlu.scala 204:20:@21194.10]
  wire [14:0] _T_1541; // @[TensorAlu.scala 204:20:@21194.10]
  wire [13:0] _T_1542; // @[TensorAlu.scala 204:20:@21195.10]
  wire [13:0] _GEN_31; // @[TensorAlu.scala 205:20:@21197.10]
  wire [14:0] _T_1543; // @[TensorAlu.scala 205:20:@21197.10]
  wire [13:0] _T_1544; // @[TensorAlu.scala 205:20:@21198.10]
  wire [13:0] _GEN_17; // @[TensorAlu.scala 202:43:@21190.8]
  wire [13:0] _GEN_18; // @[TensorAlu.scala 202:43:@21190.8]
  wire [13:0] _GEN_19; // @[TensorAlu.scala 202:43:@21190.8]
  wire [13:0] _GEN_20; // @[TensorAlu.scala 196:58:@21177.6]
  wire [13:0] _GEN_21; // @[TensorAlu.scala 196:58:@21177.6]
  wire [13:0] _GEN_22; // @[TensorAlu.scala 196:58:@21177.6]
  wire  _T_1545; // @[TensorAlu.scala 208:15:@21201.4]
  wire  _T_1546; // @[TensorAlu.scala 208:31:@21202.4]
  wire [13:0] _GEN_32; // @[TensorAlu.scala 209:36:@21204.6]
  wire [14:0] _T_1547; // @[TensorAlu.scala 209:36:@21204.6]
  wire [13:0] _T_1548; // @[TensorAlu.scala 209:36:@21205.6]
  wire [13:0] _GEN_33; // @[TensorAlu.scala 210:36:@21207.6]
  wire [14:0] _T_1549; // @[TensorAlu.scala 210:36:@21207.6]
  wire [13:0] _T_1550; // @[TensorAlu.scala 210:36:@21208.6]
  wire  _T_1552; // @[TensorAlu.scala 218:32:@21214.4]
  wire  _T_1553; // @[TensorAlu.scala 218:58:@21215.4]
  wire  _T_1554; // @[TensorAlu.scala 218:77:@21216.4]
  wire  _T_1555; // @[TensorAlu.scala 218:75:@21217.4]
  wire [13:0] _T_1558; // @[TensorAlu.scala 219:28:@21221.4]
  wire [2:0] _GEN_34; // @[TensorAlu.scala 227:26:@21242.4]
  wire  isSHR; // @[TensorAlu.scala 227:26:@21242.4]
  wire  _T_1863; // @[TensorAlu.scala 228:38:@21243.4]
  wire  neg_shift; // @[TensorAlu.scala 228:25:@21244.4]
  wire [1:0] _T_1865; // @[TensorAlu.scala 229:40:@21245.4]
  wire  _T_1869; // @[TensorAlu.scala 233:94:@21268.4]
  wire [31:0] tensorImm_data_bits_0_0; // @[TensorAlu.scala 222:23:@21223.4 TensorAlu.scala 224:57:@21226.4]
  AluVector alu ( // @[TensorAlu.scala 120:19:@20995.4]
    .clock(alu_clock),
    .io_opcode(alu_io_opcode),
    .io_acc_a_data_valid(alu_io_acc_a_data_valid),
    .io_acc_a_data_bits_0_0(alu_io_acc_a_data_bits_0_0),
    .io_acc_a_data_bits_0_1(alu_io_acc_a_data_bits_0_1),
    .io_acc_a_data_bits_0_2(alu_io_acc_a_data_bits_0_2),
    .io_acc_a_data_bits_0_3(alu_io_acc_a_data_bits_0_3),
    .io_acc_a_data_bits_0_4(alu_io_acc_a_data_bits_0_4),
    .io_acc_a_data_bits_0_5(alu_io_acc_a_data_bits_0_5),
    .io_acc_a_data_bits_0_6(alu_io_acc_a_data_bits_0_6),
    .io_acc_a_data_bits_0_7(alu_io_acc_a_data_bits_0_7),
    .io_acc_a_data_bits_0_8(alu_io_acc_a_data_bits_0_8),
    .io_acc_a_data_bits_0_9(alu_io_acc_a_data_bits_0_9),
    .io_acc_a_data_bits_0_10(alu_io_acc_a_data_bits_0_10),
    .io_acc_a_data_bits_0_11(alu_io_acc_a_data_bits_0_11),
    .io_acc_a_data_bits_0_12(alu_io_acc_a_data_bits_0_12),
    .io_acc_a_data_bits_0_13(alu_io_acc_a_data_bits_0_13),
    .io_acc_a_data_bits_0_14(alu_io_acc_a_data_bits_0_14),
    .io_acc_a_data_bits_0_15(alu_io_acc_a_data_bits_0_15),
    .io_acc_b_data_valid(alu_io_acc_b_data_valid),
    .io_acc_b_data_bits_0_0(alu_io_acc_b_data_bits_0_0),
    .io_acc_b_data_bits_0_1(alu_io_acc_b_data_bits_0_1),
    .io_acc_b_data_bits_0_2(alu_io_acc_b_data_bits_0_2),
    .io_acc_b_data_bits_0_3(alu_io_acc_b_data_bits_0_3),
    .io_acc_b_data_bits_0_4(alu_io_acc_b_data_bits_0_4),
    .io_acc_b_data_bits_0_5(alu_io_acc_b_data_bits_0_5),
    .io_acc_b_data_bits_0_6(alu_io_acc_b_data_bits_0_6),
    .io_acc_b_data_bits_0_7(alu_io_acc_b_data_bits_0_7),
    .io_acc_b_data_bits_0_8(alu_io_acc_b_data_bits_0_8),
    .io_acc_b_data_bits_0_9(alu_io_acc_b_data_bits_0_9),
    .io_acc_b_data_bits_0_10(alu_io_acc_b_data_bits_0_10),
    .io_acc_b_data_bits_0_11(alu_io_acc_b_data_bits_0_11),
    .io_acc_b_data_bits_0_12(alu_io_acc_b_data_bits_0_12),
    .io_acc_b_data_bits_0_13(alu_io_acc_b_data_bits_0_13),
    .io_acc_b_data_bits_0_14(alu_io_acc_b_data_bits_0_14),
    .io_acc_b_data_bits_0_15(alu_io_acc_b_data_bits_0_15),
    .io_acc_y_data_valid(alu_io_acc_y_data_valid),
    .io_acc_y_data_bits_0_0(alu_io_acc_y_data_bits_0_0),
    .io_acc_y_data_bits_0_1(alu_io_acc_y_data_bits_0_1),
    .io_acc_y_data_bits_0_2(alu_io_acc_y_data_bits_0_2),
    .io_acc_y_data_bits_0_3(alu_io_acc_y_data_bits_0_3),
    .io_acc_y_data_bits_0_4(alu_io_acc_y_data_bits_0_4),
    .io_acc_y_data_bits_0_5(alu_io_acc_y_data_bits_0_5),
    .io_acc_y_data_bits_0_6(alu_io_acc_y_data_bits_0_6),
    .io_acc_y_data_bits_0_7(alu_io_acc_y_data_bits_0_7),
    .io_acc_y_data_bits_0_8(alu_io_acc_y_data_bits_0_8),
    .io_acc_y_data_bits_0_9(alu_io_acc_y_data_bits_0_9),
    .io_acc_y_data_bits_0_10(alu_io_acc_y_data_bits_0_10),
    .io_acc_y_data_bits_0_11(alu_io_acc_y_data_bits_0_11),
    .io_acc_y_data_bits_0_12(alu_io_acc_y_data_bits_0_12),
    .io_acc_y_data_bits_0_13(alu_io_acc_y_data_bits_0_13),
    .io_acc_y_data_bits_0_14(alu_io_acc_y_data_bits_0_14),
    .io_acc_y_data_bits_0_15(alu_io_acc_y_data_bits_0_15),
    .io_out_data_valid(alu_io_out_data_valid),
    .io_out_data_bits_0_0(alu_io_out_data_bits_0_0),
    .io_out_data_bits_0_1(alu_io_out_data_bits_0_1),
    .io_out_data_bits_0_2(alu_io_out_data_bits_0_2),
    .io_out_data_bits_0_3(alu_io_out_data_bits_0_3),
    .io_out_data_bits_0_4(alu_io_out_data_bits_0_4),
    .io_out_data_bits_0_5(alu_io_out_data_bits_0_5),
    .io_out_data_bits_0_6(alu_io_out_data_bits_0_6),
    .io_out_data_bits_0_7(alu_io_out_data_bits_0_7),
    .io_out_data_bits_0_8(alu_io_out_data_bits_0_8),
    .io_out_data_bits_0_9(alu_io_out_data_bits_0_9),
    .io_out_data_bits_0_10(alu_io_out_data_bits_0_10),
    .io_out_data_bits_0_11(alu_io_out_data_bits_0_11),
    .io_out_data_bits_0_12(alu_io_out_data_bits_0_12),
    .io_out_data_bits_0_13(alu_io_out_data_bits_0_13),
    .io_out_data_bits_0_14(alu_io_out_data_bits_0_14),
    .io_out_data_bits_0_15(alu_io_out_data_bits_0_15)
  );
  assign dec_uop_begin = io_inst[20:8]; // @[TensorAlu.scala 121:29:@21013.4]
  assign dec_uop_end = io_inst[34:21]; // @[TensorAlu.scala 121:29:@21015.4]
  assign dec_lp_0 = io_inst[48:35]; // @[TensorAlu.scala 121:29:@21017.4]
  assign dec_lp_1 = io_inst[62:49]; // @[TensorAlu.scala 121:29:@21019.4]
  assign dec_dst_0 = io_inst[74:64]; // @[TensorAlu.scala 121:29:@21023.4]
  assign dec_dst_1 = io_inst[85:75]; // @[TensorAlu.scala 121:29:@21025.4]
  assign dec_src_0 = io_inst[96:86]; // @[TensorAlu.scala 121:29:@21027.4]
  assign dec_src_1 = io_inst[107:97]; // @[TensorAlu.scala 121:29:@21029.4]
  assign dec_alu_op = io_inst[109:108]; // @[TensorAlu.scala 121:29:@21031.4]
  assign dec_alu_use_imm = io_inst[110]; // @[TensorAlu.scala 121:29:@21033.4]
  assign dec_alu_imm = io_inst[126:111]; // @[TensorAlu.scala 121:29:@21035.4]
  assign _T_1440 = state == 3'h5; // @[TensorAlu.scala 133:11:@21048.4]
  assign _T_1441 = _T_1440 & alu_io_out_data_valid; // @[TensorAlu.scala 133:20:@21049.4]
  assign _T_1443 = dec_lp_0 - 14'h1; // @[TensorAlu.scala 135:25:@21050.4]
  assign _T_1444 = $unsigned(_T_1443); // @[TensorAlu.scala 135:25:@21051.4]
  assign _T_1445 = _T_1444[13:0]; // @[TensorAlu.scala 135:25:@21052.4]
  assign _T_1446 = cnt_o == _T_1445; // @[TensorAlu.scala 135:12:@21053.4]
  assign _T_1447 = _T_1441 & _T_1446; // @[TensorAlu.scala 134:27:@21054.4]
  assign _T_1449 = dec_lp_1 - 14'h1; // @[TensorAlu.scala 136:25:@21055.4]
  assign _T_1450 = $unsigned(_T_1449); // @[TensorAlu.scala 136:25:@21056.4]
  assign _T_1451 = _T_1450[13:0]; // @[TensorAlu.scala 136:25:@21057.4]
  assign _T_1452 = cnt_i == _T_1451; // @[TensorAlu.scala 136:12:@21058.4]
  assign _T_1453 = _T_1447 & _T_1452; // @[TensorAlu.scala 135:32:@21059.4]
  assign _T_1455 = dec_uop_end - 14'h1; // @[TensorAlu.scala 137:26:@21060.4]
  assign _T_1456 = $unsigned(_T_1455); // @[TensorAlu.scala 137:26:@21061.4]
  assign _T_1457 = _T_1456[13:0]; // @[TensorAlu.scala 137:26:@21062.4]
  assign _T_1458 = uop_idx == _T_1457; // @[TensorAlu.scala 137:14:@21063.4]
  assign _T_1459 = 3'h0 == state; // @[Conditional.scala 37:30:@21065.4]
  assign _GEN_0 = io_start ? 3'h1 : state; // @[TensorAlu.scala 141:23:@21067.6]
  assign _T_1460 = 3'h1 == state; // @[Conditional.scala 37:30:@21072.6]
  assign _T_1461 = 3'h2 == state; // @[Conditional.scala 37:30:@21077.8]
  assign _T_1462 = 3'h3 == state; // @[Conditional.scala 37:30:@21082.10]
  assign _T_1463 = 3'h4 == state; // @[Conditional.scala 37:30:@21087.12]
  assign _T_1464 = 3'h5 == state; // @[Conditional.scala 37:30:@21092.14]
  assign _T_1475 = _T_1446 & _T_1452; // @[TensorAlu.scala 159:42:@21103.18]
  assign _T_1481 = _T_1475 & _T_1458; // @[TensorAlu.scala 160:42:@21108.18]
  assign _GEN_1 = _T_1481 ? 3'h0 : 3'h1; // @[TensorAlu.scala 161:44:@21109.18]
  assign _GEN_2 = alu_io_out_data_valid ? _GEN_1 : state; // @[TensorAlu.scala 158:36:@21094.16]
  assign _GEN_3 = _T_1464 ? _GEN_2 : state; // @[Conditional.scala 39:67:@21093.14]
  assign _GEN_4 = _T_1463 ? 3'h5 : _GEN_3; // @[Conditional.scala 39:67:@21088.12]
  assign _GEN_5 = _T_1462 ? 3'h4 : _GEN_4; // @[Conditional.scala 39:67:@21083.10]
  assign _GEN_6 = _T_1461 ? 3'h3 : _GEN_5; // @[Conditional.scala 39:67:@21078.8]
  assign _GEN_7 = _T_1460 ? 3'h2 : _GEN_6; // @[Conditional.scala 39:67:@21073.6]
  assign _GEN_8 = _T_1459 ? _GEN_0 : _GEN_7; // @[Conditional.scala 40:58:@21066.4]
  assign _T_1482 = state == 3'h0; // @[TensorAlu.scala 170:15:@21117.4]
  assign _T_1490 = _T_1441 & _T_1458; // @[TensorAlu.scala 172:33:@21124.4]
  assign _T_1491 = _T_1482 | _T_1490; // @[TensorAlu.scala 170:25:@21125.4]
  assign _T_1495 = uop_idx + 14'h1; // @[TensorAlu.scala 176:24:@21133.8]
  assign _T_1496 = uop_idx + 14'h1; // @[TensorAlu.scala 176:24:@21134.8]
  assign _GEN_9 = _T_1441 ? _T_1496 : uop_idx; // @[TensorAlu.scala 175:57:@21132.6]
  assign _T_1514 = _T_1490 & _T_1452; // @[TensorAlu.scala 185:42:@21155.6]
  assign _T_1516 = cnt_o + 14'h1; // @[TensorAlu.scala 187:20:@21157.8]
  assign _T_1517 = cnt_o + 14'h1; // @[TensorAlu.scala 187:20:@21158.8]
  assign _GEN_28 = {{3'd0}, dec_dst_0}; // @[TensorAlu.scala 188:20:@21160.8]
  assign _T_1518 = dst_o + _GEN_28; // @[TensorAlu.scala 188:20:@21160.8]
  assign _T_1519 = dst_o + _GEN_28; // @[TensorAlu.scala 188:20:@21161.8]
  assign _GEN_29 = {{3'd0}, dec_src_0}; // @[TensorAlu.scala 189:20:@21163.8]
  assign _T_1520 = src_o + _GEN_29; // @[TensorAlu.scala 189:20:@21163.8]
  assign _T_1521 = src_o + _GEN_29; // @[TensorAlu.scala 189:20:@21164.8]
  assign _GEN_11 = _T_1514 ? _T_1517 : cnt_o; // @[TensorAlu.scala 186:42:@21156.6]
  assign _GEN_12 = _T_1514 ? _T_1519 : dst_o; // @[TensorAlu.scala 186:42:@21156.6]
  assign _GEN_13 = _T_1514 ? _T_1521 : src_o; // @[TensorAlu.scala 186:42:@21156.6]
  assign _T_1526 = state == 3'h1; // @[TensorAlu.scala 196:22:@21174.6]
  assign _T_1527 = cnt_i == dec_lp_1; // @[TensorAlu.scala 196:44:@21175.6]
  assign _T_1528 = _T_1526 & _T_1527; // @[TensorAlu.scala 196:35:@21176.6]
  assign _T_1539 = cnt_i + 14'h1; // @[TensorAlu.scala 203:20:@21191.10]
  assign _T_1540 = cnt_i + 14'h1; // @[TensorAlu.scala 203:20:@21192.10]
  assign _GEN_30 = {{3'd0}, dec_dst_1}; // @[TensorAlu.scala 204:20:@21194.10]
  assign _T_1541 = dst_i + _GEN_30; // @[TensorAlu.scala 204:20:@21194.10]
  assign _T_1542 = dst_i + _GEN_30; // @[TensorAlu.scala 204:20:@21195.10]
  assign _GEN_31 = {{3'd0}, dec_src_1}; // @[TensorAlu.scala 205:20:@21197.10]
  assign _T_1543 = src_i + _GEN_31; // @[TensorAlu.scala 205:20:@21197.10]
  assign _T_1544 = src_i + _GEN_31; // @[TensorAlu.scala 205:20:@21198.10]
  assign _GEN_17 = _T_1490 ? _T_1540 : cnt_i; // @[TensorAlu.scala 202:43:@21190.8]
  assign _GEN_18 = _T_1490 ? _T_1542 : dst_i; // @[TensorAlu.scala 202:43:@21190.8]
  assign _GEN_19 = _T_1490 ? _T_1544 : src_i; // @[TensorAlu.scala 202:43:@21190.8]
  assign _GEN_20 = _T_1528 ? 14'h0 : _GEN_17; // @[TensorAlu.scala 196:58:@21177.6]
  assign _GEN_21 = _T_1528 ? dst_o : _GEN_18; // @[TensorAlu.scala 196:58:@21177.6]
  assign _GEN_22 = _T_1528 ? src_o : _GEN_19; // @[TensorAlu.scala 196:58:@21177.6]
  assign _T_1545 = state == 3'h2; // @[TensorAlu.scala 208:15:@21201.4]
  assign _T_1546 = _T_1545 & io_uop_data_valid; // @[TensorAlu.scala 208:31:@21202.4]
  assign _GEN_32 = {{3'd0}, io_uop_data_bits_u0}; // @[TensorAlu.scala 209:36:@21204.6]
  assign _T_1547 = _GEN_32 + dst_i; // @[TensorAlu.scala 209:36:@21204.6]
  assign _T_1548 = _GEN_32 + dst_i; // @[TensorAlu.scala 209:36:@21205.6]
  assign _GEN_33 = {{3'd0}, io_uop_data_bits_u1}; // @[TensorAlu.scala 210:36:@21207.6]
  assign _T_1549 = _GEN_33 + src_i; // @[TensorAlu.scala 210:36:@21207.6]
  assign _T_1550 = _GEN_33 + src_i; // @[TensorAlu.scala 210:36:@21208.6]
  assign _T_1552 = state == 3'h3; // @[TensorAlu.scala 218:32:@21214.4]
  assign _T_1553 = state == 3'h4; // @[TensorAlu.scala 218:58:@21215.4]
  assign _T_1554 = ~ dec_alu_use_imm; // @[TensorAlu.scala 218:77:@21216.4]
  assign _T_1555 = _T_1553 & _T_1554; // @[TensorAlu.scala 218:75:@21217.4]
  assign _T_1558 = _T_1552 ? uop_dst : uop_src; // @[TensorAlu.scala 219:28:@21221.4]
  assign _GEN_34 = {{1'd0}, dec_alu_op}; // @[TensorAlu.scala 227:26:@21242.4]
  assign isSHR = _GEN_34 == 3'h3; // @[TensorAlu.scala 227:26:@21242.4]
  assign _T_1863 = dec_alu_imm[15]; // @[TensorAlu.scala 228:38:@21243.4]
  assign neg_shift = isSHR & _T_1863; // @[TensorAlu.scala 228:25:@21244.4]
  assign _T_1865 = neg_shift ? 2'h0 : dec_alu_op; // @[TensorAlu.scala 229:40:@21245.4]
  assign _T_1869 = io_acc_rd_data_valid & _T_1440; // @[TensorAlu.scala 233:94:@21268.4]
  assign tensorImm_data_bits_0_0 = {{16'd0}, dec_alu_imm}; // @[TensorAlu.scala 222:23:@21223.4 TensorAlu.scala 224:57:@21226.4]
  assign io_done = _T_1453 & _T_1458; // @[TensorAlu.scala 247:11:@21326.4]
  assign io_uop_idx_valid = state == 3'h1; // @[TensorAlu.scala 214:20:@21212.4]
  assign io_uop_idx_bits = uop_idx[10:0]; // @[TensorAlu.scala 215:19:@21213.4]
  assign io_acc_rd_idx_valid = _T_1552 | _T_1555; // @[TensorAlu.scala 218:23:@21219.4]
  assign io_acc_rd_idx_bits = _T_1558[10:0]; // @[TensorAlu.scala 219:22:@21222.4]
  assign io_acc_wr_valid = alu_io_acc_y_data_valid; // @[TensorAlu.scala 237:19:@21288.4]
  assign io_acc_wr_bits_idx = uop_dst[10:0]; // @[TensorAlu.scala 238:22:@21289.4]
  assign io_acc_wr_bits_data_0_0 = alu_io_acc_y_data_bits_0_0; // @[TensorAlu.scala 239:23:@21290.4]
  assign io_acc_wr_bits_data_0_1 = alu_io_acc_y_data_bits_0_1; // @[TensorAlu.scala 239:23:@21291.4]
  assign io_acc_wr_bits_data_0_2 = alu_io_acc_y_data_bits_0_2; // @[TensorAlu.scala 239:23:@21292.4]
  assign io_acc_wr_bits_data_0_3 = alu_io_acc_y_data_bits_0_3; // @[TensorAlu.scala 239:23:@21293.4]
  assign io_acc_wr_bits_data_0_4 = alu_io_acc_y_data_bits_0_4; // @[TensorAlu.scala 239:23:@21294.4]
  assign io_acc_wr_bits_data_0_5 = alu_io_acc_y_data_bits_0_5; // @[TensorAlu.scala 239:23:@21295.4]
  assign io_acc_wr_bits_data_0_6 = alu_io_acc_y_data_bits_0_6; // @[TensorAlu.scala 239:23:@21296.4]
  assign io_acc_wr_bits_data_0_7 = alu_io_acc_y_data_bits_0_7; // @[TensorAlu.scala 239:23:@21297.4]
  assign io_acc_wr_bits_data_0_8 = alu_io_acc_y_data_bits_0_8; // @[TensorAlu.scala 239:23:@21298.4]
  assign io_acc_wr_bits_data_0_9 = alu_io_acc_y_data_bits_0_9; // @[TensorAlu.scala 239:23:@21299.4]
  assign io_acc_wr_bits_data_0_10 = alu_io_acc_y_data_bits_0_10; // @[TensorAlu.scala 239:23:@21300.4]
  assign io_acc_wr_bits_data_0_11 = alu_io_acc_y_data_bits_0_11; // @[TensorAlu.scala 239:23:@21301.4]
  assign io_acc_wr_bits_data_0_12 = alu_io_acc_y_data_bits_0_12; // @[TensorAlu.scala 239:23:@21302.4]
  assign io_acc_wr_bits_data_0_13 = alu_io_acc_y_data_bits_0_13; // @[TensorAlu.scala 239:23:@21303.4]
  assign io_acc_wr_bits_data_0_14 = alu_io_acc_y_data_bits_0_14; // @[TensorAlu.scala 239:23:@21304.4]
  assign io_acc_wr_bits_data_0_15 = alu_io_acc_y_data_bits_0_15; // @[TensorAlu.scala 239:23:@21305.4]
  assign io_out_wr_valid = alu_io_out_data_valid; // @[TensorAlu.scala 242:19:@21306.4]
  assign io_out_wr_bits_idx = uop_dst[10:0]; // @[TensorAlu.scala 243:22:@21307.4]
  assign io_out_wr_bits_data_0_0 = alu_io_out_data_bits_0_0; // @[TensorAlu.scala 244:23:@21308.4]
  assign io_out_wr_bits_data_0_1 = alu_io_out_data_bits_0_1; // @[TensorAlu.scala 244:23:@21309.4]
  assign io_out_wr_bits_data_0_2 = alu_io_out_data_bits_0_2; // @[TensorAlu.scala 244:23:@21310.4]
  assign io_out_wr_bits_data_0_3 = alu_io_out_data_bits_0_3; // @[TensorAlu.scala 244:23:@21311.4]
  assign io_out_wr_bits_data_0_4 = alu_io_out_data_bits_0_4; // @[TensorAlu.scala 244:23:@21312.4]
  assign io_out_wr_bits_data_0_5 = alu_io_out_data_bits_0_5; // @[TensorAlu.scala 244:23:@21313.4]
  assign io_out_wr_bits_data_0_6 = alu_io_out_data_bits_0_6; // @[TensorAlu.scala 244:23:@21314.4]
  assign io_out_wr_bits_data_0_7 = alu_io_out_data_bits_0_7; // @[TensorAlu.scala 244:23:@21315.4]
  assign io_out_wr_bits_data_0_8 = alu_io_out_data_bits_0_8; // @[TensorAlu.scala 244:23:@21316.4]
  assign io_out_wr_bits_data_0_9 = alu_io_out_data_bits_0_9; // @[TensorAlu.scala 244:23:@21317.4]
  assign io_out_wr_bits_data_0_10 = alu_io_out_data_bits_0_10; // @[TensorAlu.scala 244:23:@21318.4]
  assign io_out_wr_bits_data_0_11 = alu_io_out_data_bits_0_11; // @[TensorAlu.scala 244:23:@21319.4]
  assign io_out_wr_bits_data_0_12 = alu_io_out_data_bits_0_12; // @[TensorAlu.scala 244:23:@21320.4]
  assign io_out_wr_bits_data_0_13 = alu_io_out_data_bits_0_13; // @[TensorAlu.scala 244:23:@21321.4]
  assign io_out_wr_bits_data_0_14 = alu_io_out_data_bits_0_14; // @[TensorAlu.scala 244:23:@21322.4]
  assign io_out_wr_bits_data_0_15 = alu_io_out_data_bits_0_15; // @[TensorAlu.scala 244:23:@21323.4]
  assign alu_clock = clock; // @[:@20996.4]
  assign alu_io_opcode = {neg_shift,_T_1865}; // @[TensorAlu.scala 230:17:@21247.4]
  assign alu_io_acc_a_data_valid = io_acc_rd_data_valid & _T_1553; // @[TensorAlu.scala 231:27:@21250.4]
  assign alu_io_acc_a_data_bits_0_0 = io_acc_rd_data_bits_0_0; // @[TensorAlu.scala 232:26:@21251.4]
  assign alu_io_acc_a_data_bits_0_1 = io_acc_rd_data_bits_0_1; // @[TensorAlu.scala 232:26:@21252.4]
  assign alu_io_acc_a_data_bits_0_2 = io_acc_rd_data_bits_0_2; // @[TensorAlu.scala 232:26:@21253.4]
  assign alu_io_acc_a_data_bits_0_3 = io_acc_rd_data_bits_0_3; // @[TensorAlu.scala 232:26:@21254.4]
  assign alu_io_acc_a_data_bits_0_4 = io_acc_rd_data_bits_0_4; // @[TensorAlu.scala 232:26:@21255.4]
  assign alu_io_acc_a_data_bits_0_5 = io_acc_rd_data_bits_0_5; // @[TensorAlu.scala 232:26:@21256.4]
  assign alu_io_acc_a_data_bits_0_6 = io_acc_rd_data_bits_0_6; // @[TensorAlu.scala 232:26:@21257.4]
  assign alu_io_acc_a_data_bits_0_7 = io_acc_rd_data_bits_0_7; // @[TensorAlu.scala 232:26:@21258.4]
  assign alu_io_acc_a_data_bits_0_8 = io_acc_rd_data_bits_0_8; // @[TensorAlu.scala 232:26:@21259.4]
  assign alu_io_acc_a_data_bits_0_9 = io_acc_rd_data_bits_0_9; // @[TensorAlu.scala 232:26:@21260.4]
  assign alu_io_acc_a_data_bits_0_10 = io_acc_rd_data_bits_0_10; // @[TensorAlu.scala 232:26:@21261.4]
  assign alu_io_acc_a_data_bits_0_11 = io_acc_rd_data_bits_0_11; // @[TensorAlu.scala 232:26:@21262.4]
  assign alu_io_acc_a_data_bits_0_12 = io_acc_rd_data_bits_0_12; // @[TensorAlu.scala 232:26:@21263.4]
  assign alu_io_acc_a_data_bits_0_13 = io_acc_rd_data_bits_0_13; // @[TensorAlu.scala 232:26:@21264.4]
  assign alu_io_acc_a_data_bits_0_14 = io_acc_rd_data_bits_0_14; // @[TensorAlu.scala 232:26:@21265.4]
  assign alu_io_acc_a_data_bits_0_15 = io_acc_rd_data_bits_0_15; // @[TensorAlu.scala 232:26:@21266.4]
  assign alu_io_acc_b_data_valid = dec_alu_use_imm ? _T_1553 : _T_1869; // @[TensorAlu.scala 233:27:@21270.4]
  assign alu_io_acc_b_data_bits_0_0 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_0; // @[TensorAlu.scala 234:26:@21272.4]
  assign alu_io_acc_b_data_bits_0_1 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_1; // @[TensorAlu.scala 234:26:@21273.4]
  assign alu_io_acc_b_data_bits_0_2 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_2; // @[TensorAlu.scala 234:26:@21274.4]
  assign alu_io_acc_b_data_bits_0_3 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_3; // @[TensorAlu.scala 234:26:@21275.4]
  assign alu_io_acc_b_data_bits_0_4 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_4; // @[TensorAlu.scala 234:26:@21276.4]
  assign alu_io_acc_b_data_bits_0_5 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_5; // @[TensorAlu.scala 234:26:@21277.4]
  assign alu_io_acc_b_data_bits_0_6 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_6; // @[TensorAlu.scala 234:26:@21278.4]
  assign alu_io_acc_b_data_bits_0_7 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_7; // @[TensorAlu.scala 234:26:@21279.4]
  assign alu_io_acc_b_data_bits_0_8 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_8; // @[TensorAlu.scala 234:26:@21280.4]
  assign alu_io_acc_b_data_bits_0_9 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_9; // @[TensorAlu.scala 234:26:@21281.4]
  assign alu_io_acc_b_data_bits_0_10 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_10; // @[TensorAlu.scala 234:26:@21282.4]
  assign alu_io_acc_b_data_bits_0_11 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_11; // @[TensorAlu.scala 234:26:@21283.4]
  assign alu_io_acc_b_data_bits_0_12 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_12; // @[TensorAlu.scala 234:26:@21284.4]
  assign alu_io_acc_b_data_bits_0_13 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_13; // @[TensorAlu.scala 234:26:@21285.4]
  assign alu_io_acc_b_data_bits_0_14 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_14; // @[TensorAlu.scala 234:26:@21286.4]
  assign alu_io_acc_b_data_bits_0_15 = dec_alu_use_imm ? tensorImm_data_bits_0_0 : io_acc_rd_data_bits_0_15; // @[TensorAlu.scala 234:26:@21287.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state = _RAND_0[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  uop_idx = _RAND_1[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  uop_dst = _RAND_2[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  uop_src = _RAND_3[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  cnt_o = _RAND_4[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  dst_o = _RAND_5[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  src_o = _RAND_6[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  cnt_i = _RAND_7[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  dst_i = _RAND_8[13:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  src_i = _RAND_9[13:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_1459) begin
        if (io_start) begin
          state <= 3'h1;
        end
      end else begin
        if (_T_1460) begin
          state <= 3'h2;
        end else begin
          if (_T_1461) begin
            state <= 3'h3;
          end else begin
            if (_T_1462) begin
              state <= 3'h4;
            end else begin
              if (_T_1463) begin
                state <= 3'h5;
              end else begin
                if (_T_1464) begin
                  if (alu_io_out_data_valid) begin
                    if (_T_1481) begin
                      state <= 3'h0;
                    end else begin
                      state <= 3'h1;
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
    if (_T_1491) begin
      uop_idx <= {{1'd0}, dec_uop_begin};
    end else begin
      if (_T_1441) begin
        uop_idx <= _T_1496;
      end
    end
    if (_T_1546) begin
      uop_dst <= _T_1548;
    end
    if (_T_1546) begin
      uop_src <= _T_1550;
    end
    if (_T_1482) begin
      cnt_o <= 14'h0;
    end else begin
      if (_T_1514) begin
        cnt_o <= _T_1517;
      end
    end
    if (_T_1482) begin
      dst_o <= 14'h0;
    end else begin
      if (_T_1514) begin
        dst_o <= _T_1519;
      end
    end
    if (_T_1482) begin
      src_o <= 14'h0;
    end else begin
      if (_T_1514) begin
        src_o <= _T_1521;
      end
    end
    if (_T_1482) begin
      cnt_i <= 14'h0;
    end else begin
      if (_T_1528) begin
        cnt_i <= 14'h0;
      end else begin
        if (_T_1490) begin
          cnt_i <= _T_1540;
        end
      end
    end
    if (_T_1482) begin
      dst_i <= 14'h0;
    end else begin
      if (_T_1528) begin
        dst_i <= dst_o;
      end else begin
        if (_T_1490) begin
          dst_i <= _T_1542;
        end
      end
    end
    if (_T_1482) begin
      src_i <= 14'h0;
    end else begin
      if (_T_1528) begin
        src_i <= src_o;
      end else begin
        if (_T_1490) begin
          src_i <= _T_1544;
        end
      end
    end
  end
endmodule
module ComputeDecode( // @[:@21379.2]
  input  [127:0] io_inst, // @[:@21382.4]
  output         io_push_next, // @[:@21382.4]
  output         io_push_prev, // @[:@21382.4]
  output         io_pop_next, // @[:@21382.4]
  output         io_pop_prev, // @[:@21382.4]
  output         io_isLoadAcc, // @[:@21382.4]
  output         io_isLoadUop, // @[:@21382.4]
  output         io_isSync, // @[:@21382.4]
  output         io_isAlu, // @[:@21382.4]
  output         io_isGemm, // @[:@21382.4]
  output         io_isFinish // @[:@21382.4]
);
  wire [15:0] dec_xsize; // @[Decode.scala 199:29:@21407.4]
  wire [127:0] _T_49; // @[Decode.scala 204:27:@21423.4]
  wire  _T_50; // @[Decode.scala 204:27:@21424.4]
  wire  _T_52; // @[Decode.scala 204:48:@21425.4]
  wire  _T_57; // @[Decode.scala 205:27:@21429.4]
  wire  _T_69; // @[Decode.scala 206:34:@21437.4]
  wire  _T_71; // @[Decode.scala 206:66:@21438.4]
  wire [127:0] _T_75; // @[Decode.scala 207:23:@21441.4]
  wire  _T_76; // @[Decode.scala 207:23:@21442.4]
  wire  _T_80; // @[Decode.scala 207:42:@21444.4]
  wire  _T_81; // @[Decode.scala 207:32:@21445.4]
  wire  _T_85; // @[Decode.scala 207:61:@21447.4]
  wire  _T_86; // @[Decode.scala 207:51:@21448.4]
  wire  _T_90; // @[Decode.scala 207:80:@21450.4]
  wire [127:0] _T_94; // @[Decode.scala 208:24:@21453.4]
  assign dec_xsize = io_inst[95:80]; // @[Decode.scala 199:29:@21407.4]
  assign _T_49 = io_inst & 128'h187; // @[Decode.scala 204:27:@21423.4]
  assign _T_50 = 128'h180 == _T_49; // @[Decode.scala 204:27:@21424.4]
  assign _T_52 = dec_xsize != 16'h0; // @[Decode.scala 204:48:@21425.4]
  assign _T_57 = 128'h0 == _T_49; // @[Decode.scala 205:27:@21429.4]
  assign _T_69 = _T_50 | _T_57; // @[Decode.scala 206:34:@21437.4]
  assign _T_71 = dec_xsize == 16'h0; // @[Decode.scala 206:66:@21438.4]
  assign _T_75 = io_inst & 128'h3000000000000000000000000007; // @[Decode.scala 207:23:@21441.4]
  assign _T_76 = 128'h4 == _T_75; // @[Decode.scala 207:23:@21442.4]
  assign _T_80 = 128'h1000000000000000000000000004 == _T_75; // @[Decode.scala 207:42:@21444.4]
  assign _T_81 = _T_76 | _T_80; // @[Decode.scala 207:32:@21445.4]
  assign _T_85 = 128'h2000000000000000000000000004 == _T_75; // @[Decode.scala 207:61:@21447.4]
  assign _T_86 = _T_81 | _T_85; // @[Decode.scala 207:51:@21448.4]
  assign _T_90 = 128'h3000000000000000000000000004 == _T_75; // @[Decode.scala 207:80:@21450.4]
  assign _T_94 = io_inst & 128'h7; // @[Decode.scala 208:24:@21453.4]
  assign io_push_next = io_inst[6]; // @[Decode.scala 200:16:@21419.4]
  assign io_push_prev = io_inst[5]; // @[Decode.scala 201:16:@21420.4]
  assign io_pop_next = io_inst[4]; // @[Decode.scala 202:15:@21421.4]
  assign io_pop_prev = io_inst[3]; // @[Decode.scala 203:15:@21422.4]
  assign io_isLoadAcc = _T_50 & _T_52; // @[Decode.scala 204:16:@21427.4]
  assign io_isLoadUop = _T_57 & _T_52; // @[Decode.scala 205:16:@21432.4]
  assign io_isSync = _T_69 & _T_71; // @[Decode.scala 206:13:@21440.4]
  assign io_isAlu = _T_86 | _T_90; // @[Decode.scala 207:12:@21452.4]
  assign io_isGemm = 128'h2 == _T_94; // @[Decode.scala 208:13:@21455.4]
  assign io_isFinish = 128'h3 == _T_94; // @[Decode.scala 209:15:@21458.4]
endmodule
module Compute( // @[:@21460.2]
  input          clock, // @[:@21461.4]
  input          reset, // @[:@21462.4]
  input          io_i_post_0, // @[:@21463.4]
  input          io_i_post_1, // @[:@21463.4]
  output         io_o_post_0, // @[:@21463.4]
  output         io_o_post_1, // @[:@21463.4]
  output         io_inst_ready, // @[:@21463.4]
  input          io_inst_valid, // @[:@21463.4]
  input  [127:0] io_inst_bits, // @[:@21463.4]
  input  [31:0]  io_uop_baddr, // @[:@21463.4]
  input  [31:0]  io_acc_baddr, // @[:@21463.4]
  input          io_vme_rd_0_cmd_ready, // @[:@21463.4]
  output         io_vme_rd_0_cmd_valid, // @[:@21463.4]
  output [31:0]  io_vme_rd_0_cmd_bits_addr, // @[:@21463.4]
  output [7:0]   io_vme_rd_0_cmd_bits_len, // @[:@21463.4]
  output         io_vme_rd_0_data_ready, // @[:@21463.4]
  input          io_vme_rd_0_data_valid, // @[:@21463.4]
  input  [63:0]  io_vme_rd_0_data_bits, // @[:@21463.4]
  input          io_vme_rd_1_cmd_ready, // @[:@21463.4]
  output         io_vme_rd_1_cmd_valid, // @[:@21463.4]
  output [31:0]  io_vme_rd_1_cmd_bits_addr, // @[:@21463.4]
  output [7:0]   io_vme_rd_1_cmd_bits_len, // @[:@21463.4]
  output         io_vme_rd_1_data_ready, // @[:@21463.4]
  input          io_vme_rd_1_data_valid, // @[:@21463.4]
  input  [63:0]  io_vme_rd_1_data_bits, // @[:@21463.4]
  output         io_inp_rd_idx_valid, // @[:@21463.4]
  output [10:0]  io_inp_rd_idx_bits, // @[:@21463.4]
  input          io_inp_rd_data_valid, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_0, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_1, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_2, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_3, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_4, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_5, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_6, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_7, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_8, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_9, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_10, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_11, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_12, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_13, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_14, // @[:@21463.4]
  input  [7:0]   io_inp_rd_data_bits_0_15, // @[:@21463.4]
  output         io_wgt_rd_idx_valid, // @[:@21463.4]
  output [9:0]   io_wgt_rd_idx_bits, // @[:@21463.4]
  input          io_wgt_rd_data_valid, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_0_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_1_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_2_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_3_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_4_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_5_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_6_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_7_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_8_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_9_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_10_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_11_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_12_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_13_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_14_15, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_0, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_1, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_2, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_3, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_4, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_5, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_6, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_7, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_8, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_9, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_10, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_11, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_12, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_13, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_14, // @[:@21463.4]
  input  [7:0]   io_wgt_rd_data_bits_15_15, // @[:@21463.4]
  output         io_out_wr_valid, // @[:@21463.4]
  output [10:0]  io_out_wr_bits_idx, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_0, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_1, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_2, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_3, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_4, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_5, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_6, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_7, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_8, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_9, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_10, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_11, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_12, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_13, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_14, // @[:@21463.4]
  output [7:0]   io_out_wr_bits_data_0_15, // @[:@21463.4]
  output         io_finish // @[:@21463.4]
);
  wire  s_0_clock; // @[Compute.scala 52:38:@21466.4]
  wire  s_0_reset; // @[Compute.scala 52:38:@21466.4]
  wire  s_0_io_spost; // @[Compute.scala 52:38:@21466.4]
  wire  s_0_io_swait; // @[Compute.scala 52:38:@21466.4]
  wire  s_0_io_sready; // @[Compute.scala 52:38:@21466.4]
  wire  s_1_clock; // @[Compute.scala 52:38:@21469.4]
  wire  s_1_reset; // @[Compute.scala 52:38:@21469.4]
  wire  s_1_io_spost; // @[Compute.scala 52:38:@21469.4]
  wire  s_1_io_swait; // @[Compute.scala 52:38:@21469.4]
  wire  s_1_io_sready; // @[Compute.scala 52:38:@21469.4]
  wire  loadUop_clock; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_reset; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_start; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_done; // @[Compute.scala 54:23:@21472.4]
  wire [127:0] loadUop_io_inst; // @[Compute.scala 54:23:@21472.4]
  wire [31:0] loadUop_io_baddr; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_vme_rd_cmd_ready; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_vme_rd_cmd_valid; // @[Compute.scala 54:23:@21472.4]
  wire [31:0] loadUop_io_vme_rd_cmd_bits_addr; // @[Compute.scala 54:23:@21472.4]
  wire [7:0] loadUop_io_vme_rd_cmd_bits_len; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_vme_rd_data_ready; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_vme_rd_data_valid; // @[Compute.scala 54:23:@21472.4]
  wire [63:0] loadUop_io_vme_rd_data_bits; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_uop_idx_valid; // @[Compute.scala 54:23:@21472.4]
  wire [10:0] loadUop_io_uop_idx_bits; // @[Compute.scala 54:23:@21472.4]
  wire  loadUop_io_uop_data_valid; // @[Compute.scala 54:23:@21472.4]
  wire [9:0] loadUop_io_uop_data_bits_u2; // @[Compute.scala 54:23:@21472.4]
  wire [10:0] loadUop_io_uop_data_bits_u1; // @[Compute.scala 54:23:@21472.4]
  wire [10:0] loadUop_io_uop_data_bits_u0; // @[Compute.scala 54:23:@21472.4]
  wire  tensorAcc_clock; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_reset; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_start; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_done; // @[Compute.scala 55:25:@21475.4]
  wire [127:0] tensorAcc_io_inst; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_baddr; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_vme_rd_cmd_ready; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_vme_rd_cmd_valid; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_vme_rd_cmd_bits_addr; // @[Compute.scala 55:25:@21475.4]
  wire [7:0] tensorAcc_io_vme_rd_cmd_bits_len; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_vme_rd_data_ready; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_vme_rd_data_valid; // @[Compute.scala 55:25:@21475.4]
  wire [63:0] tensorAcc_io_vme_rd_data_bits; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_tensor_rd_idx_valid; // @[Compute.scala 55:25:@21475.4]
  wire [10:0] tensorAcc_io_tensor_rd_idx_bits; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_tensor_rd_data_valid; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_0; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_1; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_2; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_3; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_4; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_5; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_6; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_7; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_8; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_9; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_10; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_11; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_12; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_13; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_14; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_rd_data_bits_0_15; // @[Compute.scala 55:25:@21475.4]
  wire  tensorAcc_io_tensor_wr_valid; // @[Compute.scala 55:25:@21475.4]
  wire [10:0] tensorAcc_io_tensor_wr_bits_idx; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_0; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_1; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_2; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_3; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_4; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_5; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_6; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_7; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_8; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_9; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_10; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_11; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_12; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_13; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_14; // @[Compute.scala 55:25:@21475.4]
  wire [31:0] tensorAcc_io_tensor_wr_bits_data_0_15; // @[Compute.scala 55:25:@21475.4]
  wire  tensorGemm_clock; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_reset; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_start; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_done; // @[Compute.scala 56:26:@21478.4]
  wire [127:0] tensorGemm_io_inst; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_uop_idx_valid; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_uop_idx_bits; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_uop_data_valid; // @[Compute.scala 56:26:@21478.4]
  wire [9:0] tensorGemm_io_uop_data_bits_u2; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_uop_data_bits_u1; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_uop_data_bits_u0; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_inp_rd_idx_valid; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_inp_rd_idx_bits; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_inp_rd_data_valid; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_inp_rd_data_bits_0_15; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_wgt_rd_idx_valid; // @[Compute.scala 56:26:@21478.4]
  wire [9:0] tensorGemm_io_wgt_rd_idx_bits; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_wgt_rd_data_valid; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_0_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_1_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_2_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_3_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_4_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_5_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_6_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_7_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_8_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_9_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_10_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_11_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_12_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_13_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_14_15; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_wgt_rd_data_bits_15_15; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_acc_rd_idx_valid; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_acc_rd_idx_bits; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_acc_rd_data_valid; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_0; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_1; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_2; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_3; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_4; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_5; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_6; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_7; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_8; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_9; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_10; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_11; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_12; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_13; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_14; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_rd_data_bits_0_15; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_acc_wr_valid; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_acc_wr_bits_idx; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_0; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_1; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_2; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_3; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_4; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_5; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_6; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_7; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_8; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_9; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_10; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_11; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_12; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_13; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_14; // @[Compute.scala 56:26:@21478.4]
  wire [31:0] tensorGemm_io_acc_wr_bits_data_0_15; // @[Compute.scala 56:26:@21478.4]
  wire  tensorGemm_io_out_wr_valid; // @[Compute.scala 56:26:@21478.4]
  wire [10:0] tensorGemm_io_out_wr_bits_idx; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_0; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_1; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_2; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_3; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_4; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_5; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_6; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_7; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_8; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_9; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_10; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_11; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_12; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_13; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_14; // @[Compute.scala 56:26:@21478.4]
  wire [7:0] tensorGemm_io_out_wr_bits_data_0_15; // @[Compute.scala 56:26:@21478.4]
  wire  tensorAlu_clock; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_reset; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_start; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_done; // @[Compute.scala 57:25:@21481.4]
  wire [127:0] tensorAlu_io_inst; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_uop_idx_valid; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_uop_idx_bits; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_uop_data_valid; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_uop_data_bits_u1; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_uop_data_bits_u0; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_acc_rd_idx_valid; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_acc_rd_idx_bits; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_acc_rd_data_valid; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_0; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_1; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_2; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_3; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_4; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_5; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_6; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_7; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_8; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_9; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_10; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_11; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_12; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_13; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_14; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_rd_data_bits_0_15; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_acc_wr_valid; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_acc_wr_bits_idx; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_0; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_1; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_2; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_3; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_4; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_5; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_6; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_7; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_8; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_9; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_10; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_11; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_12; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_13; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_14; // @[Compute.scala 57:25:@21481.4]
  wire [31:0] tensorAlu_io_acc_wr_bits_data_0_15; // @[Compute.scala 57:25:@21481.4]
  wire  tensorAlu_io_out_wr_valid; // @[Compute.scala 57:25:@21481.4]
  wire [10:0] tensorAlu_io_out_wr_bits_idx; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_0; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_1; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_2; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_3; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_4; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_5; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_6; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_7; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_8; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_9; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_10; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_11; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_12; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_13; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_14; // @[Compute.scala 57:25:@21481.4]
  wire [7:0] tensorAlu_io_out_wr_bits_data_0_15; // @[Compute.scala 57:25:@21481.4]
  wire  inst_q_clock; // @[Compute.scala 59:22:@21484.4]
  wire  inst_q_reset; // @[Compute.scala 59:22:@21484.4]
  wire  inst_q_io_enq_ready; // @[Compute.scala 59:22:@21484.4]
  wire  inst_q_io_enq_valid; // @[Compute.scala 59:22:@21484.4]
  wire [127:0] inst_q_io_enq_bits; // @[Compute.scala 59:22:@21484.4]
  wire  inst_q_io_deq_ready; // @[Compute.scala 59:22:@21484.4]
  wire  inst_q_io_deq_valid; // @[Compute.scala 59:22:@21484.4]
  wire [127:0] inst_q_io_deq_bits; // @[Compute.scala 59:22:@21484.4]
  wire [127:0] dec_io_inst; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_push_next; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_push_prev; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_pop_next; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_pop_prev; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isLoadAcc; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isLoadUop; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isSync; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isAlu; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isGemm; // @[Compute.scala 62:19:@21487.4]
  wire  dec_io_isFinish; // @[Compute.scala 62:19:@21487.4]
  reg [1:0] state; // @[Compute.scala 50:22:@21465.4]
  reg [31:0] _RAND_0;
  wire [4:0] inst_type; // @[Cat.scala 30:58:@21494.4]
  wire  _T_7052; // @[Compute.scala 71:40:@21495.4]
  wire  sprev; // @[Compute.scala 71:35:@21496.4]
  wire  _T_7054; // @[Compute.scala 72:40:@21497.4]
  wire  snext; // @[Compute.scala 72:35:@21498.4]
  wire  start; // @[Compute.scala 73:21:@21499.4]
  wire  _T_7062; // @[Mux.scala 46:19:@21500.4]
  wire  _T_7064; // @[Mux.scala 46:19:@21502.4]
  wire  _T_7065; // @[Mux.scala 46:16:@21503.4]
  wire  _T_7066; // @[Mux.scala 46:19:@21504.4]
  wire  _T_7067; // @[Mux.scala 46:16:@21505.4]
  wire  _T_7068; // @[Mux.scala 46:19:@21506.4]
  wire  _T_7069; // @[Mux.scala 46:16:@21507.4]
  wire  _T_7070; // @[Mux.scala 46:19:@21508.4]
  wire  done; // @[Mux.scala 46:16:@21509.4]
  wire  _T_7071; // @[Conditional.scala 37:30:@21510.4]
  wire  _T_7073; // @[Compute.scala 92:32:@21517.10]
  wire [1:0] _GEN_0; // @[Compute.scala 92:37:@21518.10]
  wire [1:0] _GEN_1; // @[Compute.scala 90:30:@21513.8]
  wire [1:0] _GEN_2; // @[Compute.scala 89:20:@21512.6]
  wire  _T_7074; // @[Conditional.scala 37:30:@21524.6]
  wire  _T_7075; // @[Conditional.scala 37:30:@21529.8]
  wire [1:0] _GEN_3; // @[Compute.scala 101:19:@21531.10]
  wire [1:0] _GEN_4; // @[Conditional.scala 39:67:@21530.8]
  wire [1:0] _GEN_5; // @[Conditional.scala 39:67:@21525.6]
  wire [1:0] _GEN_6; // @[Conditional.scala 40:58:@21511.4]
  wire  _T_7076; // @[Compute.scala 109:33:@21538.4]
  wire  _T_7077; // @[Compute.scala 109:42:@21539.4]
  wire  _T_7078; // @[Compute.scala 109:59:@21540.4]
  wire  _T_7079; // @[Compute.scala 109:50:@21541.4]
  wire  _T_7080; // @[Compute.scala 112:30:@21543.4]
  wire  _T_7081; // @[Compute.scala 112:40:@21544.4]
  Semaphore s_0 ( // @[Compute.scala 52:38:@21466.4]
    .clock(s_0_clock),
    .reset(s_0_reset),
    .io_spost(s_0_io_spost),
    .io_swait(s_0_io_swait),
    .io_sready(s_0_io_sready)
  );
  Semaphore s_1 ( // @[Compute.scala 52:38:@21469.4]
    .clock(s_1_clock),
    .reset(s_1_reset),
    .io_spost(s_1_io_spost),
    .io_swait(s_1_io_swait),
    .io_sready(s_1_io_sready)
  );
  LoadUop loadUop ( // @[Compute.scala 54:23:@21472.4]
    .clock(loadUop_clock),
    .reset(loadUop_reset),
    .io_start(loadUop_io_start),
    .io_done(loadUop_io_done),
    .io_inst(loadUop_io_inst),
    .io_baddr(loadUop_io_baddr),
    .io_vme_rd_cmd_ready(loadUop_io_vme_rd_cmd_ready),
    .io_vme_rd_cmd_valid(loadUop_io_vme_rd_cmd_valid),
    .io_vme_rd_cmd_bits_addr(loadUop_io_vme_rd_cmd_bits_addr),
    .io_vme_rd_cmd_bits_len(loadUop_io_vme_rd_cmd_bits_len),
    .io_vme_rd_data_ready(loadUop_io_vme_rd_data_ready),
    .io_vme_rd_data_valid(loadUop_io_vme_rd_data_valid),
    .io_vme_rd_data_bits(loadUop_io_vme_rd_data_bits),
    .io_uop_idx_valid(loadUop_io_uop_idx_valid),
    .io_uop_idx_bits(loadUop_io_uop_idx_bits),
    .io_uop_data_valid(loadUop_io_uop_data_valid),
    .io_uop_data_bits_u2(loadUop_io_uop_data_bits_u2),
    .io_uop_data_bits_u1(loadUop_io_uop_data_bits_u1),
    .io_uop_data_bits_u0(loadUop_io_uop_data_bits_u0)
  );
  TensorLoad_2 tensorAcc ( // @[Compute.scala 55:25:@21475.4]
    .clock(tensorAcc_clock),
    .reset(tensorAcc_reset),
    .io_start(tensorAcc_io_start),
    .io_done(tensorAcc_io_done),
    .io_inst(tensorAcc_io_inst),
    .io_baddr(tensorAcc_io_baddr),
    .io_vme_rd_cmd_ready(tensorAcc_io_vme_rd_cmd_ready),
    .io_vme_rd_cmd_valid(tensorAcc_io_vme_rd_cmd_valid),
    .io_vme_rd_cmd_bits_addr(tensorAcc_io_vme_rd_cmd_bits_addr),
    .io_vme_rd_cmd_bits_len(tensorAcc_io_vme_rd_cmd_bits_len),
    .io_vme_rd_data_ready(tensorAcc_io_vme_rd_data_ready),
    .io_vme_rd_data_valid(tensorAcc_io_vme_rd_data_valid),
    .io_vme_rd_data_bits(tensorAcc_io_vme_rd_data_bits),
    .io_tensor_rd_idx_valid(tensorAcc_io_tensor_rd_idx_valid),
    .io_tensor_rd_idx_bits(tensorAcc_io_tensor_rd_idx_bits),
    .io_tensor_rd_data_valid(tensorAcc_io_tensor_rd_data_valid),
    .io_tensor_rd_data_bits_0_0(tensorAcc_io_tensor_rd_data_bits_0_0),
    .io_tensor_rd_data_bits_0_1(tensorAcc_io_tensor_rd_data_bits_0_1),
    .io_tensor_rd_data_bits_0_2(tensorAcc_io_tensor_rd_data_bits_0_2),
    .io_tensor_rd_data_bits_0_3(tensorAcc_io_tensor_rd_data_bits_0_3),
    .io_tensor_rd_data_bits_0_4(tensorAcc_io_tensor_rd_data_bits_0_4),
    .io_tensor_rd_data_bits_0_5(tensorAcc_io_tensor_rd_data_bits_0_5),
    .io_tensor_rd_data_bits_0_6(tensorAcc_io_tensor_rd_data_bits_0_6),
    .io_tensor_rd_data_bits_0_7(tensorAcc_io_tensor_rd_data_bits_0_7),
    .io_tensor_rd_data_bits_0_8(tensorAcc_io_tensor_rd_data_bits_0_8),
    .io_tensor_rd_data_bits_0_9(tensorAcc_io_tensor_rd_data_bits_0_9),
    .io_tensor_rd_data_bits_0_10(tensorAcc_io_tensor_rd_data_bits_0_10),
    .io_tensor_rd_data_bits_0_11(tensorAcc_io_tensor_rd_data_bits_0_11),
    .io_tensor_rd_data_bits_0_12(tensorAcc_io_tensor_rd_data_bits_0_12),
    .io_tensor_rd_data_bits_0_13(tensorAcc_io_tensor_rd_data_bits_0_13),
    .io_tensor_rd_data_bits_0_14(tensorAcc_io_tensor_rd_data_bits_0_14),
    .io_tensor_rd_data_bits_0_15(tensorAcc_io_tensor_rd_data_bits_0_15),
    .io_tensor_wr_valid(tensorAcc_io_tensor_wr_valid),
    .io_tensor_wr_bits_idx(tensorAcc_io_tensor_wr_bits_idx),
    .io_tensor_wr_bits_data_0_0(tensorAcc_io_tensor_wr_bits_data_0_0),
    .io_tensor_wr_bits_data_0_1(tensorAcc_io_tensor_wr_bits_data_0_1),
    .io_tensor_wr_bits_data_0_2(tensorAcc_io_tensor_wr_bits_data_0_2),
    .io_tensor_wr_bits_data_0_3(tensorAcc_io_tensor_wr_bits_data_0_3),
    .io_tensor_wr_bits_data_0_4(tensorAcc_io_tensor_wr_bits_data_0_4),
    .io_tensor_wr_bits_data_0_5(tensorAcc_io_tensor_wr_bits_data_0_5),
    .io_tensor_wr_bits_data_0_6(tensorAcc_io_tensor_wr_bits_data_0_6),
    .io_tensor_wr_bits_data_0_7(tensorAcc_io_tensor_wr_bits_data_0_7),
    .io_tensor_wr_bits_data_0_8(tensorAcc_io_tensor_wr_bits_data_0_8),
    .io_tensor_wr_bits_data_0_9(tensorAcc_io_tensor_wr_bits_data_0_9),
    .io_tensor_wr_bits_data_0_10(tensorAcc_io_tensor_wr_bits_data_0_10),
    .io_tensor_wr_bits_data_0_11(tensorAcc_io_tensor_wr_bits_data_0_11),
    .io_tensor_wr_bits_data_0_12(tensorAcc_io_tensor_wr_bits_data_0_12),
    .io_tensor_wr_bits_data_0_13(tensorAcc_io_tensor_wr_bits_data_0_13),
    .io_tensor_wr_bits_data_0_14(tensorAcc_io_tensor_wr_bits_data_0_14),
    .io_tensor_wr_bits_data_0_15(tensorAcc_io_tensor_wr_bits_data_0_15)
  );
  TensorGemm tensorGemm ( // @[Compute.scala 56:26:@21478.4]
    .clock(tensorGemm_clock),
    .reset(tensorGemm_reset),
    .io_start(tensorGemm_io_start),
    .io_done(tensorGemm_io_done),
    .io_inst(tensorGemm_io_inst),
    .io_uop_idx_valid(tensorGemm_io_uop_idx_valid),
    .io_uop_idx_bits(tensorGemm_io_uop_idx_bits),
    .io_uop_data_valid(tensorGemm_io_uop_data_valid),
    .io_uop_data_bits_u2(tensorGemm_io_uop_data_bits_u2),
    .io_uop_data_bits_u1(tensorGemm_io_uop_data_bits_u1),
    .io_uop_data_bits_u0(tensorGemm_io_uop_data_bits_u0),
    .io_inp_rd_idx_valid(tensorGemm_io_inp_rd_idx_valid),
    .io_inp_rd_idx_bits(tensorGemm_io_inp_rd_idx_bits),
    .io_inp_rd_data_valid(tensorGemm_io_inp_rd_data_valid),
    .io_inp_rd_data_bits_0_0(tensorGemm_io_inp_rd_data_bits_0_0),
    .io_inp_rd_data_bits_0_1(tensorGemm_io_inp_rd_data_bits_0_1),
    .io_inp_rd_data_bits_0_2(tensorGemm_io_inp_rd_data_bits_0_2),
    .io_inp_rd_data_bits_0_3(tensorGemm_io_inp_rd_data_bits_0_3),
    .io_inp_rd_data_bits_0_4(tensorGemm_io_inp_rd_data_bits_0_4),
    .io_inp_rd_data_bits_0_5(tensorGemm_io_inp_rd_data_bits_0_5),
    .io_inp_rd_data_bits_0_6(tensorGemm_io_inp_rd_data_bits_0_6),
    .io_inp_rd_data_bits_0_7(tensorGemm_io_inp_rd_data_bits_0_7),
    .io_inp_rd_data_bits_0_8(tensorGemm_io_inp_rd_data_bits_0_8),
    .io_inp_rd_data_bits_0_9(tensorGemm_io_inp_rd_data_bits_0_9),
    .io_inp_rd_data_bits_0_10(tensorGemm_io_inp_rd_data_bits_0_10),
    .io_inp_rd_data_bits_0_11(tensorGemm_io_inp_rd_data_bits_0_11),
    .io_inp_rd_data_bits_0_12(tensorGemm_io_inp_rd_data_bits_0_12),
    .io_inp_rd_data_bits_0_13(tensorGemm_io_inp_rd_data_bits_0_13),
    .io_inp_rd_data_bits_0_14(tensorGemm_io_inp_rd_data_bits_0_14),
    .io_inp_rd_data_bits_0_15(tensorGemm_io_inp_rd_data_bits_0_15),
    .io_wgt_rd_idx_valid(tensorGemm_io_wgt_rd_idx_valid),
    .io_wgt_rd_idx_bits(tensorGemm_io_wgt_rd_idx_bits),
    .io_wgt_rd_data_valid(tensorGemm_io_wgt_rd_data_valid),
    .io_wgt_rd_data_bits_0_0(tensorGemm_io_wgt_rd_data_bits_0_0),
    .io_wgt_rd_data_bits_0_1(tensorGemm_io_wgt_rd_data_bits_0_1),
    .io_wgt_rd_data_bits_0_2(tensorGemm_io_wgt_rd_data_bits_0_2),
    .io_wgt_rd_data_bits_0_3(tensorGemm_io_wgt_rd_data_bits_0_3),
    .io_wgt_rd_data_bits_0_4(tensorGemm_io_wgt_rd_data_bits_0_4),
    .io_wgt_rd_data_bits_0_5(tensorGemm_io_wgt_rd_data_bits_0_5),
    .io_wgt_rd_data_bits_0_6(tensorGemm_io_wgt_rd_data_bits_0_6),
    .io_wgt_rd_data_bits_0_7(tensorGemm_io_wgt_rd_data_bits_0_7),
    .io_wgt_rd_data_bits_0_8(tensorGemm_io_wgt_rd_data_bits_0_8),
    .io_wgt_rd_data_bits_0_9(tensorGemm_io_wgt_rd_data_bits_0_9),
    .io_wgt_rd_data_bits_0_10(tensorGemm_io_wgt_rd_data_bits_0_10),
    .io_wgt_rd_data_bits_0_11(tensorGemm_io_wgt_rd_data_bits_0_11),
    .io_wgt_rd_data_bits_0_12(tensorGemm_io_wgt_rd_data_bits_0_12),
    .io_wgt_rd_data_bits_0_13(tensorGemm_io_wgt_rd_data_bits_0_13),
    .io_wgt_rd_data_bits_0_14(tensorGemm_io_wgt_rd_data_bits_0_14),
    .io_wgt_rd_data_bits_0_15(tensorGemm_io_wgt_rd_data_bits_0_15),
    .io_wgt_rd_data_bits_1_0(tensorGemm_io_wgt_rd_data_bits_1_0),
    .io_wgt_rd_data_bits_1_1(tensorGemm_io_wgt_rd_data_bits_1_1),
    .io_wgt_rd_data_bits_1_2(tensorGemm_io_wgt_rd_data_bits_1_2),
    .io_wgt_rd_data_bits_1_3(tensorGemm_io_wgt_rd_data_bits_1_3),
    .io_wgt_rd_data_bits_1_4(tensorGemm_io_wgt_rd_data_bits_1_4),
    .io_wgt_rd_data_bits_1_5(tensorGemm_io_wgt_rd_data_bits_1_5),
    .io_wgt_rd_data_bits_1_6(tensorGemm_io_wgt_rd_data_bits_1_6),
    .io_wgt_rd_data_bits_1_7(tensorGemm_io_wgt_rd_data_bits_1_7),
    .io_wgt_rd_data_bits_1_8(tensorGemm_io_wgt_rd_data_bits_1_8),
    .io_wgt_rd_data_bits_1_9(tensorGemm_io_wgt_rd_data_bits_1_9),
    .io_wgt_rd_data_bits_1_10(tensorGemm_io_wgt_rd_data_bits_1_10),
    .io_wgt_rd_data_bits_1_11(tensorGemm_io_wgt_rd_data_bits_1_11),
    .io_wgt_rd_data_bits_1_12(tensorGemm_io_wgt_rd_data_bits_1_12),
    .io_wgt_rd_data_bits_1_13(tensorGemm_io_wgt_rd_data_bits_1_13),
    .io_wgt_rd_data_bits_1_14(tensorGemm_io_wgt_rd_data_bits_1_14),
    .io_wgt_rd_data_bits_1_15(tensorGemm_io_wgt_rd_data_bits_1_15),
    .io_wgt_rd_data_bits_2_0(tensorGemm_io_wgt_rd_data_bits_2_0),
    .io_wgt_rd_data_bits_2_1(tensorGemm_io_wgt_rd_data_bits_2_1),
    .io_wgt_rd_data_bits_2_2(tensorGemm_io_wgt_rd_data_bits_2_2),
    .io_wgt_rd_data_bits_2_3(tensorGemm_io_wgt_rd_data_bits_2_3),
    .io_wgt_rd_data_bits_2_4(tensorGemm_io_wgt_rd_data_bits_2_4),
    .io_wgt_rd_data_bits_2_5(tensorGemm_io_wgt_rd_data_bits_2_5),
    .io_wgt_rd_data_bits_2_6(tensorGemm_io_wgt_rd_data_bits_2_6),
    .io_wgt_rd_data_bits_2_7(tensorGemm_io_wgt_rd_data_bits_2_7),
    .io_wgt_rd_data_bits_2_8(tensorGemm_io_wgt_rd_data_bits_2_8),
    .io_wgt_rd_data_bits_2_9(tensorGemm_io_wgt_rd_data_bits_2_9),
    .io_wgt_rd_data_bits_2_10(tensorGemm_io_wgt_rd_data_bits_2_10),
    .io_wgt_rd_data_bits_2_11(tensorGemm_io_wgt_rd_data_bits_2_11),
    .io_wgt_rd_data_bits_2_12(tensorGemm_io_wgt_rd_data_bits_2_12),
    .io_wgt_rd_data_bits_2_13(tensorGemm_io_wgt_rd_data_bits_2_13),
    .io_wgt_rd_data_bits_2_14(tensorGemm_io_wgt_rd_data_bits_2_14),
    .io_wgt_rd_data_bits_2_15(tensorGemm_io_wgt_rd_data_bits_2_15),
    .io_wgt_rd_data_bits_3_0(tensorGemm_io_wgt_rd_data_bits_3_0),
    .io_wgt_rd_data_bits_3_1(tensorGemm_io_wgt_rd_data_bits_3_1),
    .io_wgt_rd_data_bits_3_2(tensorGemm_io_wgt_rd_data_bits_3_2),
    .io_wgt_rd_data_bits_3_3(tensorGemm_io_wgt_rd_data_bits_3_3),
    .io_wgt_rd_data_bits_3_4(tensorGemm_io_wgt_rd_data_bits_3_4),
    .io_wgt_rd_data_bits_3_5(tensorGemm_io_wgt_rd_data_bits_3_5),
    .io_wgt_rd_data_bits_3_6(tensorGemm_io_wgt_rd_data_bits_3_6),
    .io_wgt_rd_data_bits_3_7(tensorGemm_io_wgt_rd_data_bits_3_7),
    .io_wgt_rd_data_bits_3_8(tensorGemm_io_wgt_rd_data_bits_3_8),
    .io_wgt_rd_data_bits_3_9(tensorGemm_io_wgt_rd_data_bits_3_9),
    .io_wgt_rd_data_bits_3_10(tensorGemm_io_wgt_rd_data_bits_3_10),
    .io_wgt_rd_data_bits_3_11(tensorGemm_io_wgt_rd_data_bits_3_11),
    .io_wgt_rd_data_bits_3_12(tensorGemm_io_wgt_rd_data_bits_3_12),
    .io_wgt_rd_data_bits_3_13(tensorGemm_io_wgt_rd_data_bits_3_13),
    .io_wgt_rd_data_bits_3_14(tensorGemm_io_wgt_rd_data_bits_3_14),
    .io_wgt_rd_data_bits_3_15(tensorGemm_io_wgt_rd_data_bits_3_15),
    .io_wgt_rd_data_bits_4_0(tensorGemm_io_wgt_rd_data_bits_4_0),
    .io_wgt_rd_data_bits_4_1(tensorGemm_io_wgt_rd_data_bits_4_1),
    .io_wgt_rd_data_bits_4_2(tensorGemm_io_wgt_rd_data_bits_4_2),
    .io_wgt_rd_data_bits_4_3(tensorGemm_io_wgt_rd_data_bits_4_3),
    .io_wgt_rd_data_bits_4_4(tensorGemm_io_wgt_rd_data_bits_4_4),
    .io_wgt_rd_data_bits_4_5(tensorGemm_io_wgt_rd_data_bits_4_5),
    .io_wgt_rd_data_bits_4_6(tensorGemm_io_wgt_rd_data_bits_4_6),
    .io_wgt_rd_data_bits_4_7(tensorGemm_io_wgt_rd_data_bits_4_7),
    .io_wgt_rd_data_bits_4_8(tensorGemm_io_wgt_rd_data_bits_4_8),
    .io_wgt_rd_data_bits_4_9(tensorGemm_io_wgt_rd_data_bits_4_9),
    .io_wgt_rd_data_bits_4_10(tensorGemm_io_wgt_rd_data_bits_4_10),
    .io_wgt_rd_data_bits_4_11(tensorGemm_io_wgt_rd_data_bits_4_11),
    .io_wgt_rd_data_bits_4_12(tensorGemm_io_wgt_rd_data_bits_4_12),
    .io_wgt_rd_data_bits_4_13(tensorGemm_io_wgt_rd_data_bits_4_13),
    .io_wgt_rd_data_bits_4_14(tensorGemm_io_wgt_rd_data_bits_4_14),
    .io_wgt_rd_data_bits_4_15(tensorGemm_io_wgt_rd_data_bits_4_15),
    .io_wgt_rd_data_bits_5_0(tensorGemm_io_wgt_rd_data_bits_5_0),
    .io_wgt_rd_data_bits_5_1(tensorGemm_io_wgt_rd_data_bits_5_1),
    .io_wgt_rd_data_bits_5_2(tensorGemm_io_wgt_rd_data_bits_5_2),
    .io_wgt_rd_data_bits_5_3(tensorGemm_io_wgt_rd_data_bits_5_3),
    .io_wgt_rd_data_bits_5_4(tensorGemm_io_wgt_rd_data_bits_5_4),
    .io_wgt_rd_data_bits_5_5(tensorGemm_io_wgt_rd_data_bits_5_5),
    .io_wgt_rd_data_bits_5_6(tensorGemm_io_wgt_rd_data_bits_5_6),
    .io_wgt_rd_data_bits_5_7(tensorGemm_io_wgt_rd_data_bits_5_7),
    .io_wgt_rd_data_bits_5_8(tensorGemm_io_wgt_rd_data_bits_5_8),
    .io_wgt_rd_data_bits_5_9(tensorGemm_io_wgt_rd_data_bits_5_9),
    .io_wgt_rd_data_bits_5_10(tensorGemm_io_wgt_rd_data_bits_5_10),
    .io_wgt_rd_data_bits_5_11(tensorGemm_io_wgt_rd_data_bits_5_11),
    .io_wgt_rd_data_bits_5_12(tensorGemm_io_wgt_rd_data_bits_5_12),
    .io_wgt_rd_data_bits_5_13(tensorGemm_io_wgt_rd_data_bits_5_13),
    .io_wgt_rd_data_bits_5_14(tensorGemm_io_wgt_rd_data_bits_5_14),
    .io_wgt_rd_data_bits_5_15(tensorGemm_io_wgt_rd_data_bits_5_15),
    .io_wgt_rd_data_bits_6_0(tensorGemm_io_wgt_rd_data_bits_6_0),
    .io_wgt_rd_data_bits_6_1(tensorGemm_io_wgt_rd_data_bits_6_1),
    .io_wgt_rd_data_bits_6_2(tensorGemm_io_wgt_rd_data_bits_6_2),
    .io_wgt_rd_data_bits_6_3(tensorGemm_io_wgt_rd_data_bits_6_3),
    .io_wgt_rd_data_bits_6_4(tensorGemm_io_wgt_rd_data_bits_6_4),
    .io_wgt_rd_data_bits_6_5(tensorGemm_io_wgt_rd_data_bits_6_5),
    .io_wgt_rd_data_bits_6_6(tensorGemm_io_wgt_rd_data_bits_6_6),
    .io_wgt_rd_data_bits_6_7(tensorGemm_io_wgt_rd_data_bits_6_7),
    .io_wgt_rd_data_bits_6_8(tensorGemm_io_wgt_rd_data_bits_6_8),
    .io_wgt_rd_data_bits_6_9(tensorGemm_io_wgt_rd_data_bits_6_9),
    .io_wgt_rd_data_bits_6_10(tensorGemm_io_wgt_rd_data_bits_6_10),
    .io_wgt_rd_data_bits_6_11(tensorGemm_io_wgt_rd_data_bits_6_11),
    .io_wgt_rd_data_bits_6_12(tensorGemm_io_wgt_rd_data_bits_6_12),
    .io_wgt_rd_data_bits_6_13(tensorGemm_io_wgt_rd_data_bits_6_13),
    .io_wgt_rd_data_bits_6_14(tensorGemm_io_wgt_rd_data_bits_6_14),
    .io_wgt_rd_data_bits_6_15(tensorGemm_io_wgt_rd_data_bits_6_15),
    .io_wgt_rd_data_bits_7_0(tensorGemm_io_wgt_rd_data_bits_7_0),
    .io_wgt_rd_data_bits_7_1(tensorGemm_io_wgt_rd_data_bits_7_1),
    .io_wgt_rd_data_bits_7_2(tensorGemm_io_wgt_rd_data_bits_7_2),
    .io_wgt_rd_data_bits_7_3(tensorGemm_io_wgt_rd_data_bits_7_3),
    .io_wgt_rd_data_bits_7_4(tensorGemm_io_wgt_rd_data_bits_7_4),
    .io_wgt_rd_data_bits_7_5(tensorGemm_io_wgt_rd_data_bits_7_5),
    .io_wgt_rd_data_bits_7_6(tensorGemm_io_wgt_rd_data_bits_7_6),
    .io_wgt_rd_data_bits_7_7(tensorGemm_io_wgt_rd_data_bits_7_7),
    .io_wgt_rd_data_bits_7_8(tensorGemm_io_wgt_rd_data_bits_7_8),
    .io_wgt_rd_data_bits_7_9(tensorGemm_io_wgt_rd_data_bits_7_9),
    .io_wgt_rd_data_bits_7_10(tensorGemm_io_wgt_rd_data_bits_7_10),
    .io_wgt_rd_data_bits_7_11(tensorGemm_io_wgt_rd_data_bits_7_11),
    .io_wgt_rd_data_bits_7_12(tensorGemm_io_wgt_rd_data_bits_7_12),
    .io_wgt_rd_data_bits_7_13(tensorGemm_io_wgt_rd_data_bits_7_13),
    .io_wgt_rd_data_bits_7_14(tensorGemm_io_wgt_rd_data_bits_7_14),
    .io_wgt_rd_data_bits_7_15(tensorGemm_io_wgt_rd_data_bits_7_15),
    .io_wgt_rd_data_bits_8_0(tensorGemm_io_wgt_rd_data_bits_8_0),
    .io_wgt_rd_data_bits_8_1(tensorGemm_io_wgt_rd_data_bits_8_1),
    .io_wgt_rd_data_bits_8_2(tensorGemm_io_wgt_rd_data_bits_8_2),
    .io_wgt_rd_data_bits_8_3(tensorGemm_io_wgt_rd_data_bits_8_3),
    .io_wgt_rd_data_bits_8_4(tensorGemm_io_wgt_rd_data_bits_8_4),
    .io_wgt_rd_data_bits_8_5(tensorGemm_io_wgt_rd_data_bits_8_5),
    .io_wgt_rd_data_bits_8_6(tensorGemm_io_wgt_rd_data_bits_8_6),
    .io_wgt_rd_data_bits_8_7(tensorGemm_io_wgt_rd_data_bits_8_7),
    .io_wgt_rd_data_bits_8_8(tensorGemm_io_wgt_rd_data_bits_8_8),
    .io_wgt_rd_data_bits_8_9(tensorGemm_io_wgt_rd_data_bits_8_9),
    .io_wgt_rd_data_bits_8_10(tensorGemm_io_wgt_rd_data_bits_8_10),
    .io_wgt_rd_data_bits_8_11(tensorGemm_io_wgt_rd_data_bits_8_11),
    .io_wgt_rd_data_bits_8_12(tensorGemm_io_wgt_rd_data_bits_8_12),
    .io_wgt_rd_data_bits_8_13(tensorGemm_io_wgt_rd_data_bits_8_13),
    .io_wgt_rd_data_bits_8_14(tensorGemm_io_wgt_rd_data_bits_8_14),
    .io_wgt_rd_data_bits_8_15(tensorGemm_io_wgt_rd_data_bits_8_15),
    .io_wgt_rd_data_bits_9_0(tensorGemm_io_wgt_rd_data_bits_9_0),
    .io_wgt_rd_data_bits_9_1(tensorGemm_io_wgt_rd_data_bits_9_1),
    .io_wgt_rd_data_bits_9_2(tensorGemm_io_wgt_rd_data_bits_9_2),
    .io_wgt_rd_data_bits_9_3(tensorGemm_io_wgt_rd_data_bits_9_3),
    .io_wgt_rd_data_bits_9_4(tensorGemm_io_wgt_rd_data_bits_9_4),
    .io_wgt_rd_data_bits_9_5(tensorGemm_io_wgt_rd_data_bits_9_5),
    .io_wgt_rd_data_bits_9_6(tensorGemm_io_wgt_rd_data_bits_9_6),
    .io_wgt_rd_data_bits_9_7(tensorGemm_io_wgt_rd_data_bits_9_7),
    .io_wgt_rd_data_bits_9_8(tensorGemm_io_wgt_rd_data_bits_9_8),
    .io_wgt_rd_data_bits_9_9(tensorGemm_io_wgt_rd_data_bits_9_9),
    .io_wgt_rd_data_bits_9_10(tensorGemm_io_wgt_rd_data_bits_9_10),
    .io_wgt_rd_data_bits_9_11(tensorGemm_io_wgt_rd_data_bits_9_11),
    .io_wgt_rd_data_bits_9_12(tensorGemm_io_wgt_rd_data_bits_9_12),
    .io_wgt_rd_data_bits_9_13(tensorGemm_io_wgt_rd_data_bits_9_13),
    .io_wgt_rd_data_bits_9_14(tensorGemm_io_wgt_rd_data_bits_9_14),
    .io_wgt_rd_data_bits_9_15(tensorGemm_io_wgt_rd_data_bits_9_15),
    .io_wgt_rd_data_bits_10_0(tensorGemm_io_wgt_rd_data_bits_10_0),
    .io_wgt_rd_data_bits_10_1(tensorGemm_io_wgt_rd_data_bits_10_1),
    .io_wgt_rd_data_bits_10_2(tensorGemm_io_wgt_rd_data_bits_10_2),
    .io_wgt_rd_data_bits_10_3(tensorGemm_io_wgt_rd_data_bits_10_3),
    .io_wgt_rd_data_bits_10_4(tensorGemm_io_wgt_rd_data_bits_10_4),
    .io_wgt_rd_data_bits_10_5(tensorGemm_io_wgt_rd_data_bits_10_5),
    .io_wgt_rd_data_bits_10_6(tensorGemm_io_wgt_rd_data_bits_10_6),
    .io_wgt_rd_data_bits_10_7(tensorGemm_io_wgt_rd_data_bits_10_7),
    .io_wgt_rd_data_bits_10_8(tensorGemm_io_wgt_rd_data_bits_10_8),
    .io_wgt_rd_data_bits_10_9(tensorGemm_io_wgt_rd_data_bits_10_9),
    .io_wgt_rd_data_bits_10_10(tensorGemm_io_wgt_rd_data_bits_10_10),
    .io_wgt_rd_data_bits_10_11(tensorGemm_io_wgt_rd_data_bits_10_11),
    .io_wgt_rd_data_bits_10_12(tensorGemm_io_wgt_rd_data_bits_10_12),
    .io_wgt_rd_data_bits_10_13(tensorGemm_io_wgt_rd_data_bits_10_13),
    .io_wgt_rd_data_bits_10_14(tensorGemm_io_wgt_rd_data_bits_10_14),
    .io_wgt_rd_data_bits_10_15(tensorGemm_io_wgt_rd_data_bits_10_15),
    .io_wgt_rd_data_bits_11_0(tensorGemm_io_wgt_rd_data_bits_11_0),
    .io_wgt_rd_data_bits_11_1(tensorGemm_io_wgt_rd_data_bits_11_1),
    .io_wgt_rd_data_bits_11_2(tensorGemm_io_wgt_rd_data_bits_11_2),
    .io_wgt_rd_data_bits_11_3(tensorGemm_io_wgt_rd_data_bits_11_3),
    .io_wgt_rd_data_bits_11_4(tensorGemm_io_wgt_rd_data_bits_11_4),
    .io_wgt_rd_data_bits_11_5(tensorGemm_io_wgt_rd_data_bits_11_5),
    .io_wgt_rd_data_bits_11_6(tensorGemm_io_wgt_rd_data_bits_11_6),
    .io_wgt_rd_data_bits_11_7(tensorGemm_io_wgt_rd_data_bits_11_7),
    .io_wgt_rd_data_bits_11_8(tensorGemm_io_wgt_rd_data_bits_11_8),
    .io_wgt_rd_data_bits_11_9(tensorGemm_io_wgt_rd_data_bits_11_9),
    .io_wgt_rd_data_bits_11_10(tensorGemm_io_wgt_rd_data_bits_11_10),
    .io_wgt_rd_data_bits_11_11(tensorGemm_io_wgt_rd_data_bits_11_11),
    .io_wgt_rd_data_bits_11_12(tensorGemm_io_wgt_rd_data_bits_11_12),
    .io_wgt_rd_data_bits_11_13(tensorGemm_io_wgt_rd_data_bits_11_13),
    .io_wgt_rd_data_bits_11_14(tensorGemm_io_wgt_rd_data_bits_11_14),
    .io_wgt_rd_data_bits_11_15(tensorGemm_io_wgt_rd_data_bits_11_15),
    .io_wgt_rd_data_bits_12_0(tensorGemm_io_wgt_rd_data_bits_12_0),
    .io_wgt_rd_data_bits_12_1(tensorGemm_io_wgt_rd_data_bits_12_1),
    .io_wgt_rd_data_bits_12_2(tensorGemm_io_wgt_rd_data_bits_12_2),
    .io_wgt_rd_data_bits_12_3(tensorGemm_io_wgt_rd_data_bits_12_3),
    .io_wgt_rd_data_bits_12_4(tensorGemm_io_wgt_rd_data_bits_12_4),
    .io_wgt_rd_data_bits_12_5(tensorGemm_io_wgt_rd_data_bits_12_5),
    .io_wgt_rd_data_bits_12_6(tensorGemm_io_wgt_rd_data_bits_12_6),
    .io_wgt_rd_data_bits_12_7(tensorGemm_io_wgt_rd_data_bits_12_7),
    .io_wgt_rd_data_bits_12_8(tensorGemm_io_wgt_rd_data_bits_12_8),
    .io_wgt_rd_data_bits_12_9(tensorGemm_io_wgt_rd_data_bits_12_9),
    .io_wgt_rd_data_bits_12_10(tensorGemm_io_wgt_rd_data_bits_12_10),
    .io_wgt_rd_data_bits_12_11(tensorGemm_io_wgt_rd_data_bits_12_11),
    .io_wgt_rd_data_bits_12_12(tensorGemm_io_wgt_rd_data_bits_12_12),
    .io_wgt_rd_data_bits_12_13(tensorGemm_io_wgt_rd_data_bits_12_13),
    .io_wgt_rd_data_bits_12_14(tensorGemm_io_wgt_rd_data_bits_12_14),
    .io_wgt_rd_data_bits_12_15(tensorGemm_io_wgt_rd_data_bits_12_15),
    .io_wgt_rd_data_bits_13_0(tensorGemm_io_wgt_rd_data_bits_13_0),
    .io_wgt_rd_data_bits_13_1(tensorGemm_io_wgt_rd_data_bits_13_1),
    .io_wgt_rd_data_bits_13_2(tensorGemm_io_wgt_rd_data_bits_13_2),
    .io_wgt_rd_data_bits_13_3(tensorGemm_io_wgt_rd_data_bits_13_3),
    .io_wgt_rd_data_bits_13_4(tensorGemm_io_wgt_rd_data_bits_13_4),
    .io_wgt_rd_data_bits_13_5(tensorGemm_io_wgt_rd_data_bits_13_5),
    .io_wgt_rd_data_bits_13_6(tensorGemm_io_wgt_rd_data_bits_13_6),
    .io_wgt_rd_data_bits_13_7(tensorGemm_io_wgt_rd_data_bits_13_7),
    .io_wgt_rd_data_bits_13_8(tensorGemm_io_wgt_rd_data_bits_13_8),
    .io_wgt_rd_data_bits_13_9(tensorGemm_io_wgt_rd_data_bits_13_9),
    .io_wgt_rd_data_bits_13_10(tensorGemm_io_wgt_rd_data_bits_13_10),
    .io_wgt_rd_data_bits_13_11(tensorGemm_io_wgt_rd_data_bits_13_11),
    .io_wgt_rd_data_bits_13_12(tensorGemm_io_wgt_rd_data_bits_13_12),
    .io_wgt_rd_data_bits_13_13(tensorGemm_io_wgt_rd_data_bits_13_13),
    .io_wgt_rd_data_bits_13_14(tensorGemm_io_wgt_rd_data_bits_13_14),
    .io_wgt_rd_data_bits_13_15(tensorGemm_io_wgt_rd_data_bits_13_15),
    .io_wgt_rd_data_bits_14_0(tensorGemm_io_wgt_rd_data_bits_14_0),
    .io_wgt_rd_data_bits_14_1(tensorGemm_io_wgt_rd_data_bits_14_1),
    .io_wgt_rd_data_bits_14_2(tensorGemm_io_wgt_rd_data_bits_14_2),
    .io_wgt_rd_data_bits_14_3(tensorGemm_io_wgt_rd_data_bits_14_3),
    .io_wgt_rd_data_bits_14_4(tensorGemm_io_wgt_rd_data_bits_14_4),
    .io_wgt_rd_data_bits_14_5(tensorGemm_io_wgt_rd_data_bits_14_5),
    .io_wgt_rd_data_bits_14_6(tensorGemm_io_wgt_rd_data_bits_14_6),
    .io_wgt_rd_data_bits_14_7(tensorGemm_io_wgt_rd_data_bits_14_7),
    .io_wgt_rd_data_bits_14_8(tensorGemm_io_wgt_rd_data_bits_14_8),
    .io_wgt_rd_data_bits_14_9(tensorGemm_io_wgt_rd_data_bits_14_9),
    .io_wgt_rd_data_bits_14_10(tensorGemm_io_wgt_rd_data_bits_14_10),
    .io_wgt_rd_data_bits_14_11(tensorGemm_io_wgt_rd_data_bits_14_11),
    .io_wgt_rd_data_bits_14_12(tensorGemm_io_wgt_rd_data_bits_14_12),
    .io_wgt_rd_data_bits_14_13(tensorGemm_io_wgt_rd_data_bits_14_13),
    .io_wgt_rd_data_bits_14_14(tensorGemm_io_wgt_rd_data_bits_14_14),
    .io_wgt_rd_data_bits_14_15(tensorGemm_io_wgt_rd_data_bits_14_15),
    .io_wgt_rd_data_bits_15_0(tensorGemm_io_wgt_rd_data_bits_15_0),
    .io_wgt_rd_data_bits_15_1(tensorGemm_io_wgt_rd_data_bits_15_1),
    .io_wgt_rd_data_bits_15_2(tensorGemm_io_wgt_rd_data_bits_15_2),
    .io_wgt_rd_data_bits_15_3(tensorGemm_io_wgt_rd_data_bits_15_3),
    .io_wgt_rd_data_bits_15_4(tensorGemm_io_wgt_rd_data_bits_15_4),
    .io_wgt_rd_data_bits_15_5(tensorGemm_io_wgt_rd_data_bits_15_5),
    .io_wgt_rd_data_bits_15_6(tensorGemm_io_wgt_rd_data_bits_15_6),
    .io_wgt_rd_data_bits_15_7(tensorGemm_io_wgt_rd_data_bits_15_7),
    .io_wgt_rd_data_bits_15_8(tensorGemm_io_wgt_rd_data_bits_15_8),
    .io_wgt_rd_data_bits_15_9(tensorGemm_io_wgt_rd_data_bits_15_9),
    .io_wgt_rd_data_bits_15_10(tensorGemm_io_wgt_rd_data_bits_15_10),
    .io_wgt_rd_data_bits_15_11(tensorGemm_io_wgt_rd_data_bits_15_11),
    .io_wgt_rd_data_bits_15_12(tensorGemm_io_wgt_rd_data_bits_15_12),
    .io_wgt_rd_data_bits_15_13(tensorGemm_io_wgt_rd_data_bits_15_13),
    .io_wgt_rd_data_bits_15_14(tensorGemm_io_wgt_rd_data_bits_15_14),
    .io_wgt_rd_data_bits_15_15(tensorGemm_io_wgt_rd_data_bits_15_15),
    .io_acc_rd_idx_valid(tensorGemm_io_acc_rd_idx_valid),
    .io_acc_rd_idx_bits(tensorGemm_io_acc_rd_idx_bits),
    .io_acc_rd_data_valid(tensorGemm_io_acc_rd_data_valid),
    .io_acc_rd_data_bits_0_0(tensorGemm_io_acc_rd_data_bits_0_0),
    .io_acc_rd_data_bits_0_1(tensorGemm_io_acc_rd_data_bits_0_1),
    .io_acc_rd_data_bits_0_2(tensorGemm_io_acc_rd_data_bits_0_2),
    .io_acc_rd_data_bits_0_3(tensorGemm_io_acc_rd_data_bits_0_3),
    .io_acc_rd_data_bits_0_4(tensorGemm_io_acc_rd_data_bits_0_4),
    .io_acc_rd_data_bits_0_5(tensorGemm_io_acc_rd_data_bits_0_5),
    .io_acc_rd_data_bits_0_6(tensorGemm_io_acc_rd_data_bits_0_6),
    .io_acc_rd_data_bits_0_7(tensorGemm_io_acc_rd_data_bits_0_7),
    .io_acc_rd_data_bits_0_8(tensorGemm_io_acc_rd_data_bits_0_8),
    .io_acc_rd_data_bits_0_9(tensorGemm_io_acc_rd_data_bits_0_9),
    .io_acc_rd_data_bits_0_10(tensorGemm_io_acc_rd_data_bits_0_10),
    .io_acc_rd_data_bits_0_11(tensorGemm_io_acc_rd_data_bits_0_11),
    .io_acc_rd_data_bits_0_12(tensorGemm_io_acc_rd_data_bits_0_12),
    .io_acc_rd_data_bits_0_13(tensorGemm_io_acc_rd_data_bits_0_13),
    .io_acc_rd_data_bits_0_14(tensorGemm_io_acc_rd_data_bits_0_14),
    .io_acc_rd_data_bits_0_15(tensorGemm_io_acc_rd_data_bits_0_15),
    .io_acc_wr_valid(tensorGemm_io_acc_wr_valid),
    .io_acc_wr_bits_idx(tensorGemm_io_acc_wr_bits_idx),
    .io_acc_wr_bits_data_0_0(tensorGemm_io_acc_wr_bits_data_0_0),
    .io_acc_wr_bits_data_0_1(tensorGemm_io_acc_wr_bits_data_0_1),
    .io_acc_wr_bits_data_0_2(tensorGemm_io_acc_wr_bits_data_0_2),
    .io_acc_wr_bits_data_0_3(tensorGemm_io_acc_wr_bits_data_0_3),
    .io_acc_wr_bits_data_0_4(tensorGemm_io_acc_wr_bits_data_0_4),
    .io_acc_wr_bits_data_0_5(tensorGemm_io_acc_wr_bits_data_0_5),
    .io_acc_wr_bits_data_0_6(tensorGemm_io_acc_wr_bits_data_0_6),
    .io_acc_wr_bits_data_0_7(tensorGemm_io_acc_wr_bits_data_0_7),
    .io_acc_wr_bits_data_0_8(tensorGemm_io_acc_wr_bits_data_0_8),
    .io_acc_wr_bits_data_0_9(tensorGemm_io_acc_wr_bits_data_0_9),
    .io_acc_wr_bits_data_0_10(tensorGemm_io_acc_wr_bits_data_0_10),
    .io_acc_wr_bits_data_0_11(tensorGemm_io_acc_wr_bits_data_0_11),
    .io_acc_wr_bits_data_0_12(tensorGemm_io_acc_wr_bits_data_0_12),
    .io_acc_wr_bits_data_0_13(tensorGemm_io_acc_wr_bits_data_0_13),
    .io_acc_wr_bits_data_0_14(tensorGemm_io_acc_wr_bits_data_0_14),
    .io_acc_wr_bits_data_0_15(tensorGemm_io_acc_wr_bits_data_0_15),
    .io_out_wr_valid(tensorGemm_io_out_wr_valid),
    .io_out_wr_bits_idx(tensorGemm_io_out_wr_bits_idx),
    .io_out_wr_bits_data_0_0(tensorGemm_io_out_wr_bits_data_0_0),
    .io_out_wr_bits_data_0_1(tensorGemm_io_out_wr_bits_data_0_1),
    .io_out_wr_bits_data_0_2(tensorGemm_io_out_wr_bits_data_0_2),
    .io_out_wr_bits_data_0_3(tensorGemm_io_out_wr_bits_data_0_3),
    .io_out_wr_bits_data_0_4(tensorGemm_io_out_wr_bits_data_0_4),
    .io_out_wr_bits_data_0_5(tensorGemm_io_out_wr_bits_data_0_5),
    .io_out_wr_bits_data_0_6(tensorGemm_io_out_wr_bits_data_0_6),
    .io_out_wr_bits_data_0_7(tensorGemm_io_out_wr_bits_data_0_7),
    .io_out_wr_bits_data_0_8(tensorGemm_io_out_wr_bits_data_0_8),
    .io_out_wr_bits_data_0_9(tensorGemm_io_out_wr_bits_data_0_9),
    .io_out_wr_bits_data_0_10(tensorGemm_io_out_wr_bits_data_0_10),
    .io_out_wr_bits_data_0_11(tensorGemm_io_out_wr_bits_data_0_11),
    .io_out_wr_bits_data_0_12(tensorGemm_io_out_wr_bits_data_0_12),
    .io_out_wr_bits_data_0_13(tensorGemm_io_out_wr_bits_data_0_13),
    .io_out_wr_bits_data_0_14(tensorGemm_io_out_wr_bits_data_0_14),
    .io_out_wr_bits_data_0_15(tensorGemm_io_out_wr_bits_data_0_15)
  );
  TensorAlu tensorAlu ( // @[Compute.scala 57:25:@21481.4]
    .clock(tensorAlu_clock),
    .reset(tensorAlu_reset),
    .io_start(tensorAlu_io_start),
    .io_done(tensorAlu_io_done),
    .io_inst(tensorAlu_io_inst),
    .io_uop_idx_valid(tensorAlu_io_uop_idx_valid),
    .io_uop_idx_bits(tensorAlu_io_uop_idx_bits),
    .io_uop_data_valid(tensorAlu_io_uop_data_valid),
    .io_uop_data_bits_u1(tensorAlu_io_uop_data_bits_u1),
    .io_uop_data_bits_u0(tensorAlu_io_uop_data_bits_u0),
    .io_acc_rd_idx_valid(tensorAlu_io_acc_rd_idx_valid),
    .io_acc_rd_idx_bits(tensorAlu_io_acc_rd_idx_bits),
    .io_acc_rd_data_valid(tensorAlu_io_acc_rd_data_valid),
    .io_acc_rd_data_bits_0_0(tensorAlu_io_acc_rd_data_bits_0_0),
    .io_acc_rd_data_bits_0_1(tensorAlu_io_acc_rd_data_bits_0_1),
    .io_acc_rd_data_bits_0_2(tensorAlu_io_acc_rd_data_bits_0_2),
    .io_acc_rd_data_bits_0_3(tensorAlu_io_acc_rd_data_bits_0_3),
    .io_acc_rd_data_bits_0_4(tensorAlu_io_acc_rd_data_bits_0_4),
    .io_acc_rd_data_bits_0_5(tensorAlu_io_acc_rd_data_bits_0_5),
    .io_acc_rd_data_bits_0_6(tensorAlu_io_acc_rd_data_bits_0_6),
    .io_acc_rd_data_bits_0_7(tensorAlu_io_acc_rd_data_bits_0_7),
    .io_acc_rd_data_bits_0_8(tensorAlu_io_acc_rd_data_bits_0_8),
    .io_acc_rd_data_bits_0_9(tensorAlu_io_acc_rd_data_bits_0_9),
    .io_acc_rd_data_bits_0_10(tensorAlu_io_acc_rd_data_bits_0_10),
    .io_acc_rd_data_bits_0_11(tensorAlu_io_acc_rd_data_bits_0_11),
    .io_acc_rd_data_bits_0_12(tensorAlu_io_acc_rd_data_bits_0_12),
    .io_acc_rd_data_bits_0_13(tensorAlu_io_acc_rd_data_bits_0_13),
    .io_acc_rd_data_bits_0_14(tensorAlu_io_acc_rd_data_bits_0_14),
    .io_acc_rd_data_bits_0_15(tensorAlu_io_acc_rd_data_bits_0_15),
    .io_acc_wr_valid(tensorAlu_io_acc_wr_valid),
    .io_acc_wr_bits_idx(tensorAlu_io_acc_wr_bits_idx),
    .io_acc_wr_bits_data_0_0(tensorAlu_io_acc_wr_bits_data_0_0),
    .io_acc_wr_bits_data_0_1(tensorAlu_io_acc_wr_bits_data_0_1),
    .io_acc_wr_bits_data_0_2(tensorAlu_io_acc_wr_bits_data_0_2),
    .io_acc_wr_bits_data_0_3(tensorAlu_io_acc_wr_bits_data_0_3),
    .io_acc_wr_bits_data_0_4(tensorAlu_io_acc_wr_bits_data_0_4),
    .io_acc_wr_bits_data_0_5(tensorAlu_io_acc_wr_bits_data_0_5),
    .io_acc_wr_bits_data_0_6(tensorAlu_io_acc_wr_bits_data_0_6),
    .io_acc_wr_bits_data_0_7(tensorAlu_io_acc_wr_bits_data_0_7),
    .io_acc_wr_bits_data_0_8(tensorAlu_io_acc_wr_bits_data_0_8),
    .io_acc_wr_bits_data_0_9(tensorAlu_io_acc_wr_bits_data_0_9),
    .io_acc_wr_bits_data_0_10(tensorAlu_io_acc_wr_bits_data_0_10),
    .io_acc_wr_bits_data_0_11(tensorAlu_io_acc_wr_bits_data_0_11),
    .io_acc_wr_bits_data_0_12(tensorAlu_io_acc_wr_bits_data_0_12),
    .io_acc_wr_bits_data_0_13(tensorAlu_io_acc_wr_bits_data_0_13),
    .io_acc_wr_bits_data_0_14(tensorAlu_io_acc_wr_bits_data_0_14),
    .io_acc_wr_bits_data_0_15(tensorAlu_io_acc_wr_bits_data_0_15),
    .io_out_wr_valid(tensorAlu_io_out_wr_valid),
    .io_out_wr_bits_idx(tensorAlu_io_out_wr_bits_idx),
    .io_out_wr_bits_data_0_0(tensorAlu_io_out_wr_bits_data_0_0),
    .io_out_wr_bits_data_0_1(tensorAlu_io_out_wr_bits_data_0_1),
    .io_out_wr_bits_data_0_2(tensorAlu_io_out_wr_bits_data_0_2),
    .io_out_wr_bits_data_0_3(tensorAlu_io_out_wr_bits_data_0_3),
    .io_out_wr_bits_data_0_4(tensorAlu_io_out_wr_bits_data_0_4),
    .io_out_wr_bits_data_0_5(tensorAlu_io_out_wr_bits_data_0_5),
    .io_out_wr_bits_data_0_6(tensorAlu_io_out_wr_bits_data_0_6),
    .io_out_wr_bits_data_0_7(tensorAlu_io_out_wr_bits_data_0_7),
    .io_out_wr_bits_data_0_8(tensorAlu_io_out_wr_bits_data_0_8),
    .io_out_wr_bits_data_0_9(tensorAlu_io_out_wr_bits_data_0_9),
    .io_out_wr_bits_data_0_10(tensorAlu_io_out_wr_bits_data_0_10),
    .io_out_wr_bits_data_0_11(tensorAlu_io_out_wr_bits_data_0_11),
    .io_out_wr_bits_data_0_12(tensorAlu_io_out_wr_bits_data_0_12),
    .io_out_wr_bits_data_0_13(tensorAlu_io_out_wr_bits_data_0_13),
    .io_out_wr_bits_data_0_14(tensorAlu_io_out_wr_bits_data_0_14),
    .io_out_wr_bits_data_0_15(tensorAlu_io_out_wr_bits_data_0_15)
  );
  Queue_1 inst_q ( // @[Compute.scala 59:22:@21484.4]
    .clock(inst_q_clock),
    .reset(inst_q_reset),
    .io_enq_ready(inst_q_io_enq_ready),
    .io_enq_valid(inst_q_io_enq_valid),
    .io_enq_bits(inst_q_io_enq_bits),
    .io_deq_ready(inst_q_io_deq_ready),
    .io_deq_valid(inst_q_io_deq_valid),
    .io_deq_bits(inst_q_io_deq_bits)
  );
  ComputeDecode dec ( // @[Compute.scala 62:19:@21487.4]
    .io_inst(dec_io_inst),
    .io_push_next(dec_io_push_next),
    .io_push_prev(dec_io_push_prev),
    .io_pop_next(dec_io_pop_next),
    .io_pop_prev(dec_io_pop_prev),
    .io_isLoadAcc(dec_io_isLoadAcc),
    .io_isLoadUop(dec_io_isLoadUop),
    .io_isSync(dec_io_isSync),
    .io_isAlu(dec_io_isAlu),
    .io_isGemm(dec_io_isGemm),
    .io_isFinish(dec_io_isFinish)
  );
  assign inst_type = {dec_io_isFinish,dec_io_isAlu,dec_io_isGemm,dec_io_isLoadAcc,dec_io_isLoadUop}; // @[Cat.scala 30:58:@21494.4]
  assign _T_7052 = dec_io_pop_prev ? s_0_io_sready : 1'h1; // @[Compute.scala 71:40:@21495.4]
  assign sprev = inst_q_io_deq_valid & _T_7052; // @[Compute.scala 71:35:@21496.4]
  assign _T_7054 = dec_io_pop_next ? s_1_io_sready : 1'h1; // @[Compute.scala 72:40:@21497.4]
  assign snext = inst_q_io_deq_valid & _T_7054; // @[Compute.scala 72:35:@21498.4]
  assign start = snext & sprev; // @[Compute.scala 73:21:@21499.4]
  assign _T_7062 = 5'h10 == inst_type; // @[Mux.scala 46:19:@21500.4]
  assign _T_7064 = 5'h8 == inst_type; // @[Mux.scala 46:19:@21502.4]
  assign _T_7065 = _T_7064 ? tensorAlu_io_done : _T_7062; // @[Mux.scala 46:16:@21503.4]
  assign _T_7066 = 5'h4 == inst_type; // @[Mux.scala 46:19:@21504.4]
  assign _T_7067 = _T_7066 ? tensorGemm_io_done : _T_7065; // @[Mux.scala 46:16:@21505.4]
  assign _T_7068 = 5'h2 == inst_type; // @[Mux.scala 46:19:@21506.4]
  assign _T_7069 = _T_7068 ? tensorAcc_io_done : _T_7067; // @[Mux.scala 46:16:@21507.4]
  assign _T_7070 = 5'h1 == inst_type; // @[Mux.scala 46:19:@21508.4]
  assign done = _T_7070 ? loadUop_io_done : _T_7069; // @[Mux.scala 46:16:@21509.4]
  assign _T_7071 = 2'h0 == state; // @[Conditional.scala 37:30:@21510.4]
  assign _T_7073 = inst_type != 5'h0; // @[Compute.scala 92:32:@21517.10]
  assign _GEN_0 = _T_7073 ? 2'h2 : state; // @[Compute.scala 92:37:@21518.10]
  assign _GEN_1 = dec_io_isSync ? 2'h1 : _GEN_0; // @[Compute.scala 90:30:@21513.8]
  assign _GEN_2 = start ? _GEN_1 : state; // @[Compute.scala 89:20:@21512.6]
  assign _T_7074 = 2'h1 == state; // @[Conditional.scala 37:30:@21524.6]
  assign _T_7075 = 2'h2 == state; // @[Conditional.scala 37:30:@21529.8]
  assign _GEN_3 = done ? 2'h0 : state; // @[Compute.scala 101:19:@21531.10]
  assign _GEN_4 = _T_7075 ? _GEN_3 : state; // @[Conditional.scala 39:67:@21530.8]
  assign _GEN_5 = _T_7074 ? 2'h0 : _GEN_4; // @[Conditional.scala 39:67:@21525.6]
  assign _GEN_6 = _T_7071 ? _GEN_2 : _GEN_5; // @[Conditional.scala 40:58:@21511.4]
  assign _T_7076 = state == 2'h2; // @[Compute.scala 109:33:@21538.4]
  assign _T_7077 = _T_7076 & done; // @[Compute.scala 109:42:@21539.4]
  assign _T_7078 = state == 2'h1; // @[Compute.scala 109:59:@21540.4]
  assign _T_7079 = _T_7077 | _T_7078; // @[Compute.scala 109:50:@21541.4]
  assign _T_7080 = state == 2'h0; // @[Compute.scala 112:30:@21543.4]
  assign _T_7081 = _T_7080 & start; // @[Compute.scala 112:40:@21544.4]
  assign io_o_post_0 = dec_io_push_prev & _T_7079; // @[Compute.scala 157:16:@22277.4]
  assign io_o_post_1 = dec_io_push_next & _T_7079; // @[Compute.scala 158:16:@22283.4]
  assign io_inst_ready = inst_q_io_enq_ready; // @[Compute.scala 108:17:@21537.4]
  assign io_vme_rd_0_cmd_valid = loadUop_io_vme_rd_cmd_valid; // @[Compute.scala 115:16:@21554.4]
  assign io_vme_rd_0_cmd_bits_addr = loadUop_io_vme_rd_cmd_bits_addr; // @[Compute.scala 115:16:@21553.4]
  assign io_vme_rd_0_cmd_bits_len = loadUop_io_vme_rd_cmd_bits_len; // @[Compute.scala 115:16:@21552.4]
  assign io_vme_rd_0_data_ready = loadUop_io_vme_rd_data_ready; // @[Compute.scala 115:16:@21551.4]
  assign io_vme_rd_1_cmd_valid = tensorAcc_io_vme_rd_cmd_valid; // @[Compute.scala 124:16:@21592.4]
  assign io_vme_rd_1_cmd_bits_addr = tensorAcc_io_vme_rd_cmd_bits_addr; // @[Compute.scala 124:16:@21591.4]
  assign io_vme_rd_1_cmd_bits_len = tensorAcc_io_vme_rd_cmd_bits_len; // @[Compute.scala 124:16:@21590.4]
  assign io_vme_rd_1_data_ready = tensorAcc_io_vme_rd_data_ready; // @[Compute.scala 124:16:@21589.4]
  assign io_inp_rd_idx_valid = tensorGemm_io_inp_rd_idx_valid; // @[Compute.scala 131:21:@21640.4]
  assign io_inp_rd_idx_bits = tensorGemm_io_inp_rd_idx_bits; // @[Compute.scala 131:21:@21639.4]
  assign io_wgt_rd_idx_valid = tensorGemm_io_wgt_rd_idx_valid; // @[Compute.scala 132:21:@22157.4]
  assign io_wgt_rd_idx_bits = tensorGemm_io_wgt_rd_idx_bits; // @[Compute.scala 132:21:@22156.4]
  assign io_out_wr_valid = dec_io_isGemm ? tensorGemm_io_out_wr_valid : tensorAlu_io_out_wr_valid; // @[Compute.scala 150:13:@22261.4]
  assign io_out_wr_bits_idx = dec_io_isGemm ? tensorGemm_io_out_wr_bits_idx : tensorAlu_io_out_wr_bits_idx; // @[Compute.scala 150:13:@22260.4]
  assign io_out_wr_bits_data_0_0 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_0 : tensorAlu_io_out_wr_bits_data_0_0; // @[Compute.scala 150:13:@22244.4]
  assign io_out_wr_bits_data_0_1 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_1 : tensorAlu_io_out_wr_bits_data_0_1; // @[Compute.scala 150:13:@22245.4]
  assign io_out_wr_bits_data_0_2 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_2 : tensorAlu_io_out_wr_bits_data_0_2; // @[Compute.scala 150:13:@22246.4]
  assign io_out_wr_bits_data_0_3 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_3 : tensorAlu_io_out_wr_bits_data_0_3; // @[Compute.scala 150:13:@22247.4]
  assign io_out_wr_bits_data_0_4 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_4 : tensorAlu_io_out_wr_bits_data_0_4; // @[Compute.scala 150:13:@22248.4]
  assign io_out_wr_bits_data_0_5 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_5 : tensorAlu_io_out_wr_bits_data_0_5; // @[Compute.scala 150:13:@22249.4]
  assign io_out_wr_bits_data_0_6 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_6 : tensorAlu_io_out_wr_bits_data_0_6; // @[Compute.scala 150:13:@22250.4]
  assign io_out_wr_bits_data_0_7 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_7 : tensorAlu_io_out_wr_bits_data_0_7; // @[Compute.scala 150:13:@22251.4]
  assign io_out_wr_bits_data_0_8 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_8 : tensorAlu_io_out_wr_bits_data_0_8; // @[Compute.scala 150:13:@22252.4]
  assign io_out_wr_bits_data_0_9 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_9 : tensorAlu_io_out_wr_bits_data_0_9; // @[Compute.scala 150:13:@22253.4]
  assign io_out_wr_bits_data_0_10 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_10 : tensorAlu_io_out_wr_bits_data_0_10; // @[Compute.scala 150:13:@22254.4]
  assign io_out_wr_bits_data_0_11 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_11 : tensorAlu_io_out_wr_bits_data_0_11; // @[Compute.scala 150:13:@22255.4]
  assign io_out_wr_bits_data_0_12 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_12 : tensorAlu_io_out_wr_bits_data_0_12; // @[Compute.scala 150:13:@22256.4]
  assign io_out_wr_bits_data_0_13 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_13 : tensorAlu_io_out_wr_bits_data_0_13; // @[Compute.scala 150:13:@22257.4]
  assign io_out_wr_bits_data_0_14 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_14 : tensorAlu_io_out_wr_bits_data_0_14; // @[Compute.scala 150:13:@22258.4]
  assign io_out_wr_bits_data_0_15 = dec_io_isGemm ? tensorGemm_io_out_wr_bits_data_0_15 : tensorAlu_io_out_wr_bits_data_0_15; // @[Compute.scala 150:13:@22259.4]
  assign io_finish = _T_7077 & dec_io_isFinish; // @[Compute.scala 161:13:@22287.4]
  assign s_0_clock = clock; // @[:@21467.4]
  assign s_0_reset = reset; // @[:@21468.4]
  assign s_0_io_spost = io_i_post_0; // @[Compute.scala 153:17:@22262.4]
  assign s_0_io_swait = dec_io_pop_prev & _T_7081; // @[Compute.scala 155:17:@22267.4]
  assign s_1_clock = clock; // @[:@21470.4]
  assign s_1_reset = reset; // @[:@21471.4]
  assign s_1_io_spost = io_i_post_1; // @[Compute.scala 154:17:@22263.4]
  assign s_1_io_swait = dec_io_pop_next & _T_7081; // @[Compute.scala 156:17:@22271.4]
  assign loadUop_clock = clock; // @[:@21473.4]
  assign loadUop_reset = reset; // @[:@21474.4]
  assign loadUop_io_start = _T_7081 & dec_io_isLoadUop; // @[Compute.scala 112:20:@21546.4]
  assign loadUop_io_inst = inst_q_io_deq_bits; // @[Compute.scala 113:19:@21547.4]
  assign loadUop_io_baddr = io_uop_baddr; // @[Compute.scala 114:20:@21548.4]
  assign loadUop_io_vme_rd_cmd_ready = io_vme_rd_0_cmd_ready; // @[Compute.scala 115:16:@21555.4]
  assign loadUop_io_vme_rd_data_valid = io_vme_rd_0_data_valid; // @[Compute.scala 115:16:@21550.4]
  assign loadUop_io_vme_rd_data_bits = io_vme_rd_0_data_bits; // @[Compute.scala 115:16:@21549.4]
  assign loadUop_io_uop_idx_valid = dec_io_isGemm ? tensorGemm_io_uop_idx_valid : tensorAlu_io_uop_idx_valid; // @[Compute.scala 116:22:@21558.4]
  assign loadUop_io_uop_idx_bits = dec_io_isGemm ? tensorGemm_io_uop_idx_bits : tensorAlu_io_uop_idx_bits; // @[Compute.scala 116:22:@21557.4]
  assign tensorAcc_clock = clock; // @[:@21476.4]
  assign tensorAcc_reset = reset; // @[:@21477.4]
  assign tensorAcc_io_start = _T_7081 & dec_io_isLoadAcc; // @[Compute.scala 119:22:@21562.4]
  assign tensorAcc_io_inst = inst_q_io_deq_bits; // @[Compute.scala 120:21:@21563.4]
  assign tensorAcc_io_baddr = io_acc_baddr; // @[Compute.scala 121:22:@21564.4]
  assign tensorAcc_io_vme_rd_cmd_ready = io_vme_rd_1_cmd_ready; // @[Compute.scala 124:16:@21593.4]
  assign tensorAcc_io_vme_rd_data_valid = io_vme_rd_1_data_valid; // @[Compute.scala 124:16:@21588.4]
  assign tensorAcc_io_vme_rd_data_bits = io_vme_rd_1_data_bits; // @[Compute.scala 124:16:@21587.4]
  assign tensorAcc_io_tensor_rd_idx_valid = dec_io_isGemm ? tensorGemm_io_acc_rd_idx_valid : tensorAlu_io_acc_rd_idx_valid; // @[Compute.scala 122:30:@21567.4]
  assign tensorAcc_io_tensor_rd_idx_bits = dec_io_isGemm ? tensorGemm_io_acc_rd_idx_bits : tensorAlu_io_acc_rd_idx_bits; // @[Compute.scala 122:30:@21566.4]
  assign tensorAcc_io_tensor_wr_valid = dec_io_isGemm ? tensorGemm_io_acc_wr_valid : tensorAlu_io_acc_wr_valid; // @[Compute.scala 123:26:@21586.4]
  assign tensorAcc_io_tensor_wr_bits_idx = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_idx : tensorAlu_io_acc_wr_bits_idx; // @[Compute.scala 123:26:@21585.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_0 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_0 : tensorAlu_io_acc_wr_bits_data_0_0; // @[Compute.scala 123:26:@21569.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_1 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_1 : tensorAlu_io_acc_wr_bits_data_0_1; // @[Compute.scala 123:26:@21570.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_2 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_2 : tensorAlu_io_acc_wr_bits_data_0_2; // @[Compute.scala 123:26:@21571.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_3 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_3 : tensorAlu_io_acc_wr_bits_data_0_3; // @[Compute.scala 123:26:@21572.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_4 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_4 : tensorAlu_io_acc_wr_bits_data_0_4; // @[Compute.scala 123:26:@21573.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_5 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_5 : tensorAlu_io_acc_wr_bits_data_0_5; // @[Compute.scala 123:26:@21574.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_6 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_6 : tensorAlu_io_acc_wr_bits_data_0_6; // @[Compute.scala 123:26:@21575.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_7 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_7 : tensorAlu_io_acc_wr_bits_data_0_7; // @[Compute.scala 123:26:@21576.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_8 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_8 : tensorAlu_io_acc_wr_bits_data_0_8; // @[Compute.scala 123:26:@21577.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_9 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_9 : tensorAlu_io_acc_wr_bits_data_0_9; // @[Compute.scala 123:26:@21578.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_10 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_10 : tensorAlu_io_acc_wr_bits_data_0_10; // @[Compute.scala 123:26:@21579.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_11 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_11 : tensorAlu_io_acc_wr_bits_data_0_11; // @[Compute.scala 123:26:@21580.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_12 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_12 : tensorAlu_io_acc_wr_bits_data_0_12; // @[Compute.scala 123:26:@21581.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_13 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_13 : tensorAlu_io_acc_wr_bits_data_0_13; // @[Compute.scala 123:26:@21582.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_14 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_14 : tensorAlu_io_acc_wr_bits_data_0_14; // @[Compute.scala 123:26:@21583.4]
  assign tensorAcc_io_tensor_wr_bits_data_0_15 = dec_io_isGemm ? tensorGemm_io_acc_wr_bits_data_0_15 : tensorAlu_io_acc_wr_bits_data_0_15; // @[Compute.scala 123:26:@21584.4]
  assign tensorGemm_clock = clock; // @[:@21479.4]
  assign tensorGemm_reset = reset; // @[:@21480.4]
  assign tensorGemm_io_start = _T_7081 & dec_io_isGemm; // @[Compute.scala 127:23:@21597.4]
  assign tensorGemm_io_inst = inst_q_io_deq_bits; // @[Compute.scala 128:22:@21598.4]
  assign tensorGemm_io_uop_data_valid = loadUop_io_uop_data_valid & dec_io_isGemm; // @[Compute.scala 129:32:@21600.4]
  assign tensorGemm_io_uop_data_bits_u2 = loadUop_io_uop_data_bits_u2; // @[Compute.scala 130:31:@21603.4]
  assign tensorGemm_io_uop_data_bits_u1 = loadUop_io_uop_data_bits_u1; // @[Compute.scala 130:31:@21602.4]
  assign tensorGemm_io_uop_data_bits_u0 = loadUop_io_uop_data_bits_u0; // @[Compute.scala 130:31:@21601.4]
  assign tensorGemm_io_inp_rd_data_valid = io_inp_rd_data_valid; // @[Compute.scala 131:21:@21638.4]
  assign tensorGemm_io_inp_rd_data_bits_0_0 = io_inp_rd_data_bits_0_0; // @[Compute.scala 131:21:@21622.4]
  assign tensorGemm_io_inp_rd_data_bits_0_1 = io_inp_rd_data_bits_0_1; // @[Compute.scala 131:21:@21623.4]
  assign tensorGemm_io_inp_rd_data_bits_0_2 = io_inp_rd_data_bits_0_2; // @[Compute.scala 131:21:@21624.4]
  assign tensorGemm_io_inp_rd_data_bits_0_3 = io_inp_rd_data_bits_0_3; // @[Compute.scala 131:21:@21625.4]
  assign tensorGemm_io_inp_rd_data_bits_0_4 = io_inp_rd_data_bits_0_4; // @[Compute.scala 131:21:@21626.4]
  assign tensorGemm_io_inp_rd_data_bits_0_5 = io_inp_rd_data_bits_0_5; // @[Compute.scala 131:21:@21627.4]
  assign tensorGemm_io_inp_rd_data_bits_0_6 = io_inp_rd_data_bits_0_6; // @[Compute.scala 131:21:@21628.4]
  assign tensorGemm_io_inp_rd_data_bits_0_7 = io_inp_rd_data_bits_0_7; // @[Compute.scala 131:21:@21629.4]
  assign tensorGemm_io_inp_rd_data_bits_0_8 = io_inp_rd_data_bits_0_8; // @[Compute.scala 131:21:@21630.4]
  assign tensorGemm_io_inp_rd_data_bits_0_9 = io_inp_rd_data_bits_0_9; // @[Compute.scala 131:21:@21631.4]
  assign tensorGemm_io_inp_rd_data_bits_0_10 = io_inp_rd_data_bits_0_10; // @[Compute.scala 131:21:@21632.4]
  assign tensorGemm_io_inp_rd_data_bits_0_11 = io_inp_rd_data_bits_0_11; // @[Compute.scala 131:21:@21633.4]
  assign tensorGemm_io_inp_rd_data_bits_0_12 = io_inp_rd_data_bits_0_12; // @[Compute.scala 131:21:@21634.4]
  assign tensorGemm_io_inp_rd_data_bits_0_13 = io_inp_rd_data_bits_0_13; // @[Compute.scala 131:21:@21635.4]
  assign tensorGemm_io_inp_rd_data_bits_0_14 = io_inp_rd_data_bits_0_14; // @[Compute.scala 131:21:@21636.4]
  assign tensorGemm_io_inp_rd_data_bits_0_15 = io_inp_rd_data_bits_0_15; // @[Compute.scala 131:21:@21637.4]
  assign tensorGemm_io_wgt_rd_data_valid = io_wgt_rd_data_valid; // @[Compute.scala 132:21:@22155.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_0 = io_wgt_rd_data_bits_0_0; // @[Compute.scala 132:21:@21899.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_1 = io_wgt_rd_data_bits_0_1; // @[Compute.scala 132:21:@21900.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_2 = io_wgt_rd_data_bits_0_2; // @[Compute.scala 132:21:@21901.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_3 = io_wgt_rd_data_bits_0_3; // @[Compute.scala 132:21:@21902.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_4 = io_wgt_rd_data_bits_0_4; // @[Compute.scala 132:21:@21903.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_5 = io_wgt_rd_data_bits_0_5; // @[Compute.scala 132:21:@21904.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_6 = io_wgt_rd_data_bits_0_6; // @[Compute.scala 132:21:@21905.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_7 = io_wgt_rd_data_bits_0_7; // @[Compute.scala 132:21:@21906.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_8 = io_wgt_rd_data_bits_0_8; // @[Compute.scala 132:21:@21907.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_9 = io_wgt_rd_data_bits_0_9; // @[Compute.scala 132:21:@21908.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_10 = io_wgt_rd_data_bits_0_10; // @[Compute.scala 132:21:@21909.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_11 = io_wgt_rd_data_bits_0_11; // @[Compute.scala 132:21:@21910.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_12 = io_wgt_rd_data_bits_0_12; // @[Compute.scala 132:21:@21911.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_13 = io_wgt_rd_data_bits_0_13; // @[Compute.scala 132:21:@21912.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_14 = io_wgt_rd_data_bits_0_14; // @[Compute.scala 132:21:@21913.4]
  assign tensorGemm_io_wgt_rd_data_bits_0_15 = io_wgt_rd_data_bits_0_15; // @[Compute.scala 132:21:@21914.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_0 = io_wgt_rd_data_bits_1_0; // @[Compute.scala 132:21:@21915.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_1 = io_wgt_rd_data_bits_1_1; // @[Compute.scala 132:21:@21916.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_2 = io_wgt_rd_data_bits_1_2; // @[Compute.scala 132:21:@21917.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_3 = io_wgt_rd_data_bits_1_3; // @[Compute.scala 132:21:@21918.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_4 = io_wgt_rd_data_bits_1_4; // @[Compute.scala 132:21:@21919.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_5 = io_wgt_rd_data_bits_1_5; // @[Compute.scala 132:21:@21920.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_6 = io_wgt_rd_data_bits_1_6; // @[Compute.scala 132:21:@21921.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_7 = io_wgt_rd_data_bits_1_7; // @[Compute.scala 132:21:@21922.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_8 = io_wgt_rd_data_bits_1_8; // @[Compute.scala 132:21:@21923.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_9 = io_wgt_rd_data_bits_1_9; // @[Compute.scala 132:21:@21924.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_10 = io_wgt_rd_data_bits_1_10; // @[Compute.scala 132:21:@21925.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_11 = io_wgt_rd_data_bits_1_11; // @[Compute.scala 132:21:@21926.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_12 = io_wgt_rd_data_bits_1_12; // @[Compute.scala 132:21:@21927.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_13 = io_wgt_rd_data_bits_1_13; // @[Compute.scala 132:21:@21928.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_14 = io_wgt_rd_data_bits_1_14; // @[Compute.scala 132:21:@21929.4]
  assign tensorGemm_io_wgt_rd_data_bits_1_15 = io_wgt_rd_data_bits_1_15; // @[Compute.scala 132:21:@21930.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_0 = io_wgt_rd_data_bits_2_0; // @[Compute.scala 132:21:@21931.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_1 = io_wgt_rd_data_bits_2_1; // @[Compute.scala 132:21:@21932.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_2 = io_wgt_rd_data_bits_2_2; // @[Compute.scala 132:21:@21933.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_3 = io_wgt_rd_data_bits_2_3; // @[Compute.scala 132:21:@21934.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_4 = io_wgt_rd_data_bits_2_4; // @[Compute.scala 132:21:@21935.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_5 = io_wgt_rd_data_bits_2_5; // @[Compute.scala 132:21:@21936.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_6 = io_wgt_rd_data_bits_2_6; // @[Compute.scala 132:21:@21937.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_7 = io_wgt_rd_data_bits_2_7; // @[Compute.scala 132:21:@21938.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_8 = io_wgt_rd_data_bits_2_8; // @[Compute.scala 132:21:@21939.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_9 = io_wgt_rd_data_bits_2_9; // @[Compute.scala 132:21:@21940.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_10 = io_wgt_rd_data_bits_2_10; // @[Compute.scala 132:21:@21941.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_11 = io_wgt_rd_data_bits_2_11; // @[Compute.scala 132:21:@21942.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_12 = io_wgt_rd_data_bits_2_12; // @[Compute.scala 132:21:@21943.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_13 = io_wgt_rd_data_bits_2_13; // @[Compute.scala 132:21:@21944.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_14 = io_wgt_rd_data_bits_2_14; // @[Compute.scala 132:21:@21945.4]
  assign tensorGemm_io_wgt_rd_data_bits_2_15 = io_wgt_rd_data_bits_2_15; // @[Compute.scala 132:21:@21946.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_0 = io_wgt_rd_data_bits_3_0; // @[Compute.scala 132:21:@21947.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_1 = io_wgt_rd_data_bits_3_1; // @[Compute.scala 132:21:@21948.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_2 = io_wgt_rd_data_bits_3_2; // @[Compute.scala 132:21:@21949.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_3 = io_wgt_rd_data_bits_3_3; // @[Compute.scala 132:21:@21950.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_4 = io_wgt_rd_data_bits_3_4; // @[Compute.scala 132:21:@21951.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_5 = io_wgt_rd_data_bits_3_5; // @[Compute.scala 132:21:@21952.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_6 = io_wgt_rd_data_bits_3_6; // @[Compute.scala 132:21:@21953.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_7 = io_wgt_rd_data_bits_3_7; // @[Compute.scala 132:21:@21954.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_8 = io_wgt_rd_data_bits_3_8; // @[Compute.scala 132:21:@21955.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_9 = io_wgt_rd_data_bits_3_9; // @[Compute.scala 132:21:@21956.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_10 = io_wgt_rd_data_bits_3_10; // @[Compute.scala 132:21:@21957.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_11 = io_wgt_rd_data_bits_3_11; // @[Compute.scala 132:21:@21958.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_12 = io_wgt_rd_data_bits_3_12; // @[Compute.scala 132:21:@21959.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_13 = io_wgt_rd_data_bits_3_13; // @[Compute.scala 132:21:@21960.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_14 = io_wgt_rd_data_bits_3_14; // @[Compute.scala 132:21:@21961.4]
  assign tensorGemm_io_wgt_rd_data_bits_3_15 = io_wgt_rd_data_bits_3_15; // @[Compute.scala 132:21:@21962.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_0 = io_wgt_rd_data_bits_4_0; // @[Compute.scala 132:21:@21963.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_1 = io_wgt_rd_data_bits_4_1; // @[Compute.scala 132:21:@21964.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_2 = io_wgt_rd_data_bits_4_2; // @[Compute.scala 132:21:@21965.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_3 = io_wgt_rd_data_bits_4_3; // @[Compute.scala 132:21:@21966.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_4 = io_wgt_rd_data_bits_4_4; // @[Compute.scala 132:21:@21967.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_5 = io_wgt_rd_data_bits_4_5; // @[Compute.scala 132:21:@21968.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_6 = io_wgt_rd_data_bits_4_6; // @[Compute.scala 132:21:@21969.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_7 = io_wgt_rd_data_bits_4_7; // @[Compute.scala 132:21:@21970.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_8 = io_wgt_rd_data_bits_4_8; // @[Compute.scala 132:21:@21971.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_9 = io_wgt_rd_data_bits_4_9; // @[Compute.scala 132:21:@21972.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_10 = io_wgt_rd_data_bits_4_10; // @[Compute.scala 132:21:@21973.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_11 = io_wgt_rd_data_bits_4_11; // @[Compute.scala 132:21:@21974.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_12 = io_wgt_rd_data_bits_4_12; // @[Compute.scala 132:21:@21975.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_13 = io_wgt_rd_data_bits_4_13; // @[Compute.scala 132:21:@21976.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_14 = io_wgt_rd_data_bits_4_14; // @[Compute.scala 132:21:@21977.4]
  assign tensorGemm_io_wgt_rd_data_bits_4_15 = io_wgt_rd_data_bits_4_15; // @[Compute.scala 132:21:@21978.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_0 = io_wgt_rd_data_bits_5_0; // @[Compute.scala 132:21:@21979.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_1 = io_wgt_rd_data_bits_5_1; // @[Compute.scala 132:21:@21980.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_2 = io_wgt_rd_data_bits_5_2; // @[Compute.scala 132:21:@21981.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_3 = io_wgt_rd_data_bits_5_3; // @[Compute.scala 132:21:@21982.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_4 = io_wgt_rd_data_bits_5_4; // @[Compute.scala 132:21:@21983.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_5 = io_wgt_rd_data_bits_5_5; // @[Compute.scala 132:21:@21984.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_6 = io_wgt_rd_data_bits_5_6; // @[Compute.scala 132:21:@21985.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_7 = io_wgt_rd_data_bits_5_7; // @[Compute.scala 132:21:@21986.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_8 = io_wgt_rd_data_bits_5_8; // @[Compute.scala 132:21:@21987.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_9 = io_wgt_rd_data_bits_5_9; // @[Compute.scala 132:21:@21988.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_10 = io_wgt_rd_data_bits_5_10; // @[Compute.scala 132:21:@21989.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_11 = io_wgt_rd_data_bits_5_11; // @[Compute.scala 132:21:@21990.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_12 = io_wgt_rd_data_bits_5_12; // @[Compute.scala 132:21:@21991.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_13 = io_wgt_rd_data_bits_5_13; // @[Compute.scala 132:21:@21992.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_14 = io_wgt_rd_data_bits_5_14; // @[Compute.scala 132:21:@21993.4]
  assign tensorGemm_io_wgt_rd_data_bits_5_15 = io_wgt_rd_data_bits_5_15; // @[Compute.scala 132:21:@21994.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_0 = io_wgt_rd_data_bits_6_0; // @[Compute.scala 132:21:@21995.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_1 = io_wgt_rd_data_bits_6_1; // @[Compute.scala 132:21:@21996.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_2 = io_wgt_rd_data_bits_6_2; // @[Compute.scala 132:21:@21997.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_3 = io_wgt_rd_data_bits_6_3; // @[Compute.scala 132:21:@21998.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_4 = io_wgt_rd_data_bits_6_4; // @[Compute.scala 132:21:@21999.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_5 = io_wgt_rd_data_bits_6_5; // @[Compute.scala 132:21:@22000.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_6 = io_wgt_rd_data_bits_6_6; // @[Compute.scala 132:21:@22001.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_7 = io_wgt_rd_data_bits_6_7; // @[Compute.scala 132:21:@22002.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_8 = io_wgt_rd_data_bits_6_8; // @[Compute.scala 132:21:@22003.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_9 = io_wgt_rd_data_bits_6_9; // @[Compute.scala 132:21:@22004.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_10 = io_wgt_rd_data_bits_6_10; // @[Compute.scala 132:21:@22005.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_11 = io_wgt_rd_data_bits_6_11; // @[Compute.scala 132:21:@22006.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_12 = io_wgt_rd_data_bits_6_12; // @[Compute.scala 132:21:@22007.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_13 = io_wgt_rd_data_bits_6_13; // @[Compute.scala 132:21:@22008.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_14 = io_wgt_rd_data_bits_6_14; // @[Compute.scala 132:21:@22009.4]
  assign tensorGemm_io_wgt_rd_data_bits_6_15 = io_wgt_rd_data_bits_6_15; // @[Compute.scala 132:21:@22010.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_0 = io_wgt_rd_data_bits_7_0; // @[Compute.scala 132:21:@22011.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_1 = io_wgt_rd_data_bits_7_1; // @[Compute.scala 132:21:@22012.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_2 = io_wgt_rd_data_bits_7_2; // @[Compute.scala 132:21:@22013.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_3 = io_wgt_rd_data_bits_7_3; // @[Compute.scala 132:21:@22014.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_4 = io_wgt_rd_data_bits_7_4; // @[Compute.scala 132:21:@22015.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_5 = io_wgt_rd_data_bits_7_5; // @[Compute.scala 132:21:@22016.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_6 = io_wgt_rd_data_bits_7_6; // @[Compute.scala 132:21:@22017.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_7 = io_wgt_rd_data_bits_7_7; // @[Compute.scala 132:21:@22018.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_8 = io_wgt_rd_data_bits_7_8; // @[Compute.scala 132:21:@22019.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_9 = io_wgt_rd_data_bits_7_9; // @[Compute.scala 132:21:@22020.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_10 = io_wgt_rd_data_bits_7_10; // @[Compute.scala 132:21:@22021.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_11 = io_wgt_rd_data_bits_7_11; // @[Compute.scala 132:21:@22022.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_12 = io_wgt_rd_data_bits_7_12; // @[Compute.scala 132:21:@22023.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_13 = io_wgt_rd_data_bits_7_13; // @[Compute.scala 132:21:@22024.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_14 = io_wgt_rd_data_bits_7_14; // @[Compute.scala 132:21:@22025.4]
  assign tensorGemm_io_wgt_rd_data_bits_7_15 = io_wgt_rd_data_bits_7_15; // @[Compute.scala 132:21:@22026.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_0 = io_wgt_rd_data_bits_8_0; // @[Compute.scala 132:21:@22027.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_1 = io_wgt_rd_data_bits_8_1; // @[Compute.scala 132:21:@22028.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_2 = io_wgt_rd_data_bits_8_2; // @[Compute.scala 132:21:@22029.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_3 = io_wgt_rd_data_bits_8_3; // @[Compute.scala 132:21:@22030.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_4 = io_wgt_rd_data_bits_8_4; // @[Compute.scala 132:21:@22031.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_5 = io_wgt_rd_data_bits_8_5; // @[Compute.scala 132:21:@22032.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_6 = io_wgt_rd_data_bits_8_6; // @[Compute.scala 132:21:@22033.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_7 = io_wgt_rd_data_bits_8_7; // @[Compute.scala 132:21:@22034.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_8 = io_wgt_rd_data_bits_8_8; // @[Compute.scala 132:21:@22035.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_9 = io_wgt_rd_data_bits_8_9; // @[Compute.scala 132:21:@22036.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_10 = io_wgt_rd_data_bits_8_10; // @[Compute.scala 132:21:@22037.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_11 = io_wgt_rd_data_bits_8_11; // @[Compute.scala 132:21:@22038.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_12 = io_wgt_rd_data_bits_8_12; // @[Compute.scala 132:21:@22039.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_13 = io_wgt_rd_data_bits_8_13; // @[Compute.scala 132:21:@22040.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_14 = io_wgt_rd_data_bits_8_14; // @[Compute.scala 132:21:@22041.4]
  assign tensorGemm_io_wgt_rd_data_bits_8_15 = io_wgt_rd_data_bits_8_15; // @[Compute.scala 132:21:@22042.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_0 = io_wgt_rd_data_bits_9_0; // @[Compute.scala 132:21:@22043.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_1 = io_wgt_rd_data_bits_9_1; // @[Compute.scala 132:21:@22044.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_2 = io_wgt_rd_data_bits_9_2; // @[Compute.scala 132:21:@22045.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_3 = io_wgt_rd_data_bits_9_3; // @[Compute.scala 132:21:@22046.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_4 = io_wgt_rd_data_bits_9_4; // @[Compute.scala 132:21:@22047.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_5 = io_wgt_rd_data_bits_9_5; // @[Compute.scala 132:21:@22048.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_6 = io_wgt_rd_data_bits_9_6; // @[Compute.scala 132:21:@22049.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_7 = io_wgt_rd_data_bits_9_7; // @[Compute.scala 132:21:@22050.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_8 = io_wgt_rd_data_bits_9_8; // @[Compute.scala 132:21:@22051.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_9 = io_wgt_rd_data_bits_9_9; // @[Compute.scala 132:21:@22052.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_10 = io_wgt_rd_data_bits_9_10; // @[Compute.scala 132:21:@22053.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_11 = io_wgt_rd_data_bits_9_11; // @[Compute.scala 132:21:@22054.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_12 = io_wgt_rd_data_bits_9_12; // @[Compute.scala 132:21:@22055.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_13 = io_wgt_rd_data_bits_9_13; // @[Compute.scala 132:21:@22056.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_14 = io_wgt_rd_data_bits_9_14; // @[Compute.scala 132:21:@22057.4]
  assign tensorGemm_io_wgt_rd_data_bits_9_15 = io_wgt_rd_data_bits_9_15; // @[Compute.scala 132:21:@22058.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_0 = io_wgt_rd_data_bits_10_0; // @[Compute.scala 132:21:@22059.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_1 = io_wgt_rd_data_bits_10_1; // @[Compute.scala 132:21:@22060.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_2 = io_wgt_rd_data_bits_10_2; // @[Compute.scala 132:21:@22061.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_3 = io_wgt_rd_data_bits_10_3; // @[Compute.scala 132:21:@22062.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_4 = io_wgt_rd_data_bits_10_4; // @[Compute.scala 132:21:@22063.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_5 = io_wgt_rd_data_bits_10_5; // @[Compute.scala 132:21:@22064.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_6 = io_wgt_rd_data_bits_10_6; // @[Compute.scala 132:21:@22065.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_7 = io_wgt_rd_data_bits_10_7; // @[Compute.scala 132:21:@22066.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_8 = io_wgt_rd_data_bits_10_8; // @[Compute.scala 132:21:@22067.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_9 = io_wgt_rd_data_bits_10_9; // @[Compute.scala 132:21:@22068.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_10 = io_wgt_rd_data_bits_10_10; // @[Compute.scala 132:21:@22069.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_11 = io_wgt_rd_data_bits_10_11; // @[Compute.scala 132:21:@22070.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_12 = io_wgt_rd_data_bits_10_12; // @[Compute.scala 132:21:@22071.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_13 = io_wgt_rd_data_bits_10_13; // @[Compute.scala 132:21:@22072.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_14 = io_wgt_rd_data_bits_10_14; // @[Compute.scala 132:21:@22073.4]
  assign tensorGemm_io_wgt_rd_data_bits_10_15 = io_wgt_rd_data_bits_10_15; // @[Compute.scala 132:21:@22074.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_0 = io_wgt_rd_data_bits_11_0; // @[Compute.scala 132:21:@22075.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_1 = io_wgt_rd_data_bits_11_1; // @[Compute.scala 132:21:@22076.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_2 = io_wgt_rd_data_bits_11_2; // @[Compute.scala 132:21:@22077.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_3 = io_wgt_rd_data_bits_11_3; // @[Compute.scala 132:21:@22078.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_4 = io_wgt_rd_data_bits_11_4; // @[Compute.scala 132:21:@22079.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_5 = io_wgt_rd_data_bits_11_5; // @[Compute.scala 132:21:@22080.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_6 = io_wgt_rd_data_bits_11_6; // @[Compute.scala 132:21:@22081.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_7 = io_wgt_rd_data_bits_11_7; // @[Compute.scala 132:21:@22082.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_8 = io_wgt_rd_data_bits_11_8; // @[Compute.scala 132:21:@22083.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_9 = io_wgt_rd_data_bits_11_9; // @[Compute.scala 132:21:@22084.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_10 = io_wgt_rd_data_bits_11_10; // @[Compute.scala 132:21:@22085.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_11 = io_wgt_rd_data_bits_11_11; // @[Compute.scala 132:21:@22086.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_12 = io_wgt_rd_data_bits_11_12; // @[Compute.scala 132:21:@22087.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_13 = io_wgt_rd_data_bits_11_13; // @[Compute.scala 132:21:@22088.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_14 = io_wgt_rd_data_bits_11_14; // @[Compute.scala 132:21:@22089.4]
  assign tensorGemm_io_wgt_rd_data_bits_11_15 = io_wgt_rd_data_bits_11_15; // @[Compute.scala 132:21:@22090.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_0 = io_wgt_rd_data_bits_12_0; // @[Compute.scala 132:21:@22091.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_1 = io_wgt_rd_data_bits_12_1; // @[Compute.scala 132:21:@22092.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_2 = io_wgt_rd_data_bits_12_2; // @[Compute.scala 132:21:@22093.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_3 = io_wgt_rd_data_bits_12_3; // @[Compute.scala 132:21:@22094.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_4 = io_wgt_rd_data_bits_12_4; // @[Compute.scala 132:21:@22095.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_5 = io_wgt_rd_data_bits_12_5; // @[Compute.scala 132:21:@22096.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_6 = io_wgt_rd_data_bits_12_6; // @[Compute.scala 132:21:@22097.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_7 = io_wgt_rd_data_bits_12_7; // @[Compute.scala 132:21:@22098.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_8 = io_wgt_rd_data_bits_12_8; // @[Compute.scala 132:21:@22099.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_9 = io_wgt_rd_data_bits_12_9; // @[Compute.scala 132:21:@22100.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_10 = io_wgt_rd_data_bits_12_10; // @[Compute.scala 132:21:@22101.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_11 = io_wgt_rd_data_bits_12_11; // @[Compute.scala 132:21:@22102.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_12 = io_wgt_rd_data_bits_12_12; // @[Compute.scala 132:21:@22103.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_13 = io_wgt_rd_data_bits_12_13; // @[Compute.scala 132:21:@22104.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_14 = io_wgt_rd_data_bits_12_14; // @[Compute.scala 132:21:@22105.4]
  assign tensorGemm_io_wgt_rd_data_bits_12_15 = io_wgt_rd_data_bits_12_15; // @[Compute.scala 132:21:@22106.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_0 = io_wgt_rd_data_bits_13_0; // @[Compute.scala 132:21:@22107.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_1 = io_wgt_rd_data_bits_13_1; // @[Compute.scala 132:21:@22108.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_2 = io_wgt_rd_data_bits_13_2; // @[Compute.scala 132:21:@22109.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_3 = io_wgt_rd_data_bits_13_3; // @[Compute.scala 132:21:@22110.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_4 = io_wgt_rd_data_bits_13_4; // @[Compute.scala 132:21:@22111.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_5 = io_wgt_rd_data_bits_13_5; // @[Compute.scala 132:21:@22112.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_6 = io_wgt_rd_data_bits_13_6; // @[Compute.scala 132:21:@22113.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_7 = io_wgt_rd_data_bits_13_7; // @[Compute.scala 132:21:@22114.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_8 = io_wgt_rd_data_bits_13_8; // @[Compute.scala 132:21:@22115.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_9 = io_wgt_rd_data_bits_13_9; // @[Compute.scala 132:21:@22116.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_10 = io_wgt_rd_data_bits_13_10; // @[Compute.scala 132:21:@22117.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_11 = io_wgt_rd_data_bits_13_11; // @[Compute.scala 132:21:@22118.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_12 = io_wgt_rd_data_bits_13_12; // @[Compute.scala 132:21:@22119.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_13 = io_wgt_rd_data_bits_13_13; // @[Compute.scala 132:21:@22120.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_14 = io_wgt_rd_data_bits_13_14; // @[Compute.scala 132:21:@22121.4]
  assign tensorGemm_io_wgt_rd_data_bits_13_15 = io_wgt_rd_data_bits_13_15; // @[Compute.scala 132:21:@22122.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_0 = io_wgt_rd_data_bits_14_0; // @[Compute.scala 132:21:@22123.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_1 = io_wgt_rd_data_bits_14_1; // @[Compute.scala 132:21:@22124.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_2 = io_wgt_rd_data_bits_14_2; // @[Compute.scala 132:21:@22125.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_3 = io_wgt_rd_data_bits_14_3; // @[Compute.scala 132:21:@22126.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_4 = io_wgt_rd_data_bits_14_4; // @[Compute.scala 132:21:@22127.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_5 = io_wgt_rd_data_bits_14_5; // @[Compute.scala 132:21:@22128.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_6 = io_wgt_rd_data_bits_14_6; // @[Compute.scala 132:21:@22129.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_7 = io_wgt_rd_data_bits_14_7; // @[Compute.scala 132:21:@22130.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_8 = io_wgt_rd_data_bits_14_8; // @[Compute.scala 132:21:@22131.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_9 = io_wgt_rd_data_bits_14_9; // @[Compute.scala 132:21:@22132.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_10 = io_wgt_rd_data_bits_14_10; // @[Compute.scala 132:21:@22133.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_11 = io_wgt_rd_data_bits_14_11; // @[Compute.scala 132:21:@22134.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_12 = io_wgt_rd_data_bits_14_12; // @[Compute.scala 132:21:@22135.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_13 = io_wgt_rd_data_bits_14_13; // @[Compute.scala 132:21:@22136.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_14 = io_wgt_rd_data_bits_14_14; // @[Compute.scala 132:21:@22137.4]
  assign tensorGemm_io_wgt_rd_data_bits_14_15 = io_wgt_rd_data_bits_14_15; // @[Compute.scala 132:21:@22138.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_0 = io_wgt_rd_data_bits_15_0; // @[Compute.scala 132:21:@22139.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_1 = io_wgt_rd_data_bits_15_1; // @[Compute.scala 132:21:@22140.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_2 = io_wgt_rd_data_bits_15_2; // @[Compute.scala 132:21:@22141.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_3 = io_wgt_rd_data_bits_15_3; // @[Compute.scala 132:21:@22142.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_4 = io_wgt_rd_data_bits_15_4; // @[Compute.scala 132:21:@22143.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_5 = io_wgt_rd_data_bits_15_5; // @[Compute.scala 132:21:@22144.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_6 = io_wgt_rd_data_bits_15_6; // @[Compute.scala 132:21:@22145.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_7 = io_wgt_rd_data_bits_15_7; // @[Compute.scala 132:21:@22146.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_8 = io_wgt_rd_data_bits_15_8; // @[Compute.scala 132:21:@22147.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_9 = io_wgt_rd_data_bits_15_9; // @[Compute.scala 132:21:@22148.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_10 = io_wgt_rd_data_bits_15_10; // @[Compute.scala 132:21:@22149.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_11 = io_wgt_rd_data_bits_15_11; // @[Compute.scala 132:21:@22150.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_12 = io_wgt_rd_data_bits_15_12; // @[Compute.scala 132:21:@22151.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_13 = io_wgt_rd_data_bits_15_13; // @[Compute.scala 132:21:@22152.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_14 = io_wgt_rd_data_bits_15_14; // @[Compute.scala 132:21:@22153.4]
  assign tensorGemm_io_wgt_rd_data_bits_15_15 = io_wgt_rd_data_bits_15_15; // @[Compute.scala 132:21:@22154.4]
  assign tensorGemm_io_acc_rd_data_valid = tensorAcc_io_tensor_rd_data_valid & dec_io_isGemm; // @[Compute.scala 133:35:@22159.4]
  assign tensorGemm_io_acc_rd_data_bits_0_0 = tensorAcc_io_tensor_rd_data_bits_0_0; // @[Compute.scala 134:34:@22160.4]
  assign tensorGemm_io_acc_rd_data_bits_0_1 = tensorAcc_io_tensor_rd_data_bits_0_1; // @[Compute.scala 134:34:@22161.4]
  assign tensorGemm_io_acc_rd_data_bits_0_2 = tensorAcc_io_tensor_rd_data_bits_0_2; // @[Compute.scala 134:34:@22162.4]
  assign tensorGemm_io_acc_rd_data_bits_0_3 = tensorAcc_io_tensor_rd_data_bits_0_3; // @[Compute.scala 134:34:@22163.4]
  assign tensorGemm_io_acc_rd_data_bits_0_4 = tensorAcc_io_tensor_rd_data_bits_0_4; // @[Compute.scala 134:34:@22164.4]
  assign tensorGemm_io_acc_rd_data_bits_0_5 = tensorAcc_io_tensor_rd_data_bits_0_5; // @[Compute.scala 134:34:@22165.4]
  assign tensorGemm_io_acc_rd_data_bits_0_6 = tensorAcc_io_tensor_rd_data_bits_0_6; // @[Compute.scala 134:34:@22166.4]
  assign tensorGemm_io_acc_rd_data_bits_0_7 = tensorAcc_io_tensor_rd_data_bits_0_7; // @[Compute.scala 134:34:@22167.4]
  assign tensorGemm_io_acc_rd_data_bits_0_8 = tensorAcc_io_tensor_rd_data_bits_0_8; // @[Compute.scala 134:34:@22168.4]
  assign tensorGemm_io_acc_rd_data_bits_0_9 = tensorAcc_io_tensor_rd_data_bits_0_9; // @[Compute.scala 134:34:@22169.4]
  assign tensorGemm_io_acc_rd_data_bits_0_10 = tensorAcc_io_tensor_rd_data_bits_0_10; // @[Compute.scala 134:34:@22170.4]
  assign tensorGemm_io_acc_rd_data_bits_0_11 = tensorAcc_io_tensor_rd_data_bits_0_11; // @[Compute.scala 134:34:@22171.4]
  assign tensorGemm_io_acc_rd_data_bits_0_12 = tensorAcc_io_tensor_rd_data_bits_0_12; // @[Compute.scala 134:34:@22172.4]
  assign tensorGemm_io_acc_rd_data_bits_0_13 = tensorAcc_io_tensor_rd_data_bits_0_13; // @[Compute.scala 134:34:@22173.4]
  assign tensorGemm_io_acc_rd_data_bits_0_14 = tensorAcc_io_tensor_rd_data_bits_0_14; // @[Compute.scala 134:34:@22174.4]
  assign tensorGemm_io_acc_rd_data_bits_0_15 = tensorAcc_io_tensor_rd_data_bits_0_15; // @[Compute.scala 134:34:@22175.4]
  assign tensorAlu_clock = clock; // @[:@21482.4]
  assign tensorAlu_reset = reset; // @[:@21483.4]
  assign tensorAlu_io_start = _T_7081 & dec_io_isAlu; // @[Compute.scala 139:22:@22197.4]
  assign tensorAlu_io_inst = inst_q_io_deq_bits; // @[Compute.scala 140:21:@22198.4]
  assign tensorAlu_io_uop_data_valid = loadUop_io_uop_data_valid & dec_io_isAlu; // @[Compute.scala 141:31:@22200.4]
  assign tensorAlu_io_uop_data_bits_u1 = loadUop_io_uop_data_bits_u1; // @[Compute.scala 142:30:@22202.4]
  assign tensorAlu_io_uop_data_bits_u0 = loadUop_io_uop_data_bits_u0; // @[Compute.scala 142:30:@22201.4]
  assign tensorAlu_io_acc_rd_data_valid = tensorAcc_io_tensor_rd_data_valid & dec_io_isAlu; // @[Compute.scala 143:34:@22205.4]
  assign tensorAlu_io_acc_rd_data_bits_0_0 = tensorAcc_io_tensor_rd_data_bits_0_0; // @[Compute.scala 144:33:@22206.4]
  assign tensorAlu_io_acc_rd_data_bits_0_1 = tensorAcc_io_tensor_rd_data_bits_0_1; // @[Compute.scala 144:33:@22207.4]
  assign tensorAlu_io_acc_rd_data_bits_0_2 = tensorAcc_io_tensor_rd_data_bits_0_2; // @[Compute.scala 144:33:@22208.4]
  assign tensorAlu_io_acc_rd_data_bits_0_3 = tensorAcc_io_tensor_rd_data_bits_0_3; // @[Compute.scala 144:33:@22209.4]
  assign tensorAlu_io_acc_rd_data_bits_0_4 = tensorAcc_io_tensor_rd_data_bits_0_4; // @[Compute.scala 144:33:@22210.4]
  assign tensorAlu_io_acc_rd_data_bits_0_5 = tensorAcc_io_tensor_rd_data_bits_0_5; // @[Compute.scala 144:33:@22211.4]
  assign tensorAlu_io_acc_rd_data_bits_0_6 = tensorAcc_io_tensor_rd_data_bits_0_6; // @[Compute.scala 144:33:@22212.4]
  assign tensorAlu_io_acc_rd_data_bits_0_7 = tensorAcc_io_tensor_rd_data_bits_0_7; // @[Compute.scala 144:33:@22213.4]
  assign tensorAlu_io_acc_rd_data_bits_0_8 = tensorAcc_io_tensor_rd_data_bits_0_8; // @[Compute.scala 144:33:@22214.4]
  assign tensorAlu_io_acc_rd_data_bits_0_9 = tensorAcc_io_tensor_rd_data_bits_0_9; // @[Compute.scala 144:33:@22215.4]
  assign tensorAlu_io_acc_rd_data_bits_0_10 = tensorAcc_io_tensor_rd_data_bits_0_10; // @[Compute.scala 144:33:@22216.4]
  assign tensorAlu_io_acc_rd_data_bits_0_11 = tensorAcc_io_tensor_rd_data_bits_0_11; // @[Compute.scala 144:33:@22217.4]
  assign tensorAlu_io_acc_rd_data_bits_0_12 = tensorAcc_io_tensor_rd_data_bits_0_12; // @[Compute.scala 144:33:@22218.4]
  assign tensorAlu_io_acc_rd_data_bits_0_13 = tensorAcc_io_tensor_rd_data_bits_0_13; // @[Compute.scala 144:33:@22219.4]
  assign tensorAlu_io_acc_rd_data_bits_0_14 = tensorAcc_io_tensor_rd_data_bits_0_14; // @[Compute.scala 144:33:@22220.4]
  assign tensorAlu_io_acc_rd_data_bits_0_15 = tensorAcc_io_tensor_rd_data_bits_0_15; // @[Compute.scala 144:33:@22221.4]
  assign inst_q_clock = clock; // @[:@21485.4]
  assign inst_q_reset = reset; // @[:@21486.4]
  assign inst_q_io_enq_valid = io_inst_valid; // @[Compute.scala 108:17:@21536.4]
  assign inst_q_io_enq_bits = io_inst_bits; // @[Compute.scala 108:17:@21535.4]
  assign inst_q_io_deq_ready = _T_7077 | _T_7078; // @[Compute.scala 109:23:@21542.4]
  assign dec_io_inst = inst_q_io_deq_bits; // @[Compute.scala 63:15:@21490.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state = _RAND_0[1:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
    end else begin
      if (_T_7071) begin
        if (start) begin
          if (dec_io_isSync) begin
            state <= 2'h1;
          end else begin
            if (_T_7073) begin
              state <= 2'h2;
            end
          end
        end
      end else begin
        if (_T_7074) begin
          state <= 2'h0;
        end else begin
          if (_T_7075) begin
            if (done) begin
              state <= 2'h0;
            end
          end
        end
      end
    end
  end
endmodule
module StoreDecode( // @[:@22368.2]
  input  [127:0] io_inst, // @[:@22371.4]
  output         io_push_prev, // @[:@22371.4]
  output         io_pop_prev, // @[:@22371.4]
  output         io_isStore, // @[:@22371.4]
  output         io_isSync // @[:@22371.4]
);
  wire [15:0] dec_xsize; // @[Decode.scala 224:29:@22396.4]
  wire [127:0] _T_37; // @[Decode.scala 227:25:@22410.4]
  wire  _T_38; // @[Decode.scala 227:25:@22411.4]
  wire  _T_40; // @[Decode.scala 227:46:@22412.4]
  wire  _T_47; // @[Decode.scala 228:45:@22417.4]
  assign dec_xsize = io_inst[95:80]; // @[Decode.scala 224:29:@22396.4]
  assign _T_37 = io_inst & 128'h7; // @[Decode.scala 227:25:@22410.4]
  assign _T_38 = 128'h1 == _T_37; // @[Decode.scala 227:25:@22411.4]
  assign _T_40 = dec_xsize != 16'h0; // @[Decode.scala 227:46:@22412.4]
  assign _T_47 = dec_xsize == 16'h0; // @[Decode.scala 228:45:@22417.4]
  assign io_push_prev = io_inst[5]; // @[Decode.scala 225:16:@22408.4]
  assign io_pop_prev = io_inst[3]; // @[Decode.scala 226:15:@22409.4]
  assign io_isStore = _T_38 & _T_40; // @[Decode.scala 227:14:@22414.4]
  assign io_isSync = _T_38 & _T_47; // @[Decode.scala 228:13:@22419.4]
endmodule
module TensorStore( // @[:@22421.2]
  input          clock, // @[:@22422.4]
  input          reset, // @[:@22423.4]
  input          io_start, // @[:@22424.4]
  output         io_done, // @[:@22424.4]
  input  [127:0] io_inst, // @[:@22424.4]
  input  [31:0]  io_baddr, // @[:@22424.4]
  input          io_vme_wr_cmd_ready, // @[:@22424.4]
  output         io_vme_wr_cmd_valid, // @[:@22424.4]
  output [31:0]  io_vme_wr_cmd_bits_addr, // @[:@22424.4]
  output [7:0]   io_vme_wr_cmd_bits_len, // @[:@22424.4]
  input          io_vme_wr_data_ready, // @[:@22424.4]
  output         io_vme_wr_data_valid, // @[:@22424.4]
  output [63:0]  io_vme_wr_data_bits, // @[:@22424.4]
  input          io_vme_wr_ack, // @[:@22424.4]
  input          io_tensor_wr_valid, // @[:@22424.4]
  input  [10:0]  io_tensor_wr_bits_idx, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_0, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_1, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_2, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_3, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_4, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_5, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_6, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_7, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_8, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_9, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_10, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_11, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_12, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_13, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_14, // @[:@22424.4]
  input  [7:0]   io_tensor_wr_bits_data_0_15 // @[:@22424.4]
);
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_0 [0:2047]; // @[TensorStore.scala 127:56:@22574.4]
  reg [63:0] _RAND_0;
  wire [63:0] tensorFile_0_0__T_800_data; // @[TensorStore.scala 127:56:@22574.4]
  wire [10:0] tensorFile_0_0__T_800_addr; // @[TensorStore.scala 127:56:@22574.4]
  wire [63:0] tensorFile_0_0__T_722_data; // @[TensorStore.scala 127:56:@22574.4]
  wire [10:0] tensorFile_0_0__T_722_addr; // @[TensorStore.scala 127:56:@22574.4]
  wire  tensorFile_0_0__T_722_mask; // @[TensorStore.scala 127:56:@22574.4]
  wire  tensorFile_0_0__T_722_en; // @[TensorStore.scala 127:56:@22574.4]
  (* ramstyle="M20K" *) reg [63:0] tensorFile_0_1 [0:2047]; // @[TensorStore.scala 127:56:@22574.4]
  reg [63:0] _RAND_1;
  wire [63:0] tensorFile_0_1__T_800_data; // @[TensorStore.scala 127:56:@22574.4]
  wire [10:0] tensorFile_0_1__T_800_addr; // @[TensorStore.scala 127:56:@22574.4]
  wire [63:0] tensorFile_0_1__T_722_data; // @[TensorStore.scala 127:56:@22574.4]
  wire [10:0] tensorFile_0_1__T_722_addr; // @[TensorStore.scala 127:56:@22574.4]
  wire  tensorFile_0_1__T_722_mask; // @[TensorStore.scala 127:56:@22574.4]
  wire  tensorFile_0_1__T_722_en; // @[TensorStore.scala 127:56:@22574.4]
  wire [15:0] dec_sram_offset; // @[TensorStore.scala 50:29:@22441.4]
  wire [31:0] dec_dram_offset; // @[TensorStore.scala 50:29:@22443.4]
  wire [15:0] dec_ysize; // @[TensorStore.scala 50:29:@22447.4]
  wire [15:0] dec_xsize; // @[TensorStore.scala 50:29:@22449.4]
  wire [15:0] dec_xstride; // @[TensorStore.scala 50:29:@22451.4]
  reg [31:0] waddr_cur; // @[TensorStore.scala 51:22:@22461.4]
  reg [31:0] _RAND_2;
  reg [31:0] waddr_nxt; // @[TensorStore.scala 52:22:@22462.4]
  reg [31:0] _RAND_3;
  reg [7:0] xcnt; // @[TensorStore.scala 53:17:@22463.4]
  reg [31:0] _RAND_4;
  reg [7:0] xlen; // @[TensorStore.scala 54:17:@22464.4]
  reg [31:0] _RAND_5;
  reg [15:0] xrem; // @[TensorStore.scala 55:17:@22465.4]
  reg [31:0] _RAND_6;
  wire [16:0] _GEN_87; // @[TensorStore.scala 56:26:@22466.4]
  wire [16:0] _T_610; // @[TensorStore.scala 56:26:@22466.4]
  wire [17:0] _T_612; // @[TensorStore.scala 56:65:@22467.4]
  wire [17:0] _T_613; // @[TensorStore.scala 56:65:@22468.4]
  wire [16:0] xsize; // @[TensorStore.scala 56:65:@22469.4]
  reg [15:0] ycnt; // @[TensorStore.scala 59:17:@22470.4]
  reg [31:0] _RAND_7;
  reg [7:0] tag; // @[TensorStore.scala 61:16:@22471.4]
  reg [31:0] _RAND_8;
  reg [7:0] set; // @[TensorStore.scala 62:16:@22472.4]
  reg [31:0] _RAND_9;
  reg [2:0] state; // @[TensorStore.scala 65:22:@22473.4]
  reg [31:0] _RAND_10;
  wire  _T_618; // @[Conditional.scala 37:30:@22474.4]
  wire  _T_619; // @[TensorStore.scala 72:21:@22478.8]
  wire [9:0] _T_622; // @[TensorStore.scala 76:24:@22484.10]
  wire [9:0] _T_623; // @[TensorStore.scala 76:24:@22485.10]
  wire [8:0] _T_624; // @[TensorStore.scala 76:24:@22486.10]
  wire [17:0] _T_625; // @[TensorStore.scala 77:25:@22488.10]
  wire [17:0] _T_626; // @[TensorStore.scala 77:25:@22489.10]
  wire [16:0] _T_627; // @[TensorStore.scala 77:25:@22490.10]
  wire [16:0] _GEN_0; // @[TensorStore.scala 72:29:@22479.8]
  wire [16:0] _GEN_1; // @[TensorStore.scala 72:29:@22479.8]
  wire [2:0] _GEN_2; // @[TensorStore.scala 70:23:@22476.6]
  wire [16:0] _GEN_3; // @[TensorStore.scala 70:23:@22476.6]
  wire [16:0] _GEN_4; // @[TensorStore.scala 70:23:@22476.6]
  wire  _T_628; // @[Conditional.scala 37:30:@22496.6]
  wire [2:0] _GEN_5; // @[TensorStore.scala 82:34:@22498.8]
  wire  _T_629; // @[Conditional.scala 37:30:@22503.8]
  wire  _T_630; // @[TensorStore.scala 88:20:@22506.12]
  wire  _T_632; // @[TensorStore.scala 90:26:@22511.14]
  wire [2:0] _GEN_6; // @[TensorStore.scala 90:51:@22512.14]
  wire [2:0] _GEN_7; // @[TensorStore.scala 88:30:@22507.12]
  wire [2:0] _GEN_8; // @[TensorStore.scala 87:35:@22505.10]
  wire  _T_633; // @[Conditional.scala 37:30:@22518.10]
  wire  _T_634; // @[Conditional.scala 37:30:@22523.12]
  wire  _T_636; // @[TensorStore.scala 100:20:@22526.16]
  wire [16:0] _T_638; // @[TensorStore.scala 101:32:@22528.18]
  wire [16:0] _T_639; // @[TensorStore.scala 101:32:@22529.18]
  wire [15:0] _T_640; // @[TensorStore.scala 101:32:@22530.18]
  wire  _T_641; // @[TensorStore.scala 101:22:@22531.18]
  wire [2:0] _GEN_11; // @[TensorStore.scala 101:39:@22532.18]
  wire [16:0] _GEN_12; // @[TensorStore.scala 101:39:@22532.18]
  wire [16:0] _GEN_13; // @[TensorStore.scala 101:39:@22532.18]
  wire  _T_651; // @[TensorStore.scala 113:27:@22555.18]
  wire [16:0] _T_657; // @[TensorStore.scala 120:24:@22567.20]
  wire [16:0] _T_658; // @[TensorStore.scala 120:24:@22568.20]
  wire [15:0] _T_659; // @[TensorStore.scala 120:24:@22569.20]
  wire [15:0] _GEN_15; // @[TensorStore.scala 113:35:@22556.18]
  wire [15:0] _GEN_16; // @[TensorStore.scala 113:35:@22556.18]
  wire [2:0] _GEN_17; // @[TensorStore.scala 100:29:@22527.16]
  wire [16:0] _GEN_18; // @[TensorStore.scala 100:29:@22527.16]
  wire [16:0] _GEN_19; // @[TensorStore.scala 100:29:@22527.16]
  wire [2:0] _GEN_20; // @[TensorStore.scala 99:28:@22525.14]
  wire [16:0] _GEN_21; // @[TensorStore.scala 99:28:@22525.14]
  wire [16:0] _GEN_22; // @[TensorStore.scala 99:28:@22525.14]
  wire [2:0] _GEN_23; // @[Conditional.scala 39:67:@22524.12]
  wire [16:0] _GEN_24; // @[Conditional.scala 39:67:@22524.12]
  wire [16:0] _GEN_25; // @[Conditional.scala 39:67:@22524.12]
  wire [2:0] _GEN_26; // @[Conditional.scala 39:67:@22519.10]
  wire [16:0] _GEN_27; // @[Conditional.scala 39:67:@22519.10]
  wire [16:0] _GEN_28; // @[Conditional.scala 39:67:@22519.10]
  wire [2:0] _GEN_29; // @[Conditional.scala 39:67:@22504.8]
  wire [16:0] _GEN_30; // @[Conditional.scala 39:67:@22504.8]
  wire [16:0] _GEN_31; // @[Conditional.scala 39:67:@22504.8]
  wire [2:0] _GEN_32; // @[Conditional.scala 39:67:@22497.6]
  wire [16:0] _GEN_33; // @[Conditional.scala 39:67:@22497.6]
  wire [16:0] _GEN_34; // @[Conditional.scala 39:67:@22497.6]
  wire [2:0] _GEN_35; // @[Conditional.scala 40:58:@22475.4]
  wire [16:0] _GEN_36; // @[Conditional.scala 40:58:@22475.4]
  wire [16:0] _GEN_37; // @[Conditional.scala 40:58:@22475.4]
  wire [63:0] _T_690; // @[TensorStore.scala 135:46:@22587.4]
  wire [127:0] _T_698; // @[TensorStore.scala 135:46:@22595.4]
  wire  _T_730; // @[TensorStore.scala 142:22:@22612.4]
  wire  _T_731; // @[TensorStore.scala 142:36:@22613.4]
  wire [8:0] _T_733; // @[TensorStore.scala 144:29:@22614.4]
  wire [7:0] _T_734; // @[TensorStore.scala 144:29:@22615.4]
  wire  _T_735; // @[TensorStore.scala 144:20:@22616.4]
  wire  _T_736; // @[TensorStore.scala 143:29:@22617.4]
  wire  _T_739; // @[TensorStore.scala 144:35:@22619.4]
  wire  _T_744; // @[TensorStore.scala 146:20:@22623.4]
  wire  stride; // @[TensorStore.scala 145:28:@22624.4]
  wire  _T_745; // @[TensorStore.scala 148:15:@22625.4]
  wire [16:0] _T_748; // @[TensorStore.scala 151:18:@22631.8]
  wire [15:0] _T_749; // @[TensorStore.scala 151:18:@22632.8]
  wire [15:0] _GEN_49; // @[TensorStore.scala 150:24:@22630.6]
  wire  _T_750; // @[TensorStore.scala 154:15:@22635.4]
  wire  _T_753; // @[TensorStore.scala 154:29:@22637.4]
  wire  _T_755; // @[Decoupled.scala 37:37:@22642.6]
  wire [8:0] _T_757; // @[TensorStore.scala 157:16:@22644.8]
  wire [7:0] _T_758; // @[TensorStore.scala 157:16:@22645.8]
  wire [7:0] _GEN_51; // @[TensorStore.scala 156:39:@22643.6]
  wire  _T_761; // @[TensorStore.scala 160:37:@22649.4]
  wire  _T_764; // @[TensorStore.scala 160:62:@22651.4]
  wire  _T_765; // @[TensorStore.scala 160:29:@22652.4]
  wire  _T_770; // @[TensorStore.scala 162:38:@22659.6]
  wire [8:0] _T_772; // @[TensorStore.scala 163:16:@22661.8]
  wire [7:0] _T_773; // @[TensorStore.scala 163:16:@22662.8]
  wire [7:0] _GEN_53; // @[TensorStore.scala 162:70:@22660.6]
  reg [10:0] raddr_cur; // @[TensorStore.scala 166:22:@22665.4]
  reg [31:0] _RAND_11;
  reg [10:0] raddr_nxt; // @[TensorStore.scala 167:22:@22666.4]
  reg [31:0] _RAND_12;
  wire  _T_780; // @[TensorStore.scala 171:38:@22675.6]
  wire  _T_783; // @[TensorStore.scala 171:70:@22677.6]
  wire [11:0] _T_785; // @[TensorStore.scala 172:28:@22679.8]
  wire [10:0] _T_786; // @[TensorStore.scala 172:28:@22680.8]
  wire [15:0] _GEN_88; // @[TensorStore.scala 174:28:@22685.10]
  wire [16:0] _T_787; // @[TensorStore.scala 174:28:@22685.10]
  wire [15:0] _T_788; // @[TensorStore.scala 174:28:@22686.10]
  wire [15:0] _GEN_55; // @[TensorStore.scala 173:24:@22684.8]
  wire [15:0] _GEN_56; // @[TensorStore.scala 173:24:@22684.8]
  wire [15:0] _GEN_57; // @[TensorStore.scala 171:102:@22678.6]
  wire [15:0] _GEN_58; // @[TensorStore.scala 171:102:@22678.6]
  wire [15:0] _GEN_59; // @[TensorStore.scala 168:26:@22668.4]
  wire [15:0] _GEN_60; // @[TensorStore.scala 168:26:@22668.4]
  wire  _T_793; // @[TensorStore.scala 179:63:@22693.4]
  wire  _T_794; // @[TensorStore.scala 179:55:@22694.4]
  wire  _GEN_62; // @[TensorStore.scala 179:23:@22697.4]
  wire  _T_846; // @[Mux.scala 46:19:@22710.4]
  wire [63:0] mdata_0; // @[Mux.scala 46:16:@22711.4]
  wire [63:0] mdata_1; // @[Mux.scala 46:16:@22711.4]
  wire [32:0] _T_858; // @[TensorStore.scala 184:27:@22714.6]
  wire [31:0] _T_859; // @[TensorStore.scala 184:27:@22715.6]
  wire  _T_865; // @[TensorStore.scala 186:61:@22724.6]
  wire  _T_866; // @[TensorStore.scala 186:53:@22725.6]
  wire [32:0] _T_867; // @[TensorStore.scala 187:28:@22727.8]
  wire [31:0] _T_868; // @[TensorStore.scala 187:28:@22728.8]
  wire [19:0] _GEN_90; // @[TensorStore.scala 189:43:@22733.10]
  wire [19:0] _T_869; // @[TensorStore.scala 189:43:@22733.10]
  wire [31:0] _GEN_91; // @[TensorStore.scala 189:28:@22734.10]
  wire [32:0] _T_870; // @[TensorStore.scala 189:28:@22734.10]
  wire [31:0] _T_871; // @[TensorStore.scala 189:28:@22735.10]
  wire [31:0] _GEN_65; // @[TensorStore.scala 188:24:@22732.8]
  wire [31:0] _GEN_66; // @[TensorStore.scala 188:24:@22732.8]
  wire [31:0] _GEN_67; // @[TensorStore.scala 186:70:@22726.6]
  wire [31:0] _GEN_68; // @[TensorStore.scala 186:70:@22726.6]
  wire  _T_880; // @[:@22748.4]
  wire [8:0] _T_885; // @[TensorStore.scala 203:18:@22757.8]
  wire [7:0] _T_886; // @[TensorStore.scala 203:18:@22758.8]
  wire [7:0] _GEN_73; // @[TensorStore.scala 202:39:@22756.6]
  wire  _T_908; // @[TensorStore.scala 210:50:@22781.4]
  reg [10:0] tensorFile_0_0__T_800_addr_pipe_0;
  reg [31:0] _RAND_13;
  reg [10:0] tensorFile_0_1__T_800_addr_pipe_0;
  reg [31:0] _RAND_14;
  assign tensorFile_0_0__T_800_addr = tensorFile_0_0__T_800_addr_pipe_0;
  assign tensorFile_0_0__T_800_data = tensorFile_0_0[tensorFile_0_0__T_800_addr]; // @[TensorStore.scala 127:56:@22574.4]
  assign tensorFile_0_0__T_722_data = _T_698[63:0];
  assign tensorFile_0_0__T_722_addr = io_tensor_wr_bits_idx;
  assign tensorFile_0_0__T_722_mask = 1'h1;
  assign tensorFile_0_0__T_722_en = io_tensor_wr_valid;
  assign tensorFile_0_1__T_800_addr = tensorFile_0_1__T_800_addr_pipe_0;
  assign tensorFile_0_1__T_800_data = tensorFile_0_1[tensorFile_0_1__T_800_addr]; // @[TensorStore.scala 127:56:@22574.4]
  assign tensorFile_0_1__T_722_data = _T_698[127:64];
  assign tensorFile_0_1__T_722_addr = io_tensor_wr_bits_idx;
  assign tensorFile_0_1__T_722_mask = 1'h1;
  assign tensorFile_0_1__T_722_en = io_tensor_wr_valid;
  assign dec_sram_offset = io_inst[24:9]; // @[TensorStore.scala 50:29:@22441.4]
  assign dec_dram_offset = io_inst[56:25]; // @[TensorStore.scala 50:29:@22443.4]
  assign dec_ysize = io_inst[79:64]; // @[TensorStore.scala 50:29:@22447.4]
  assign dec_xsize = io_inst[95:80]; // @[TensorStore.scala 50:29:@22449.4]
  assign dec_xstride = io_inst[111:96]; // @[TensorStore.scala 50:29:@22451.4]
  assign _GEN_87 = {{1'd0}, dec_xsize}; // @[TensorStore.scala 56:26:@22466.4]
  assign _T_610 = _GEN_87 << 1; // @[TensorStore.scala 56:26:@22466.4]
  assign _T_612 = _T_610 - 17'h1; // @[TensorStore.scala 56:65:@22467.4]
  assign _T_613 = $unsigned(_T_612); // @[TensorStore.scala 56:65:@22468.4]
  assign xsize = _T_613[16:0]; // @[TensorStore.scala 56:65:@22469.4]
  assign _T_618 = 3'h0 == state; // @[Conditional.scala 37:30:@22474.4]
  assign _T_619 = xsize < 17'h100; // @[TensorStore.scala 72:21:@22478.8]
  assign _T_622 = 9'h100 - 9'h1; // @[TensorStore.scala 76:24:@22484.10]
  assign _T_623 = $unsigned(_T_622); // @[TensorStore.scala 76:24:@22485.10]
  assign _T_624 = _T_623[8:0]; // @[TensorStore.scala 76:24:@22486.10]
  assign _T_625 = xsize - 17'h100; // @[TensorStore.scala 77:25:@22488.10]
  assign _T_626 = $unsigned(_T_625); // @[TensorStore.scala 77:25:@22489.10]
  assign _T_627 = _T_626[16:0]; // @[TensorStore.scala 77:25:@22490.10]
  assign _GEN_0 = _T_619 ? xsize : {{8'd0}, _T_624}; // @[TensorStore.scala 72:29:@22479.8]
  assign _GEN_1 = _T_619 ? 17'h0 : _T_627; // @[TensorStore.scala 72:29:@22479.8]
  assign _GEN_2 = io_start ? 3'h1 : state; // @[TensorStore.scala 70:23:@22476.6]
  assign _GEN_3 = io_start ? _GEN_0 : {{9'd0}, xlen}; // @[TensorStore.scala 70:23:@22476.6]
  assign _GEN_4 = io_start ? _GEN_1 : {{1'd0}, xrem}; // @[TensorStore.scala 70:23:@22476.6]
  assign _T_628 = 3'h1 == state; // @[Conditional.scala 37:30:@22496.6]
  assign _GEN_5 = io_vme_wr_cmd_ready ? 3'h2 : state; // @[TensorStore.scala 82:34:@22498.8]
  assign _T_629 = 3'h2 == state; // @[Conditional.scala 37:30:@22503.8]
  assign _T_630 = xcnt == xlen; // @[TensorStore.scala 88:20:@22506.12]
  assign _T_632 = tag == 8'h1; // @[TensorStore.scala 90:26:@22511.14]
  assign _GEN_6 = _T_632 ? 3'h3 : state; // @[TensorStore.scala 90:51:@22512.14]
  assign _GEN_7 = _T_630 ? 3'h4 : _GEN_6; // @[TensorStore.scala 88:30:@22507.12]
  assign _GEN_8 = io_vme_wr_data_ready ? _GEN_7 : state; // @[TensorStore.scala 87:35:@22505.10]
  assign _T_633 = 3'h3 == state; // @[Conditional.scala 37:30:@22518.10]
  assign _T_634 = 3'h4 == state; // @[Conditional.scala 37:30:@22523.12]
  assign _T_636 = xrem == 16'h0; // @[TensorStore.scala 100:20:@22526.16]
  assign _T_638 = dec_ysize - 16'h1; // @[TensorStore.scala 101:32:@22528.18]
  assign _T_639 = $unsigned(_T_638); // @[TensorStore.scala 101:32:@22529.18]
  assign _T_640 = _T_639[15:0]; // @[TensorStore.scala 101:32:@22530.18]
  assign _T_641 = ycnt == _T_640; // @[TensorStore.scala 101:22:@22531.18]
  assign _GEN_11 = _T_641 ? 3'h0 : 3'h1; // @[TensorStore.scala 101:39:@22532.18]
  assign _GEN_12 = _T_641 ? {{9'd0}, xlen} : _GEN_0; // @[TensorStore.scala 101:39:@22532.18]
  assign _GEN_13 = _T_641 ? {{1'd0}, xrem} : _GEN_1; // @[TensorStore.scala 101:39:@22532.18]
  assign _T_651 = xrem < 16'h100; // @[TensorStore.scala 113:27:@22555.18]
  assign _T_657 = xrem - 16'h100; // @[TensorStore.scala 120:24:@22567.20]
  assign _T_658 = $unsigned(_T_657); // @[TensorStore.scala 120:24:@22568.20]
  assign _T_659 = _T_658[15:0]; // @[TensorStore.scala 120:24:@22569.20]
  assign _GEN_15 = _T_651 ? xrem : {{7'd0}, _T_624}; // @[TensorStore.scala 113:35:@22556.18]
  assign _GEN_16 = _T_651 ? 16'h0 : _T_659; // @[TensorStore.scala 113:35:@22556.18]
  assign _GEN_17 = _T_636 ? _GEN_11 : 3'h1; // @[TensorStore.scala 100:29:@22527.16]
  assign _GEN_18 = _T_636 ? _GEN_12 : {{1'd0}, _GEN_15}; // @[TensorStore.scala 100:29:@22527.16]
  assign _GEN_19 = _T_636 ? _GEN_13 : {{1'd0}, _GEN_16}; // @[TensorStore.scala 100:29:@22527.16]
  assign _GEN_20 = io_vme_wr_ack ? _GEN_17 : state; // @[TensorStore.scala 99:28:@22525.14]
  assign _GEN_21 = io_vme_wr_ack ? _GEN_18 : {{9'd0}, xlen}; // @[TensorStore.scala 99:28:@22525.14]
  assign _GEN_22 = io_vme_wr_ack ? _GEN_19 : {{1'd0}, xrem}; // @[TensorStore.scala 99:28:@22525.14]
  assign _GEN_23 = _T_634 ? _GEN_20 : state; // @[Conditional.scala 39:67:@22524.12]
  assign _GEN_24 = _T_634 ? _GEN_21 : {{9'd0}, xlen}; // @[Conditional.scala 39:67:@22524.12]
  assign _GEN_25 = _T_634 ? _GEN_22 : {{1'd0}, xrem}; // @[Conditional.scala 39:67:@22524.12]
  assign _GEN_26 = _T_633 ? 3'h2 : _GEN_23; // @[Conditional.scala 39:67:@22519.10]
  assign _GEN_27 = _T_633 ? {{9'd0}, xlen} : _GEN_24; // @[Conditional.scala 39:67:@22519.10]
  assign _GEN_28 = _T_633 ? {{1'd0}, xrem} : _GEN_25; // @[Conditional.scala 39:67:@22519.10]
  assign _GEN_29 = _T_629 ? _GEN_8 : _GEN_26; // @[Conditional.scala 39:67:@22504.8]
  assign _GEN_30 = _T_629 ? {{9'd0}, xlen} : _GEN_27; // @[Conditional.scala 39:67:@22504.8]
  assign _GEN_31 = _T_629 ? {{1'd0}, xrem} : _GEN_28; // @[Conditional.scala 39:67:@22504.8]
  assign _GEN_32 = _T_628 ? _GEN_5 : _GEN_29; // @[Conditional.scala 39:67:@22497.6]
  assign _GEN_33 = _T_628 ? {{9'd0}, xlen} : _GEN_30; // @[Conditional.scala 39:67:@22497.6]
  assign _GEN_34 = _T_628 ? {{1'd0}, xrem} : _GEN_31; // @[Conditional.scala 39:67:@22497.6]
  assign _GEN_35 = _T_618 ? _GEN_2 : _GEN_32; // @[Conditional.scala 40:58:@22475.4]
  assign _GEN_36 = _T_618 ? _GEN_3 : _GEN_33; // @[Conditional.scala 40:58:@22475.4]
  assign _GEN_37 = _T_618 ? _GEN_4 : _GEN_34; // @[Conditional.scala 40:58:@22475.4]
  assign _T_690 = {io_tensor_wr_bits_data_0_7,io_tensor_wr_bits_data_0_6,io_tensor_wr_bits_data_0_5,io_tensor_wr_bits_data_0_4,io_tensor_wr_bits_data_0_3,io_tensor_wr_bits_data_0_2,io_tensor_wr_bits_data_0_1,io_tensor_wr_bits_data_0_0}; // @[TensorStore.scala 135:46:@22587.4]
  assign _T_698 = {io_tensor_wr_bits_data_0_15,io_tensor_wr_bits_data_0_14,io_tensor_wr_bits_data_0_13,io_tensor_wr_bits_data_0_12,io_tensor_wr_bits_data_0_11,io_tensor_wr_bits_data_0_10,io_tensor_wr_bits_data_0_9,io_tensor_wr_bits_data_0_8,_T_690}; // @[TensorStore.scala 135:46:@22595.4]
  assign _T_730 = state == 3'h4; // @[TensorStore.scala 142:22:@22612.4]
  assign _T_731 = _T_730 & io_vme_wr_ack; // @[TensorStore.scala 142:36:@22613.4]
  assign _T_733 = xlen + 8'h1; // @[TensorStore.scala 144:29:@22614.4]
  assign _T_734 = xlen + 8'h1; // @[TensorStore.scala 144:29:@22615.4]
  assign _T_735 = xcnt == _T_734; // @[TensorStore.scala 144:20:@22616.4]
  assign _T_736 = _T_731 & _T_735; // @[TensorStore.scala 143:29:@22617.4]
  assign _T_739 = _T_736 & _T_636; // @[TensorStore.scala 144:35:@22619.4]
  assign _T_744 = ycnt != _T_640; // @[TensorStore.scala 146:20:@22623.4]
  assign stride = _T_739 & _T_744; // @[TensorStore.scala 145:28:@22624.4]
  assign _T_745 = state == 3'h0; // @[TensorStore.scala 148:15:@22625.4]
  assign _T_748 = ycnt + 16'h1; // @[TensorStore.scala 151:18:@22631.8]
  assign _T_749 = ycnt + 16'h1; // @[TensorStore.scala 151:18:@22632.8]
  assign _GEN_49 = stride ? _T_749 : ycnt; // @[TensorStore.scala 150:24:@22630.6]
  assign _T_750 = state == 3'h1; // @[TensorStore.scala 154:15:@22635.4]
  assign _T_753 = _T_750 | _T_632; // @[TensorStore.scala 154:29:@22637.4]
  assign _T_755 = io_vme_wr_data_ready & io_vme_wr_data_valid; // @[Decoupled.scala 37:37:@22642.6]
  assign _T_757 = tag + 8'h1; // @[TensorStore.scala 157:16:@22644.8]
  assign _T_758 = tag + 8'h1; // @[TensorStore.scala 157:16:@22645.8]
  assign _GEN_51 = _T_755 ? _T_758 : tag; // @[TensorStore.scala 156:39:@22643.6]
  assign _T_761 = set == 8'h0; // @[TensorStore.scala 160:37:@22649.4]
  assign _T_764 = _T_761 & _T_632; // @[TensorStore.scala 160:62:@22651.4]
  assign _T_765 = _T_750 | _T_764; // @[TensorStore.scala 160:29:@22652.4]
  assign _T_770 = _T_755 & _T_632; // @[TensorStore.scala 162:38:@22659.6]
  assign _T_772 = set + 8'h1; // @[TensorStore.scala 163:16:@22661.8]
  assign _T_773 = set + 8'h1; // @[TensorStore.scala 163:16:@22662.8]
  assign _GEN_53 = _T_770 ? _T_773 : set; // @[TensorStore.scala 162:70:@22660.6]
  assign _T_780 = _T_755 & _T_761; // @[TensorStore.scala 171:38:@22675.6]
  assign _T_783 = _T_780 & _T_632; // @[TensorStore.scala 171:70:@22677.6]
  assign _T_785 = raddr_cur + 11'h1; // @[TensorStore.scala 172:28:@22679.8]
  assign _T_786 = raddr_cur + 11'h1; // @[TensorStore.scala 172:28:@22680.8]
  assign _GEN_88 = {{5'd0}, raddr_nxt}; // @[TensorStore.scala 174:28:@22685.10]
  assign _T_787 = _GEN_88 + dec_xsize; // @[TensorStore.scala 174:28:@22685.10]
  assign _T_788 = _GEN_88 + dec_xsize; // @[TensorStore.scala 174:28:@22686.10]
  assign _GEN_55 = stride ? _T_788 : {{5'd0}, raddr_cur}; // @[TensorStore.scala 173:24:@22684.8]
  assign _GEN_56 = stride ? _T_788 : {{5'd0}, raddr_nxt}; // @[TensorStore.scala 173:24:@22684.8]
  assign _GEN_57 = _T_783 ? {{5'd0}, _T_786} : _GEN_55; // @[TensorStore.scala 171:102:@22678.6]
  assign _GEN_58 = _T_783 ? {{5'd0}, raddr_nxt} : _GEN_56; // @[TensorStore.scala 171:102:@22678.6]
  assign _GEN_59 = _T_745 ? dec_sram_offset : _GEN_57; // @[TensorStore.scala 168:26:@22668.4]
  assign _GEN_60 = _T_745 ? dec_sram_offset : _GEN_58; // @[TensorStore.scala 168:26:@22668.4]
  assign _T_793 = state == 3'h3; // @[TensorStore.scala 179:63:@22693.4]
  assign _T_794 = _T_750 | _T_793; // @[TensorStore.scala 179:55:@22694.4]
  assign _GEN_62 = _T_794; // @[TensorStore.scala 179:23:@22697.4]
  assign _T_846 = 8'h0 == set; // @[Mux.scala 46:19:@22710.4]
  assign mdata_0 = _T_846 ? tensorFile_0_0__T_800_data : 64'h0; // @[Mux.scala 46:16:@22711.4]
  assign mdata_1 = _T_846 ? tensorFile_0_1__T_800_data : 64'h0; // @[Mux.scala 46:16:@22711.4]
  assign _T_858 = io_baddr + dec_dram_offset; // @[TensorStore.scala 184:27:@22714.6]
  assign _T_859 = io_baddr + dec_dram_offset; // @[TensorStore.scala 184:27:@22715.6]
  assign _T_865 = xrem != 16'h0; // @[TensorStore.scala 186:61:@22724.6]
  assign _T_866 = _T_731 & _T_865; // @[TensorStore.scala 186:53:@22725.6]
  assign _T_867 = waddr_cur + 32'h800; // @[TensorStore.scala 187:28:@22727.8]
  assign _T_868 = waddr_cur + 32'h800; // @[TensorStore.scala 187:28:@22728.8]
  assign _GEN_90 = {{4'd0}, dec_xstride}; // @[TensorStore.scala 189:43:@22733.10]
  assign _T_869 = _GEN_90 << 4; // @[TensorStore.scala 189:43:@22733.10]
  assign _GEN_91 = {{12'd0}, _T_869}; // @[TensorStore.scala 189:28:@22734.10]
  assign _T_870 = waddr_nxt + _GEN_91; // @[TensorStore.scala 189:28:@22734.10]
  assign _T_871 = waddr_nxt + _GEN_91; // @[TensorStore.scala 189:28:@22735.10]
  assign _GEN_65 = stride ? _T_871 : waddr_cur; // @[TensorStore.scala 188:24:@22732.8]
  assign _GEN_66 = stride ? _T_871 : waddr_nxt; // @[TensorStore.scala 188:24:@22732.8]
  assign _GEN_67 = _T_866 ? _T_868 : _GEN_65; // @[TensorStore.scala 186:70:@22726.6]
  assign _GEN_68 = _T_866 ? waddr_nxt : _GEN_66; // @[TensorStore.scala 186:70:@22726.6]
  assign _T_880 = tag[0]; // @[:@22748.4]
  assign _T_885 = xcnt + 8'h1; // @[TensorStore.scala 203:18:@22757.8]
  assign _T_886 = xcnt + 8'h1; // @[TensorStore.scala 203:18:@22758.8]
  assign _GEN_73 = _T_755 ? _T_886 : xcnt; // @[TensorStore.scala 202:39:@22756.6]
  assign _T_908 = _T_731 & _T_636; // @[TensorStore.scala 210:50:@22781.4]
  assign io_done = _T_908 & _T_641; // @[TensorStore.scala 210:11:@22787.4]
  assign io_vme_wr_cmd_valid = state == 3'h1; // @[TensorStore.scala 193:23:@22743.4]
  assign io_vme_wr_cmd_bits_addr = waddr_cur; // @[TensorStore.scala 194:27:@22744.4]
  assign io_vme_wr_cmd_bits_len = xlen; // @[TensorStore.scala 195:26:@22745.4]
  assign io_vme_wr_data_valid = state == 3'h2; // @[TensorStore.scala 197:24:@22747.4]
  assign io_vme_wr_data_bits = _T_880 ? mdata_1 : mdata_0; // @[TensorStore.scala 198:23:@22749.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_0[initvar] = _RAND_0[63:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {2{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 2048; initvar = initvar+1)
    tensorFile_0_1[initvar] = _RAND_1[63:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  waddr_cur = _RAND_2[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  waddr_nxt = _RAND_3[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  xcnt = _RAND_4[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  xlen = _RAND_5[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {1{`RANDOM}};
  xrem = _RAND_6[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {1{`RANDOM}};
  ycnt = _RAND_7[15:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  tag = _RAND_8[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  set = _RAND_9[7:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_10 = {1{`RANDOM}};
  state = _RAND_10[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_11 = {1{`RANDOM}};
  raddr_cur = _RAND_11[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_12 = {1{`RANDOM}};
  raddr_nxt = _RAND_12[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_13 = {1{`RANDOM}};
  tensorFile_0_0__T_800_addr_pipe_0 = _RAND_13[10:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_14 = {1{`RANDOM}};
  tensorFile_0_1__T_800_addr_pipe_0 = _RAND_14[10:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(tensorFile_0_0__T_722_en & tensorFile_0_0__T_722_mask) begin
      tensorFile_0_0[tensorFile_0_0__T_722_addr] <= tensorFile_0_0__T_722_data; // @[TensorStore.scala 127:56:@22574.4]
    end
    if(tensorFile_0_1__T_722_en & tensorFile_0_1__T_722_mask) begin
      tensorFile_0_1[tensorFile_0_1__T_722_addr] <= tensorFile_0_1__T_722_data; // @[TensorStore.scala 127:56:@22574.4]
    end
    if (_T_745) begin
      waddr_cur <= _T_859;
    end else begin
      if (_T_866) begin
        waddr_cur <= _T_868;
      end else begin
        if (stride) begin
          waddr_cur <= _T_871;
        end
      end
    end
    if (_T_745) begin
      waddr_nxt <= _T_859;
    end else begin
      if (!(_T_866)) begin
        if (stride) begin
          waddr_nxt <= _T_871;
        end
      end
    end
    if (_T_750) begin
      xcnt <= 8'h0;
    end else begin
      if (_T_755) begin
        xcnt <= _T_886;
      end
    end
    xlen <= _GEN_36[7:0];
    xrem <= _GEN_37[15:0];
    if (_T_745) begin
      ycnt <= 16'h0;
    end else begin
      if (stride) begin
        ycnt <= _T_749;
      end
    end
    if (_T_753) begin
      tag <= 8'h0;
    end else begin
      if (_T_755) begin
        tag <= _T_758;
      end
    end
    if (_T_765) begin
      set <= 8'h0;
    end else begin
      if (_T_770) begin
        set <= _T_773;
      end
    end
    if (reset) begin
      state <= 3'h0;
    end else begin
      if (_T_618) begin
        if (io_start) begin
          state <= 3'h1;
        end
      end else begin
        if (_T_628) begin
          if (io_vme_wr_cmd_ready) begin
            state <= 3'h2;
          end
        end else begin
          if (_T_629) begin
            if (io_vme_wr_data_ready) begin
              if (_T_630) begin
                state <= 3'h4;
              end else begin
                if (_T_632) begin
                  state <= 3'h3;
                end
              end
            end
          end else begin
            if (_T_633) begin
              state <= 3'h2;
            end else begin
              if (_T_634) begin
                if (io_vme_wr_ack) begin
                  if (_T_636) begin
                    if (_T_641) begin
                      state <= 3'h0;
                    end else begin
                      state <= 3'h1;
                    end
                  end else begin
                    state <= 3'h1;
                  end
                end
              end
            end
          end
        end
      end
    end
    raddr_cur <= _GEN_59[10:0];
    raddr_nxt <= _GEN_60[10:0];
    if (_GEN_62) begin
      tensorFile_0_0__T_800_addr_pipe_0 <= raddr_cur;
    end
    if (_GEN_62) begin
      tensorFile_0_1__T_800_addr_pipe_0 <= raddr_cur;
    end
  end
endmodule
module Store( // @[:@22789.2]
  input          clock, // @[:@22790.4]
  input          reset, // @[:@22791.4]
  input          io_i_post, // @[:@22792.4]
  output         io_o_post, // @[:@22792.4]
  output         io_inst_ready, // @[:@22792.4]
  input          io_inst_valid, // @[:@22792.4]
  input  [127:0] io_inst_bits, // @[:@22792.4]
  input  [31:0]  io_out_baddr, // @[:@22792.4]
  input          io_vme_wr_cmd_ready, // @[:@22792.4]
  output         io_vme_wr_cmd_valid, // @[:@22792.4]
  output [31:0]  io_vme_wr_cmd_bits_addr, // @[:@22792.4]
  output [7:0]   io_vme_wr_cmd_bits_len, // @[:@22792.4]
  input          io_vme_wr_data_ready, // @[:@22792.4]
  output         io_vme_wr_data_valid, // @[:@22792.4]
  output [63:0]  io_vme_wr_data_bits, // @[:@22792.4]
  input          io_vme_wr_ack, // @[:@22792.4]
  input          io_out_wr_valid, // @[:@22792.4]
  input  [10:0]  io_out_wr_bits_idx, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_0, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_1, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_2, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_3, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_4, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_5, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_6, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_7, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_8, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_9, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_10, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_11, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_12, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_13, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_14, // @[:@22792.4]
  input  [7:0]   io_out_wr_bits_data_0_15 // @[:@22792.4]
);
  wire  s_clock; // @[Store.scala 46:17:@22795.4]
  wire  s_reset; // @[Store.scala 46:17:@22795.4]
  wire  s_io_spost; // @[Store.scala 46:17:@22795.4]
  wire  s_io_swait; // @[Store.scala 46:17:@22795.4]
  wire  s_io_sready; // @[Store.scala 46:17:@22795.4]
  wire  inst_q_clock; // @[Store.scala 47:22:@22798.4]
  wire  inst_q_reset; // @[Store.scala 47:22:@22798.4]
  wire  inst_q_io_enq_ready; // @[Store.scala 47:22:@22798.4]
  wire  inst_q_io_enq_valid; // @[Store.scala 47:22:@22798.4]
  wire [127:0] inst_q_io_enq_bits; // @[Store.scala 47:22:@22798.4]
  wire  inst_q_io_deq_ready; // @[Store.scala 47:22:@22798.4]
  wire  inst_q_io_deq_valid; // @[Store.scala 47:22:@22798.4]
  wire [127:0] inst_q_io_deq_bits; // @[Store.scala 47:22:@22798.4]
  wire [127:0] dec_io_inst; // @[Store.scala 49:19:@22801.4]
  wire  dec_io_push_prev; // @[Store.scala 49:19:@22801.4]
  wire  dec_io_pop_prev; // @[Store.scala 49:19:@22801.4]
  wire  dec_io_isStore; // @[Store.scala 49:19:@22801.4]
  wire  dec_io_isSync; // @[Store.scala 49:19:@22801.4]
  wire  tensorStore_clock; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_reset; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_start; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_done; // @[Store.scala 52:27:@22805.4]
  wire [127:0] tensorStore_io_inst; // @[Store.scala 52:27:@22805.4]
  wire [31:0] tensorStore_io_baddr; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_vme_wr_cmd_ready; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_vme_wr_cmd_valid; // @[Store.scala 52:27:@22805.4]
  wire [31:0] tensorStore_io_vme_wr_cmd_bits_addr; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_vme_wr_cmd_bits_len; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_vme_wr_data_ready; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_vme_wr_data_valid; // @[Store.scala 52:27:@22805.4]
  wire [63:0] tensorStore_io_vme_wr_data_bits; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_vme_wr_ack; // @[Store.scala 52:27:@22805.4]
  wire  tensorStore_io_tensor_wr_valid; // @[Store.scala 52:27:@22805.4]
  wire [10:0] tensorStore_io_tensor_wr_bits_idx; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_0; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_1; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_2; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_3; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_4; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_5; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_6; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_7; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_8; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_9; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_10; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_11; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_12; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_13; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_14; // @[Store.scala 52:27:@22805.4]
  wire [7:0] tensorStore_io_tensor_wr_bits_data_0_15; // @[Store.scala 52:27:@22805.4]
  reg [1:0] state; // @[Store.scala 44:22:@22794.4]
  reg [31:0] _RAND_0;
  wire  _T_597; // @[Store.scala 54:40:@22808.4]
  wire  start; // @[Store.scala 54:35:@22809.4]
  wire  _T_598; // @[Conditional.scala 37:30:@22810.4]
  wire [1:0] _GEN_0; // @[Store.scala 63:38:@22817.10]
  wire [1:0] _GEN_1; // @[Store.scala 61:30:@22813.8]
  wire [1:0] _GEN_2; // @[Store.scala 60:20:@22812.6]
  wire  _T_599; // @[Conditional.scala 37:30:@22823.6]
  wire  _T_600; // @[Conditional.scala 37:30:@22828.8]
  wire [1:0] _GEN_3; // @[Store.scala 72:19:@22830.10]
  wire [1:0] _GEN_4; // @[Conditional.scala 39:67:@22829.8]
  wire [1:0] _GEN_5; // @[Conditional.scala 39:67:@22824.6]
  wire [1:0] _GEN_6; // @[Conditional.scala 40:58:@22811.4]
  wire  _T_601; // @[Store.scala 80:33:@22837.4]
  wire  _T_602; // @[Store.scala 80:42:@22838.4]
  wire  _T_603; // @[Store.scala 80:59:@22839.4]
  wire  _T_604; // @[Store.scala 80:50:@22840.4]
  wire  _T_605; // @[Store.scala 83:33:@22842.4]
  wire  _T_606; // @[Store.scala 83:43:@22843.4]
  Semaphore s ( // @[Store.scala 46:17:@22795.4]
    .clock(s_clock),
    .reset(s_reset),
    .io_spost(s_io_spost),
    .io_swait(s_io_swait),
    .io_sready(s_io_sready)
  );
  Queue_1 inst_q ( // @[Store.scala 47:22:@22798.4]
    .clock(inst_q_clock),
    .reset(inst_q_reset),
    .io_enq_ready(inst_q_io_enq_ready),
    .io_enq_valid(inst_q_io_enq_valid),
    .io_enq_bits(inst_q_io_enq_bits),
    .io_deq_ready(inst_q_io_deq_ready),
    .io_deq_valid(inst_q_io_deq_valid),
    .io_deq_bits(inst_q_io_deq_bits)
  );
  StoreDecode dec ( // @[Store.scala 49:19:@22801.4]
    .io_inst(dec_io_inst),
    .io_push_prev(dec_io_push_prev),
    .io_pop_prev(dec_io_pop_prev),
    .io_isStore(dec_io_isStore),
    .io_isSync(dec_io_isSync)
  );
  TensorStore tensorStore ( // @[Store.scala 52:27:@22805.4]
    .clock(tensorStore_clock),
    .reset(tensorStore_reset),
    .io_start(tensorStore_io_start),
    .io_done(tensorStore_io_done),
    .io_inst(tensorStore_io_inst),
    .io_baddr(tensorStore_io_baddr),
    .io_vme_wr_cmd_ready(tensorStore_io_vme_wr_cmd_ready),
    .io_vme_wr_cmd_valid(tensorStore_io_vme_wr_cmd_valid),
    .io_vme_wr_cmd_bits_addr(tensorStore_io_vme_wr_cmd_bits_addr),
    .io_vme_wr_cmd_bits_len(tensorStore_io_vme_wr_cmd_bits_len),
    .io_vme_wr_data_ready(tensorStore_io_vme_wr_data_ready),
    .io_vme_wr_data_valid(tensorStore_io_vme_wr_data_valid),
    .io_vme_wr_data_bits(tensorStore_io_vme_wr_data_bits),
    .io_vme_wr_ack(tensorStore_io_vme_wr_ack),
    .io_tensor_wr_valid(tensorStore_io_tensor_wr_valid),
    .io_tensor_wr_bits_idx(tensorStore_io_tensor_wr_bits_idx),
    .io_tensor_wr_bits_data_0_0(tensorStore_io_tensor_wr_bits_data_0_0),
    .io_tensor_wr_bits_data_0_1(tensorStore_io_tensor_wr_bits_data_0_1),
    .io_tensor_wr_bits_data_0_2(tensorStore_io_tensor_wr_bits_data_0_2),
    .io_tensor_wr_bits_data_0_3(tensorStore_io_tensor_wr_bits_data_0_3),
    .io_tensor_wr_bits_data_0_4(tensorStore_io_tensor_wr_bits_data_0_4),
    .io_tensor_wr_bits_data_0_5(tensorStore_io_tensor_wr_bits_data_0_5),
    .io_tensor_wr_bits_data_0_6(tensorStore_io_tensor_wr_bits_data_0_6),
    .io_tensor_wr_bits_data_0_7(tensorStore_io_tensor_wr_bits_data_0_7),
    .io_tensor_wr_bits_data_0_8(tensorStore_io_tensor_wr_bits_data_0_8),
    .io_tensor_wr_bits_data_0_9(tensorStore_io_tensor_wr_bits_data_0_9),
    .io_tensor_wr_bits_data_0_10(tensorStore_io_tensor_wr_bits_data_0_10),
    .io_tensor_wr_bits_data_0_11(tensorStore_io_tensor_wr_bits_data_0_11),
    .io_tensor_wr_bits_data_0_12(tensorStore_io_tensor_wr_bits_data_0_12),
    .io_tensor_wr_bits_data_0_13(tensorStore_io_tensor_wr_bits_data_0_13),
    .io_tensor_wr_bits_data_0_14(tensorStore_io_tensor_wr_bits_data_0_14),
    .io_tensor_wr_bits_data_0_15(tensorStore_io_tensor_wr_bits_data_0_15)
  );
  assign _T_597 = dec_io_pop_prev ? s_io_sready : 1'h1; // @[Store.scala 54:40:@22808.4]
  assign start = inst_q_io_deq_valid & _T_597; // @[Store.scala 54:35:@22809.4]
  assign _T_598 = 2'h0 == state; // @[Conditional.scala 37:30:@22810.4]
  assign _GEN_0 = dec_io_isStore ? 2'h2 : state; // @[Store.scala 63:38:@22817.10]
  assign _GEN_1 = dec_io_isSync ? 2'h1 : _GEN_0; // @[Store.scala 61:30:@22813.8]
  assign _GEN_2 = start ? _GEN_1 : state; // @[Store.scala 60:20:@22812.6]
  assign _T_599 = 2'h1 == state; // @[Conditional.scala 37:30:@22823.6]
  assign _T_600 = 2'h2 == state; // @[Conditional.scala 37:30:@22828.8]
  assign _GEN_3 = tensorStore_io_done ? 2'h0 : state; // @[Store.scala 72:19:@22830.10]
  assign _GEN_4 = _T_600 ? _GEN_3 : state; // @[Conditional.scala 39:67:@22829.8]
  assign _GEN_5 = _T_599 ? 2'h0 : _GEN_4; // @[Conditional.scala 39:67:@22824.6]
  assign _GEN_6 = _T_598 ? _GEN_2 : _GEN_5; // @[Conditional.scala 40:58:@22811.4]
  assign _T_601 = state == 2'h2; // @[Store.scala 80:33:@22837.4]
  assign _T_602 = _T_601 & tensorStore_io_done; // @[Store.scala 80:42:@22838.4]
  assign _T_603 = state == 2'h1; // @[Store.scala 80:59:@22839.4]
  assign _T_604 = _T_602 | _T_603; // @[Store.scala 80:50:@22840.4]
  assign _T_605 = state == 2'h0; // @[Store.scala 83:33:@22842.4]
  assign _T_606 = _T_605 & start; // @[Store.scala 83:43:@22843.4]
  assign io_o_post = dec_io_push_prev & _T_604; // @[Store.scala 92:13:@22903.4]
  assign io_inst_ready = inst_q_io_enq_ready; // @[Store.scala 79:17:@22836.4]
  assign io_vme_wr_cmd_valid = tensorStore_io_vme_wr_cmd_valid; // @[Store.scala 86:13:@22854.4]
  assign io_vme_wr_cmd_bits_addr = tensorStore_io_vme_wr_cmd_bits_addr; // @[Store.scala 86:13:@22853.4]
  assign io_vme_wr_cmd_bits_len = tensorStore_io_vme_wr_cmd_bits_len; // @[Store.scala 86:13:@22852.4]
  assign io_vme_wr_data_valid = tensorStore_io_vme_wr_data_valid; // @[Store.scala 86:13:@22850.4]
  assign io_vme_wr_data_bits = tensorStore_io_vme_wr_data_bits; // @[Store.scala 86:13:@22849.4]
  assign s_clock = clock; // @[:@22796.4]
  assign s_reset = reset; // @[:@22797.4]
  assign s_io_spost = io_i_post; // @[Store.scala 90:14:@22893.4]
  assign s_io_swait = dec_io_pop_prev & _T_606; // @[Store.scala 91:14:@22897.4]
  assign inst_q_clock = clock; // @[:@22799.4]
  assign inst_q_reset = reset; // @[:@22800.4]
  assign inst_q_io_enq_valid = io_inst_valid; // @[Store.scala 79:17:@22835.4]
  assign inst_q_io_enq_bits = io_inst_bits; // @[Store.scala 79:17:@22834.4]
  assign inst_q_io_deq_ready = _T_602 | _T_603; // @[Store.scala 80:23:@22841.4]
  assign dec_io_inst = inst_q_io_deq_bits; // @[Store.scala 50:15:@22804.4]
  assign tensorStore_clock = clock; // @[:@22806.4]
  assign tensorStore_reset = reset; // @[:@22807.4]
  assign tensorStore_io_start = _T_606 & dec_io_isStore; // @[Store.scala 83:24:@22845.4]
  assign tensorStore_io_inst = inst_q_io_deq_bits; // @[Store.scala 84:23:@22846.4]
  assign tensorStore_io_baddr = io_out_baddr; // @[Store.scala 85:24:@22847.4]
  assign tensorStore_io_vme_wr_cmd_ready = io_vme_wr_cmd_ready; // @[Store.scala 86:13:@22855.4]
  assign tensorStore_io_vme_wr_data_ready = io_vme_wr_data_ready; // @[Store.scala 86:13:@22851.4]
  assign tensorStore_io_vme_wr_ack = io_vme_wr_ack; // @[Store.scala 86:13:@22848.4]
  assign tensorStore_io_tensor_wr_valid = io_out_wr_valid; // @[Store.scala 87:25:@22873.4]
  assign tensorStore_io_tensor_wr_bits_idx = io_out_wr_bits_idx; // @[Store.scala 87:25:@22872.4]
  assign tensorStore_io_tensor_wr_bits_data_0_0 = io_out_wr_bits_data_0_0; // @[Store.scala 87:25:@22856.4]
  assign tensorStore_io_tensor_wr_bits_data_0_1 = io_out_wr_bits_data_0_1; // @[Store.scala 87:25:@22857.4]
  assign tensorStore_io_tensor_wr_bits_data_0_2 = io_out_wr_bits_data_0_2; // @[Store.scala 87:25:@22858.4]
  assign tensorStore_io_tensor_wr_bits_data_0_3 = io_out_wr_bits_data_0_3; // @[Store.scala 87:25:@22859.4]
  assign tensorStore_io_tensor_wr_bits_data_0_4 = io_out_wr_bits_data_0_4; // @[Store.scala 87:25:@22860.4]
  assign tensorStore_io_tensor_wr_bits_data_0_5 = io_out_wr_bits_data_0_5; // @[Store.scala 87:25:@22861.4]
  assign tensorStore_io_tensor_wr_bits_data_0_6 = io_out_wr_bits_data_0_6; // @[Store.scala 87:25:@22862.4]
  assign tensorStore_io_tensor_wr_bits_data_0_7 = io_out_wr_bits_data_0_7; // @[Store.scala 87:25:@22863.4]
  assign tensorStore_io_tensor_wr_bits_data_0_8 = io_out_wr_bits_data_0_8; // @[Store.scala 87:25:@22864.4]
  assign tensorStore_io_tensor_wr_bits_data_0_9 = io_out_wr_bits_data_0_9; // @[Store.scala 87:25:@22865.4]
  assign tensorStore_io_tensor_wr_bits_data_0_10 = io_out_wr_bits_data_0_10; // @[Store.scala 87:25:@22866.4]
  assign tensorStore_io_tensor_wr_bits_data_0_11 = io_out_wr_bits_data_0_11; // @[Store.scala 87:25:@22867.4]
  assign tensorStore_io_tensor_wr_bits_data_0_12 = io_out_wr_bits_data_0_12; // @[Store.scala 87:25:@22868.4]
  assign tensorStore_io_tensor_wr_bits_data_0_13 = io_out_wr_bits_data_0_13; // @[Store.scala 87:25:@22869.4]
  assign tensorStore_io_tensor_wr_bits_data_0_14 = io_out_wr_bits_data_0_14; // @[Store.scala 87:25:@22870.4]
  assign tensorStore_io_tensor_wr_bits_data_0_15 = io_out_wr_bits_data_0_15; // @[Store.scala 87:25:@22871.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state = _RAND_0[1:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
    end else begin
      if (_T_598) begin
        if (start) begin
          if (dec_io_isSync) begin
            state <= 2'h1;
          end else begin
            if (dec_io_isStore) begin
              state <= 2'h2;
            end
          end
        end
      end else begin
        if (_T_599) begin
          state <= 2'h0;
        end else begin
          if (_T_600) begin
            if (tensorStore_io_done) begin
              state <= 2'h0;
            end
          end
        end
      end
    end
  end
endmodule
module EventCounters( // @[:@22905.2]
  input         clock, // @[:@22906.4]
  input         reset, // @[:@22907.4]
  input         io_launch, // @[:@22908.4]
  input         io_finish, // @[:@22908.4]
  output        io_ecnt_0_valid, // @[:@22908.4]
  output [31:0] io_ecnt_0_bits // @[:@22908.4]
);
  reg [31:0] cycle_cnt; // @[EventCounters.scala 48:26:@22910.4]
  reg [31:0] _RAND_0;
  wire  _T_24; // @[EventCounters.scala 49:22:@22911.4]
  wire  _T_25; // @[EventCounters.scala 49:19:@22912.4]
  wire [32:0] _T_27; // @[EventCounters.scala 50:28:@22914.6]
  wire [31:0] _T_28; // @[EventCounters.scala 50:28:@22915.6]
  wire [31:0] _GEN_0; // @[EventCounters.scala 49:34:@22913.4]
  assign _T_24 = io_finish == 1'h0; // @[EventCounters.scala 49:22:@22911.4]
  assign _T_25 = io_launch & _T_24; // @[EventCounters.scala 49:19:@22912.4]
  assign _T_27 = cycle_cnt + 32'h1; // @[EventCounters.scala 50:28:@22914.6]
  assign _T_28 = cycle_cnt + 32'h1; // @[EventCounters.scala 50:28:@22915.6]
  assign _GEN_0 = _T_25 ? _T_28 : 32'h0; // @[EventCounters.scala 49:34:@22913.4]
  assign io_ecnt_0_valid = io_finish; // @[EventCounters.scala 54:20:@22921.4]
  assign io_ecnt_0_bits = cycle_cnt; // @[EventCounters.scala 55:19:@22922.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  cycle_cnt = _RAND_0[31:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if (reset) begin
      cycle_cnt <= 32'h0;
    end else begin
      if (_T_25) begin
        cycle_cnt <= _T_28;
      end else begin
        cycle_cnt <= 32'h0;
      end
    end
  end
endmodule
module Core( // @[:@22924.2]
  input         clock, // @[:@22925.4]
  input         reset, // @[:@22926.4]
  input         io_vcr_launch, // @[:@22927.4]
  output        io_vcr_finish, // @[:@22927.4]
  output        io_vcr_ecnt_0_valid, // @[:@22927.4]
  output [31:0] io_vcr_ecnt_0_bits, // @[:@22927.4]
  input  [31:0] io_vcr_vals_0, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_0, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_1, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_2, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_3, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_4, // @[:@22927.4]
  input  [31:0] io_vcr_ptrs_5, // @[:@22927.4]
  input         io_vme_rd_0_cmd_ready, // @[:@22927.4]
  output        io_vme_rd_0_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_rd_0_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_rd_0_cmd_bits_len, // @[:@22927.4]
  output        io_vme_rd_0_data_ready, // @[:@22927.4]
  input         io_vme_rd_0_data_valid, // @[:@22927.4]
  input  [63:0] io_vme_rd_0_data_bits, // @[:@22927.4]
  input         io_vme_rd_1_cmd_ready, // @[:@22927.4]
  output        io_vme_rd_1_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_rd_1_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_rd_1_cmd_bits_len, // @[:@22927.4]
  output        io_vme_rd_1_data_ready, // @[:@22927.4]
  input         io_vme_rd_1_data_valid, // @[:@22927.4]
  input  [63:0] io_vme_rd_1_data_bits, // @[:@22927.4]
  input         io_vme_rd_2_cmd_ready, // @[:@22927.4]
  output        io_vme_rd_2_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_rd_2_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_rd_2_cmd_bits_len, // @[:@22927.4]
  output        io_vme_rd_2_data_ready, // @[:@22927.4]
  input         io_vme_rd_2_data_valid, // @[:@22927.4]
  input  [63:0] io_vme_rd_2_data_bits, // @[:@22927.4]
  input         io_vme_rd_3_cmd_ready, // @[:@22927.4]
  output        io_vme_rd_3_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_rd_3_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_rd_3_cmd_bits_len, // @[:@22927.4]
  output        io_vme_rd_3_data_ready, // @[:@22927.4]
  input         io_vme_rd_3_data_valid, // @[:@22927.4]
  input  [63:0] io_vme_rd_3_data_bits, // @[:@22927.4]
  input         io_vme_rd_4_cmd_ready, // @[:@22927.4]
  output        io_vme_rd_4_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_rd_4_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_rd_4_cmd_bits_len, // @[:@22927.4]
  output        io_vme_rd_4_data_ready, // @[:@22927.4]
  input         io_vme_rd_4_data_valid, // @[:@22927.4]
  input  [63:0] io_vme_rd_4_data_bits, // @[:@22927.4]
  input         io_vme_wr_0_cmd_ready, // @[:@22927.4]
  output        io_vme_wr_0_cmd_valid, // @[:@22927.4]
  output [31:0] io_vme_wr_0_cmd_bits_addr, // @[:@22927.4]
  output [7:0]  io_vme_wr_0_cmd_bits_len, // @[:@22927.4]
  input         io_vme_wr_0_data_ready, // @[:@22927.4]
  output        io_vme_wr_0_data_valid, // @[:@22927.4]
  output [63:0] io_vme_wr_0_data_bits, // @[:@22927.4]
  input         io_vme_wr_0_ack // @[:@22927.4]
);
  wire  fetch_clock; // @[Core.scala 63:21:@22929.4]
  wire  fetch_reset; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_launch; // @[Core.scala 63:21:@22929.4]
  wire [31:0] fetch_io_ins_baddr; // @[Core.scala 63:21:@22929.4]
  wire [31:0] fetch_io_ins_count; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_vme_rd_cmd_ready; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_vme_rd_cmd_valid; // @[Core.scala 63:21:@22929.4]
  wire [31:0] fetch_io_vme_rd_cmd_bits_addr; // @[Core.scala 63:21:@22929.4]
  wire [7:0] fetch_io_vme_rd_cmd_bits_len; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_vme_rd_data_ready; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_vme_rd_data_valid; // @[Core.scala 63:21:@22929.4]
  wire [63:0] fetch_io_vme_rd_data_bits; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_ld_ready; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_ld_valid; // @[Core.scala 63:21:@22929.4]
  wire [127:0] fetch_io_inst_ld_bits; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_co_ready; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_co_valid; // @[Core.scala 63:21:@22929.4]
  wire [127:0] fetch_io_inst_co_bits; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_st_ready; // @[Core.scala 63:21:@22929.4]
  wire  fetch_io_inst_st_valid; // @[Core.scala 63:21:@22929.4]
  wire [127:0] fetch_io_inst_st_bits; // @[Core.scala 63:21:@22929.4]
  wire  load_clock; // @[Core.scala 64:20:@22932.4]
  wire  load_reset; // @[Core.scala 64:20:@22932.4]
  wire  load_io_i_post; // @[Core.scala 64:20:@22932.4]
  wire  load_io_o_post; // @[Core.scala 64:20:@22932.4]
  wire  load_io_inst_ready; // @[Core.scala 64:20:@22932.4]
  wire  load_io_inst_valid; // @[Core.scala 64:20:@22932.4]
  wire [127:0] load_io_inst_bits; // @[Core.scala 64:20:@22932.4]
  wire [31:0] load_io_inp_baddr; // @[Core.scala 64:20:@22932.4]
  wire [31:0] load_io_wgt_baddr; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_0_cmd_ready; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_0_cmd_valid; // @[Core.scala 64:20:@22932.4]
  wire [31:0] load_io_vme_rd_0_cmd_bits_addr; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_vme_rd_0_cmd_bits_len; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_0_data_ready; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_0_data_valid; // @[Core.scala 64:20:@22932.4]
  wire [63:0] load_io_vme_rd_0_data_bits; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_1_cmd_ready; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_1_cmd_valid; // @[Core.scala 64:20:@22932.4]
  wire [31:0] load_io_vme_rd_1_cmd_bits_addr; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_vme_rd_1_cmd_bits_len; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_1_data_ready; // @[Core.scala 64:20:@22932.4]
  wire  load_io_vme_rd_1_data_valid; // @[Core.scala 64:20:@22932.4]
  wire [63:0] load_io_vme_rd_1_data_bits; // @[Core.scala 64:20:@22932.4]
  wire  load_io_inp_rd_idx_valid; // @[Core.scala 64:20:@22932.4]
  wire [10:0] load_io_inp_rd_idx_bits; // @[Core.scala 64:20:@22932.4]
  wire  load_io_inp_rd_data_valid; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_inp_rd_data_bits_0_15; // @[Core.scala 64:20:@22932.4]
  wire  load_io_wgt_rd_idx_valid; // @[Core.scala 64:20:@22932.4]
  wire [9:0] load_io_wgt_rd_idx_bits; // @[Core.scala 64:20:@22932.4]
  wire  load_io_wgt_rd_data_valid; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_0_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_1_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_2_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_3_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_4_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_5_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_6_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_7_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_8_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_9_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_10_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_11_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_12_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_13_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_14_15; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_0; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_1; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_2; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_3; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_4; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_5; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_6; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_7; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_8; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_9; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_10; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_11; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_12; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_13; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_14; // @[Core.scala 64:20:@22932.4]
  wire [7:0] load_io_wgt_rd_data_bits_15_15; // @[Core.scala 64:20:@22932.4]
  wire  compute_clock; // @[Core.scala 65:23:@22935.4]
  wire  compute_reset; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_i_post_0; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_i_post_1; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_o_post_0; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_o_post_1; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_inst_ready; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_inst_valid; // @[Core.scala 65:23:@22935.4]
  wire [127:0] compute_io_inst_bits; // @[Core.scala 65:23:@22935.4]
  wire [31:0] compute_io_uop_baddr; // @[Core.scala 65:23:@22935.4]
  wire [31:0] compute_io_acc_baddr; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_0_cmd_ready; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_0_cmd_valid; // @[Core.scala 65:23:@22935.4]
  wire [31:0] compute_io_vme_rd_0_cmd_bits_addr; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_vme_rd_0_cmd_bits_len; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_0_data_ready; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_0_data_valid; // @[Core.scala 65:23:@22935.4]
  wire [63:0] compute_io_vme_rd_0_data_bits; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_1_cmd_ready; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_1_cmd_valid; // @[Core.scala 65:23:@22935.4]
  wire [31:0] compute_io_vme_rd_1_cmd_bits_addr; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_vme_rd_1_cmd_bits_len; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_1_data_ready; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_vme_rd_1_data_valid; // @[Core.scala 65:23:@22935.4]
  wire [63:0] compute_io_vme_rd_1_data_bits; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_inp_rd_idx_valid; // @[Core.scala 65:23:@22935.4]
  wire [10:0] compute_io_inp_rd_idx_bits; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_inp_rd_data_valid; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_inp_rd_data_bits_0_15; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_wgt_rd_idx_valid; // @[Core.scala 65:23:@22935.4]
  wire [9:0] compute_io_wgt_rd_idx_bits; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_wgt_rd_data_valid; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_0_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_1_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_2_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_3_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_4_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_5_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_6_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_7_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_8_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_9_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_10_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_11_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_12_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_13_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_14_15; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_wgt_rd_data_bits_15_15; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_out_wr_valid; // @[Core.scala 65:23:@22935.4]
  wire [10:0] compute_io_out_wr_bits_idx; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_0; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_1; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_2; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_3; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_4; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_5; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_6; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_7; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_8; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_9; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_10; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_11; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_12; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_13; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_14; // @[Core.scala 65:23:@22935.4]
  wire [7:0] compute_io_out_wr_bits_data_0_15; // @[Core.scala 65:23:@22935.4]
  wire  compute_io_finish; // @[Core.scala 65:23:@22935.4]
  wire  store_clock; // @[Core.scala 66:21:@22938.4]
  wire  store_reset; // @[Core.scala 66:21:@22938.4]
  wire  store_io_i_post; // @[Core.scala 66:21:@22938.4]
  wire  store_io_o_post; // @[Core.scala 66:21:@22938.4]
  wire  store_io_inst_ready; // @[Core.scala 66:21:@22938.4]
  wire  store_io_inst_valid; // @[Core.scala 66:21:@22938.4]
  wire [127:0] store_io_inst_bits; // @[Core.scala 66:21:@22938.4]
  wire [31:0] store_io_out_baddr; // @[Core.scala 66:21:@22938.4]
  wire  store_io_vme_wr_cmd_ready; // @[Core.scala 66:21:@22938.4]
  wire  store_io_vme_wr_cmd_valid; // @[Core.scala 66:21:@22938.4]
  wire [31:0] store_io_vme_wr_cmd_bits_addr; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_vme_wr_cmd_bits_len; // @[Core.scala 66:21:@22938.4]
  wire  store_io_vme_wr_data_ready; // @[Core.scala 66:21:@22938.4]
  wire  store_io_vme_wr_data_valid; // @[Core.scala 66:21:@22938.4]
  wire [63:0] store_io_vme_wr_data_bits; // @[Core.scala 66:21:@22938.4]
  wire  store_io_vme_wr_ack; // @[Core.scala 66:21:@22938.4]
  wire  store_io_out_wr_valid; // @[Core.scala 66:21:@22938.4]
  wire [10:0] store_io_out_wr_bits_idx; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_0; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_1; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_2; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_3; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_4; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_5; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_6; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_7; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_8; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_9; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_10; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_11; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_12; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_13; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_14; // @[Core.scala 66:21:@22938.4]
  wire [7:0] store_io_out_wr_bits_data_0_15; // @[Core.scala 66:21:@22938.4]
  wire  ecounters_clock; // @[Core.scala 67:25:@22941.4]
  wire  ecounters_reset; // @[Core.scala 67:25:@22941.4]
  wire  ecounters_io_launch; // @[Core.scala 67:25:@22941.4]
  wire  ecounters_io_finish; // @[Core.scala 67:25:@22941.4]
  wire  ecounters_io_ecnt_0_valid; // @[Core.scala 67:25:@22941.4]
  wire [31:0] ecounters_io_ecnt_0_bits; // @[Core.scala 67:25:@22941.4]
  reg  finish; // @[Core.scala 113:23:@23603.4]
  reg [31:0] _RAND_0;
  Fetch fetch ( // @[Core.scala 63:21:@22929.4]
    .clock(fetch_clock),
    .reset(fetch_reset),
    .io_launch(fetch_io_launch),
    .io_ins_baddr(fetch_io_ins_baddr),
    .io_ins_count(fetch_io_ins_count),
    .io_vme_rd_cmd_ready(fetch_io_vme_rd_cmd_ready),
    .io_vme_rd_cmd_valid(fetch_io_vme_rd_cmd_valid),
    .io_vme_rd_cmd_bits_addr(fetch_io_vme_rd_cmd_bits_addr),
    .io_vme_rd_cmd_bits_len(fetch_io_vme_rd_cmd_bits_len),
    .io_vme_rd_data_ready(fetch_io_vme_rd_data_ready),
    .io_vme_rd_data_valid(fetch_io_vme_rd_data_valid),
    .io_vme_rd_data_bits(fetch_io_vme_rd_data_bits),
    .io_inst_ld_ready(fetch_io_inst_ld_ready),
    .io_inst_ld_valid(fetch_io_inst_ld_valid),
    .io_inst_ld_bits(fetch_io_inst_ld_bits),
    .io_inst_co_ready(fetch_io_inst_co_ready),
    .io_inst_co_valid(fetch_io_inst_co_valid),
    .io_inst_co_bits(fetch_io_inst_co_bits),
    .io_inst_st_ready(fetch_io_inst_st_ready),
    .io_inst_st_valid(fetch_io_inst_st_valid),
    .io_inst_st_bits(fetch_io_inst_st_bits)
  );
  Load load ( // @[Core.scala 64:20:@22932.4]
    .clock(load_clock),
    .reset(load_reset),
    .io_i_post(load_io_i_post),
    .io_o_post(load_io_o_post),
    .io_inst_ready(load_io_inst_ready),
    .io_inst_valid(load_io_inst_valid),
    .io_inst_bits(load_io_inst_bits),
    .io_inp_baddr(load_io_inp_baddr),
    .io_wgt_baddr(load_io_wgt_baddr),
    .io_vme_rd_0_cmd_ready(load_io_vme_rd_0_cmd_ready),
    .io_vme_rd_0_cmd_valid(load_io_vme_rd_0_cmd_valid),
    .io_vme_rd_0_cmd_bits_addr(load_io_vme_rd_0_cmd_bits_addr),
    .io_vme_rd_0_cmd_bits_len(load_io_vme_rd_0_cmd_bits_len),
    .io_vme_rd_0_data_ready(load_io_vme_rd_0_data_ready),
    .io_vme_rd_0_data_valid(load_io_vme_rd_0_data_valid),
    .io_vme_rd_0_data_bits(load_io_vme_rd_0_data_bits),
    .io_vme_rd_1_cmd_ready(load_io_vme_rd_1_cmd_ready),
    .io_vme_rd_1_cmd_valid(load_io_vme_rd_1_cmd_valid),
    .io_vme_rd_1_cmd_bits_addr(load_io_vme_rd_1_cmd_bits_addr),
    .io_vme_rd_1_cmd_bits_len(load_io_vme_rd_1_cmd_bits_len),
    .io_vme_rd_1_data_ready(load_io_vme_rd_1_data_ready),
    .io_vme_rd_1_data_valid(load_io_vme_rd_1_data_valid),
    .io_vme_rd_1_data_bits(load_io_vme_rd_1_data_bits),
    .io_inp_rd_idx_valid(load_io_inp_rd_idx_valid),
    .io_inp_rd_idx_bits(load_io_inp_rd_idx_bits),
    .io_inp_rd_data_valid(load_io_inp_rd_data_valid),
    .io_inp_rd_data_bits_0_0(load_io_inp_rd_data_bits_0_0),
    .io_inp_rd_data_bits_0_1(load_io_inp_rd_data_bits_0_1),
    .io_inp_rd_data_bits_0_2(load_io_inp_rd_data_bits_0_2),
    .io_inp_rd_data_bits_0_3(load_io_inp_rd_data_bits_0_3),
    .io_inp_rd_data_bits_0_4(load_io_inp_rd_data_bits_0_4),
    .io_inp_rd_data_bits_0_5(load_io_inp_rd_data_bits_0_5),
    .io_inp_rd_data_bits_0_6(load_io_inp_rd_data_bits_0_6),
    .io_inp_rd_data_bits_0_7(load_io_inp_rd_data_bits_0_7),
    .io_inp_rd_data_bits_0_8(load_io_inp_rd_data_bits_0_8),
    .io_inp_rd_data_bits_0_9(load_io_inp_rd_data_bits_0_9),
    .io_inp_rd_data_bits_0_10(load_io_inp_rd_data_bits_0_10),
    .io_inp_rd_data_bits_0_11(load_io_inp_rd_data_bits_0_11),
    .io_inp_rd_data_bits_0_12(load_io_inp_rd_data_bits_0_12),
    .io_inp_rd_data_bits_0_13(load_io_inp_rd_data_bits_0_13),
    .io_inp_rd_data_bits_0_14(load_io_inp_rd_data_bits_0_14),
    .io_inp_rd_data_bits_0_15(load_io_inp_rd_data_bits_0_15),
    .io_wgt_rd_idx_valid(load_io_wgt_rd_idx_valid),
    .io_wgt_rd_idx_bits(load_io_wgt_rd_idx_bits),
    .io_wgt_rd_data_valid(load_io_wgt_rd_data_valid),
    .io_wgt_rd_data_bits_0_0(load_io_wgt_rd_data_bits_0_0),
    .io_wgt_rd_data_bits_0_1(load_io_wgt_rd_data_bits_0_1),
    .io_wgt_rd_data_bits_0_2(load_io_wgt_rd_data_bits_0_2),
    .io_wgt_rd_data_bits_0_3(load_io_wgt_rd_data_bits_0_3),
    .io_wgt_rd_data_bits_0_4(load_io_wgt_rd_data_bits_0_4),
    .io_wgt_rd_data_bits_0_5(load_io_wgt_rd_data_bits_0_5),
    .io_wgt_rd_data_bits_0_6(load_io_wgt_rd_data_bits_0_6),
    .io_wgt_rd_data_bits_0_7(load_io_wgt_rd_data_bits_0_7),
    .io_wgt_rd_data_bits_0_8(load_io_wgt_rd_data_bits_0_8),
    .io_wgt_rd_data_bits_0_9(load_io_wgt_rd_data_bits_0_9),
    .io_wgt_rd_data_bits_0_10(load_io_wgt_rd_data_bits_0_10),
    .io_wgt_rd_data_bits_0_11(load_io_wgt_rd_data_bits_0_11),
    .io_wgt_rd_data_bits_0_12(load_io_wgt_rd_data_bits_0_12),
    .io_wgt_rd_data_bits_0_13(load_io_wgt_rd_data_bits_0_13),
    .io_wgt_rd_data_bits_0_14(load_io_wgt_rd_data_bits_0_14),
    .io_wgt_rd_data_bits_0_15(load_io_wgt_rd_data_bits_0_15),
    .io_wgt_rd_data_bits_1_0(load_io_wgt_rd_data_bits_1_0),
    .io_wgt_rd_data_bits_1_1(load_io_wgt_rd_data_bits_1_1),
    .io_wgt_rd_data_bits_1_2(load_io_wgt_rd_data_bits_1_2),
    .io_wgt_rd_data_bits_1_3(load_io_wgt_rd_data_bits_1_3),
    .io_wgt_rd_data_bits_1_4(load_io_wgt_rd_data_bits_1_4),
    .io_wgt_rd_data_bits_1_5(load_io_wgt_rd_data_bits_1_5),
    .io_wgt_rd_data_bits_1_6(load_io_wgt_rd_data_bits_1_6),
    .io_wgt_rd_data_bits_1_7(load_io_wgt_rd_data_bits_1_7),
    .io_wgt_rd_data_bits_1_8(load_io_wgt_rd_data_bits_1_8),
    .io_wgt_rd_data_bits_1_9(load_io_wgt_rd_data_bits_1_9),
    .io_wgt_rd_data_bits_1_10(load_io_wgt_rd_data_bits_1_10),
    .io_wgt_rd_data_bits_1_11(load_io_wgt_rd_data_bits_1_11),
    .io_wgt_rd_data_bits_1_12(load_io_wgt_rd_data_bits_1_12),
    .io_wgt_rd_data_bits_1_13(load_io_wgt_rd_data_bits_1_13),
    .io_wgt_rd_data_bits_1_14(load_io_wgt_rd_data_bits_1_14),
    .io_wgt_rd_data_bits_1_15(load_io_wgt_rd_data_bits_1_15),
    .io_wgt_rd_data_bits_2_0(load_io_wgt_rd_data_bits_2_0),
    .io_wgt_rd_data_bits_2_1(load_io_wgt_rd_data_bits_2_1),
    .io_wgt_rd_data_bits_2_2(load_io_wgt_rd_data_bits_2_2),
    .io_wgt_rd_data_bits_2_3(load_io_wgt_rd_data_bits_2_3),
    .io_wgt_rd_data_bits_2_4(load_io_wgt_rd_data_bits_2_4),
    .io_wgt_rd_data_bits_2_5(load_io_wgt_rd_data_bits_2_5),
    .io_wgt_rd_data_bits_2_6(load_io_wgt_rd_data_bits_2_6),
    .io_wgt_rd_data_bits_2_7(load_io_wgt_rd_data_bits_2_7),
    .io_wgt_rd_data_bits_2_8(load_io_wgt_rd_data_bits_2_8),
    .io_wgt_rd_data_bits_2_9(load_io_wgt_rd_data_bits_2_9),
    .io_wgt_rd_data_bits_2_10(load_io_wgt_rd_data_bits_2_10),
    .io_wgt_rd_data_bits_2_11(load_io_wgt_rd_data_bits_2_11),
    .io_wgt_rd_data_bits_2_12(load_io_wgt_rd_data_bits_2_12),
    .io_wgt_rd_data_bits_2_13(load_io_wgt_rd_data_bits_2_13),
    .io_wgt_rd_data_bits_2_14(load_io_wgt_rd_data_bits_2_14),
    .io_wgt_rd_data_bits_2_15(load_io_wgt_rd_data_bits_2_15),
    .io_wgt_rd_data_bits_3_0(load_io_wgt_rd_data_bits_3_0),
    .io_wgt_rd_data_bits_3_1(load_io_wgt_rd_data_bits_3_1),
    .io_wgt_rd_data_bits_3_2(load_io_wgt_rd_data_bits_3_2),
    .io_wgt_rd_data_bits_3_3(load_io_wgt_rd_data_bits_3_3),
    .io_wgt_rd_data_bits_3_4(load_io_wgt_rd_data_bits_3_4),
    .io_wgt_rd_data_bits_3_5(load_io_wgt_rd_data_bits_3_5),
    .io_wgt_rd_data_bits_3_6(load_io_wgt_rd_data_bits_3_6),
    .io_wgt_rd_data_bits_3_7(load_io_wgt_rd_data_bits_3_7),
    .io_wgt_rd_data_bits_3_8(load_io_wgt_rd_data_bits_3_8),
    .io_wgt_rd_data_bits_3_9(load_io_wgt_rd_data_bits_3_9),
    .io_wgt_rd_data_bits_3_10(load_io_wgt_rd_data_bits_3_10),
    .io_wgt_rd_data_bits_3_11(load_io_wgt_rd_data_bits_3_11),
    .io_wgt_rd_data_bits_3_12(load_io_wgt_rd_data_bits_3_12),
    .io_wgt_rd_data_bits_3_13(load_io_wgt_rd_data_bits_3_13),
    .io_wgt_rd_data_bits_3_14(load_io_wgt_rd_data_bits_3_14),
    .io_wgt_rd_data_bits_3_15(load_io_wgt_rd_data_bits_3_15),
    .io_wgt_rd_data_bits_4_0(load_io_wgt_rd_data_bits_4_0),
    .io_wgt_rd_data_bits_4_1(load_io_wgt_rd_data_bits_4_1),
    .io_wgt_rd_data_bits_4_2(load_io_wgt_rd_data_bits_4_2),
    .io_wgt_rd_data_bits_4_3(load_io_wgt_rd_data_bits_4_3),
    .io_wgt_rd_data_bits_4_4(load_io_wgt_rd_data_bits_4_4),
    .io_wgt_rd_data_bits_4_5(load_io_wgt_rd_data_bits_4_5),
    .io_wgt_rd_data_bits_4_6(load_io_wgt_rd_data_bits_4_6),
    .io_wgt_rd_data_bits_4_7(load_io_wgt_rd_data_bits_4_7),
    .io_wgt_rd_data_bits_4_8(load_io_wgt_rd_data_bits_4_8),
    .io_wgt_rd_data_bits_4_9(load_io_wgt_rd_data_bits_4_9),
    .io_wgt_rd_data_bits_4_10(load_io_wgt_rd_data_bits_4_10),
    .io_wgt_rd_data_bits_4_11(load_io_wgt_rd_data_bits_4_11),
    .io_wgt_rd_data_bits_4_12(load_io_wgt_rd_data_bits_4_12),
    .io_wgt_rd_data_bits_4_13(load_io_wgt_rd_data_bits_4_13),
    .io_wgt_rd_data_bits_4_14(load_io_wgt_rd_data_bits_4_14),
    .io_wgt_rd_data_bits_4_15(load_io_wgt_rd_data_bits_4_15),
    .io_wgt_rd_data_bits_5_0(load_io_wgt_rd_data_bits_5_0),
    .io_wgt_rd_data_bits_5_1(load_io_wgt_rd_data_bits_5_1),
    .io_wgt_rd_data_bits_5_2(load_io_wgt_rd_data_bits_5_2),
    .io_wgt_rd_data_bits_5_3(load_io_wgt_rd_data_bits_5_3),
    .io_wgt_rd_data_bits_5_4(load_io_wgt_rd_data_bits_5_4),
    .io_wgt_rd_data_bits_5_5(load_io_wgt_rd_data_bits_5_5),
    .io_wgt_rd_data_bits_5_6(load_io_wgt_rd_data_bits_5_6),
    .io_wgt_rd_data_bits_5_7(load_io_wgt_rd_data_bits_5_7),
    .io_wgt_rd_data_bits_5_8(load_io_wgt_rd_data_bits_5_8),
    .io_wgt_rd_data_bits_5_9(load_io_wgt_rd_data_bits_5_9),
    .io_wgt_rd_data_bits_5_10(load_io_wgt_rd_data_bits_5_10),
    .io_wgt_rd_data_bits_5_11(load_io_wgt_rd_data_bits_5_11),
    .io_wgt_rd_data_bits_5_12(load_io_wgt_rd_data_bits_5_12),
    .io_wgt_rd_data_bits_5_13(load_io_wgt_rd_data_bits_5_13),
    .io_wgt_rd_data_bits_5_14(load_io_wgt_rd_data_bits_5_14),
    .io_wgt_rd_data_bits_5_15(load_io_wgt_rd_data_bits_5_15),
    .io_wgt_rd_data_bits_6_0(load_io_wgt_rd_data_bits_6_0),
    .io_wgt_rd_data_bits_6_1(load_io_wgt_rd_data_bits_6_1),
    .io_wgt_rd_data_bits_6_2(load_io_wgt_rd_data_bits_6_2),
    .io_wgt_rd_data_bits_6_3(load_io_wgt_rd_data_bits_6_3),
    .io_wgt_rd_data_bits_6_4(load_io_wgt_rd_data_bits_6_4),
    .io_wgt_rd_data_bits_6_5(load_io_wgt_rd_data_bits_6_5),
    .io_wgt_rd_data_bits_6_6(load_io_wgt_rd_data_bits_6_6),
    .io_wgt_rd_data_bits_6_7(load_io_wgt_rd_data_bits_6_7),
    .io_wgt_rd_data_bits_6_8(load_io_wgt_rd_data_bits_6_8),
    .io_wgt_rd_data_bits_6_9(load_io_wgt_rd_data_bits_6_9),
    .io_wgt_rd_data_bits_6_10(load_io_wgt_rd_data_bits_6_10),
    .io_wgt_rd_data_bits_6_11(load_io_wgt_rd_data_bits_6_11),
    .io_wgt_rd_data_bits_6_12(load_io_wgt_rd_data_bits_6_12),
    .io_wgt_rd_data_bits_6_13(load_io_wgt_rd_data_bits_6_13),
    .io_wgt_rd_data_bits_6_14(load_io_wgt_rd_data_bits_6_14),
    .io_wgt_rd_data_bits_6_15(load_io_wgt_rd_data_bits_6_15),
    .io_wgt_rd_data_bits_7_0(load_io_wgt_rd_data_bits_7_0),
    .io_wgt_rd_data_bits_7_1(load_io_wgt_rd_data_bits_7_1),
    .io_wgt_rd_data_bits_7_2(load_io_wgt_rd_data_bits_7_2),
    .io_wgt_rd_data_bits_7_3(load_io_wgt_rd_data_bits_7_3),
    .io_wgt_rd_data_bits_7_4(load_io_wgt_rd_data_bits_7_4),
    .io_wgt_rd_data_bits_7_5(load_io_wgt_rd_data_bits_7_5),
    .io_wgt_rd_data_bits_7_6(load_io_wgt_rd_data_bits_7_6),
    .io_wgt_rd_data_bits_7_7(load_io_wgt_rd_data_bits_7_7),
    .io_wgt_rd_data_bits_7_8(load_io_wgt_rd_data_bits_7_8),
    .io_wgt_rd_data_bits_7_9(load_io_wgt_rd_data_bits_7_9),
    .io_wgt_rd_data_bits_7_10(load_io_wgt_rd_data_bits_7_10),
    .io_wgt_rd_data_bits_7_11(load_io_wgt_rd_data_bits_7_11),
    .io_wgt_rd_data_bits_7_12(load_io_wgt_rd_data_bits_7_12),
    .io_wgt_rd_data_bits_7_13(load_io_wgt_rd_data_bits_7_13),
    .io_wgt_rd_data_bits_7_14(load_io_wgt_rd_data_bits_7_14),
    .io_wgt_rd_data_bits_7_15(load_io_wgt_rd_data_bits_7_15),
    .io_wgt_rd_data_bits_8_0(load_io_wgt_rd_data_bits_8_0),
    .io_wgt_rd_data_bits_8_1(load_io_wgt_rd_data_bits_8_1),
    .io_wgt_rd_data_bits_8_2(load_io_wgt_rd_data_bits_8_2),
    .io_wgt_rd_data_bits_8_3(load_io_wgt_rd_data_bits_8_3),
    .io_wgt_rd_data_bits_8_4(load_io_wgt_rd_data_bits_8_4),
    .io_wgt_rd_data_bits_8_5(load_io_wgt_rd_data_bits_8_5),
    .io_wgt_rd_data_bits_8_6(load_io_wgt_rd_data_bits_8_6),
    .io_wgt_rd_data_bits_8_7(load_io_wgt_rd_data_bits_8_7),
    .io_wgt_rd_data_bits_8_8(load_io_wgt_rd_data_bits_8_8),
    .io_wgt_rd_data_bits_8_9(load_io_wgt_rd_data_bits_8_9),
    .io_wgt_rd_data_bits_8_10(load_io_wgt_rd_data_bits_8_10),
    .io_wgt_rd_data_bits_8_11(load_io_wgt_rd_data_bits_8_11),
    .io_wgt_rd_data_bits_8_12(load_io_wgt_rd_data_bits_8_12),
    .io_wgt_rd_data_bits_8_13(load_io_wgt_rd_data_bits_8_13),
    .io_wgt_rd_data_bits_8_14(load_io_wgt_rd_data_bits_8_14),
    .io_wgt_rd_data_bits_8_15(load_io_wgt_rd_data_bits_8_15),
    .io_wgt_rd_data_bits_9_0(load_io_wgt_rd_data_bits_9_0),
    .io_wgt_rd_data_bits_9_1(load_io_wgt_rd_data_bits_9_1),
    .io_wgt_rd_data_bits_9_2(load_io_wgt_rd_data_bits_9_2),
    .io_wgt_rd_data_bits_9_3(load_io_wgt_rd_data_bits_9_3),
    .io_wgt_rd_data_bits_9_4(load_io_wgt_rd_data_bits_9_4),
    .io_wgt_rd_data_bits_9_5(load_io_wgt_rd_data_bits_9_5),
    .io_wgt_rd_data_bits_9_6(load_io_wgt_rd_data_bits_9_6),
    .io_wgt_rd_data_bits_9_7(load_io_wgt_rd_data_bits_9_7),
    .io_wgt_rd_data_bits_9_8(load_io_wgt_rd_data_bits_9_8),
    .io_wgt_rd_data_bits_9_9(load_io_wgt_rd_data_bits_9_9),
    .io_wgt_rd_data_bits_9_10(load_io_wgt_rd_data_bits_9_10),
    .io_wgt_rd_data_bits_9_11(load_io_wgt_rd_data_bits_9_11),
    .io_wgt_rd_data_bits_9_12(load_io_wgt_rd_data_bits_9_12),
    .io_wgt_rd_data_bits_9_13(load_io_wgt_rd_data_bits_9_13),
    .io_wgt_rd_data_bits_9_14(load_io_wgt_rd_data_bits_9_14),
    .io_wgt_rd_data_bits_9_15(load_io_wgt_rd_data_bits_9_15),
    .io_wgt_rd_data_bits_10_0(load_io_wgt_rd_data_bits_10_0),
    .io_wgt_rd_data_bits_10_1(load_io_wgt_rd_data_bits_10_1),
    .io_wgt_rd_data_bits_10_2(load_io_wgt_rd_data_bits_10_2),
    .io_wgt_rd_data_bits_10_3(load_io_wgt_rd_data_bits_10_3),
    .io_wgt_rd_data_bits_10_4(load_io_wgt_rd_data_bits_10_4),
    .io_wgt_rd_data_bits_10_5(load_io_wgt_rd_data_bits_10_5),
    .io_wgt_rd_data_bits_10_6(load_io_wgt_rd_data_bits_10_6),
    .io_wgt_rd_data_bits_10_7(load_io_wgt_rd_data_bits_10_7),
    .io_wgt_rd_data_bits_10_8(load_io_wgt_rd_data_bits_10_8),
    .io_wgt_rd_data_bits_10_9(load_io_wgt_rd_data_bits_10_9),
    .io_wgt_rd_data_bits_10_10(load_io_wgt_rd_data_bits_10_10),
    .io_wgt_rd_data_bits_10_11(load_io_wgt_rd_data_bits_10_11),
    .io_wgt_rd_data_bits_10_12(load_io_wgt_rd_data_bits_10_12),
    .io_wgt_rd_data_bits_10_13(load_io_wgt_rd_data_bits_10_13),
    .io_wgt_rd_data_bits_10_14(load_io_wgt_rd_data_bits_10_14),
    .io_wgt_rd_data_bits_10_15(load_io_wgt_rd_data_bits_10_15),
    .io_wgt_rd_data_bits_11_0(load_io_wgt_rd_data_bits_11_0),
    .io_wgt_rd_data_bits_11_1(load_io_wgt_rd_data_bits_11_1),
    .io_wgt_rd_data_bits_11_2(load_io_wgt_rd_data_bits_11_2),
    .io_wgt_rd_data_bits_11_3(load_io_wgt_rd_data_bits_11_3),
    .io_wgt_rd_data_bits_11_4(load_io_wgt_rd_data_bits_11_4),
    .io_wgt_rd_data_bits_11_5(load_io_wgt_rd_data_bits_11_5),
    .io_wgt_rd_data_bits_11_6(load_io_wgt_rd_data_bits_11_6),
    .io_wgt_rd_data_bits_11_7(load_io_wgt_rd_data_bits_11_7),
    .io_wgt_rd_data_bits_11_8(load_io_wgt_rd_data_bits_11_8),
    .io_wgt_rd_data_bits_11_9(load_io_wgt_rd_data_bits_11_9),
    .io_wgt_rd_data_bits_11_10(load_io_wgt_rd_data_bits_11_10),
    .io_wgt_rd_data_bits_11_11(load_io_wgt_rd_data_bits_11_11),
    .io_wgt_rd_data_bits_11_12(load_io_wgt_rd_data_bits_11_12),
    .io_wgt_rd_data_bits_11_13(load_io_wgt_rd_data_bits_11_13),
    .io_wgt_rd_data_bits_11_14(load_io_wgt_rd_data_bits_11_14),
    .io_wgt_rd_data_bits_11_15(load_io_wgt_rd_data_bits_11_15),
    .io_wgt_rd_data_bits_12_0(load_io_wgt_rd_data_bits_12_0),
    .io_wgt_rd_data_bits_12_1(load_io_wgt_rd_data_bits_12_1),
    .io_wgt_rd_data_bits_12_2(load_io_wgt_rd_data_bits_12_2),
    .io_wgt_rd_data_bits_12_3(load_io_wgt_rd_data_bits_12_3),
    .io_wgt_rd_data_bits_12_4(load_io_wgt_rd_data_bits_12_4),
    .io_wgt_rd_data_bits_12_5(load_io_wgt_rd_data_bits_12_5),
    .io_wgt_rd_data_bits_12_6(load_io_wgt_rd_data_bits_12_6),
    .io_wgt_rd_data_bits_12_7(load_io_wgt_rd_data_bits_12_7),
    .io_wgt_rd_data_bits_12_8(load_io_wgt_rd_data_bits_12_8),
    .io_wgt_rd_data_bits_12_9(load_io_wgt_rd_data_bits_12_9),
    .io_wgt_rd_data_bits_12_10(load_io_wgt_rd_data_bits_12_10),
    .io_wgt_rd_data_bits_12_11(load_io_wgt_rd_data_bits_12_11),
    .io_wgt_rd_data_bits_12_12(load_io_wgt_rd_data_bits_12_12),
    .io_wgt_rd_data_bits_12_13(load_io_wgt_rd_data_bits_12_13),
    .io_wgt_rd_data_bits_12_14(load_io_wgt_rd_data_bits_12_14),
    .io_wgt_rd_data_bits_12_15(load_io_wgt_rd_data_bits_12_15),
    .io_wgt_rd_data_bits_13_0(load_io_wgt_rd_data_bits_13_0),
    .io_wgt_rd_data_bits_13_1(load_io_wgt_rd_data_bits_13_1),
    .io_wgt_rd_data_bits_13_2(load_io_wgt_rd_data_bits_13_2),
    .io_wgt_rd_data_bits_13_3(load_io_wgt_rd_data_bits_13_3),
    .io_wgt_rd_data_bits_13_4(load_io_wgt_rd_data_bits_13_4),
    .io_wgt_rd_data_bits_13_5(load_io_wgt_rd_data_bits_13_5),
    .io_wgt_rd_data_bits_13_6(load_io_wgt_rd_data_bits_13_6),
    .io_wgt_rd_data_bits_13_7(load_io_wgt_rd_data_bits_13_7),
    .io_wgt_rd_data_bits_13_8(load_io_wgt_rd_data_bits_13_8),
    .io_wgt_rd_data_bits_13_9(load_io_wgt_rd_data_bits_13_9),
    .io_wgt_rd_data_bits_13_10(load_io_wgt_rd_data_bits_13_10),
    .io_wgt_rd_data_bits_13_11(load_io_wgt_rd_data_bits_13_11),
    .io_wgt_rd_data_bits_13_12(load_io_wgt_rd_data_bits_13_12),
    .io_wgt_rd_data_bits_13_13(load_io_wgt_rd_data_bits_13_13),
    .io_wgt_rd_data_bits_13_14(load_io_wgt_rd_data_bits_13_14),
    .io_wgt_rd_data_bits_13_15(load_io_wgt_rd_data_bits_13_15),
    .io_wgt_rd_data_bits_14_0(load_io_wgt_rd_data_bits_14_0),
    .io_wgt_rd_data_bits_14_1(load_io_wgt_rd_data_bits_14_1),
    .io_wgt_rd_data_bits_14_2(load_io_wgt_rd_data_bits_14_2),
    .io_wgt_rd_data_bits_14_3(load_io_wgt_rd_data_bits_14_3),
    .io_wgt_rd_data_bits_14_4(load_io_wgt_rd_data_bits_14_4),
    .io_wgt_rd_data_bits_14_5(load_io_wgt_rd_data_bits_14_5),
    .io_wgt_rd_data_bits_14_6(load_io_wgt_rd_data_bits_14_6),
    .io_wgt_rd_data_bits_14_7(load_io_wgt_rd_data_bits_14_7),
    .io_wgt_rd_data_bits_14_8(load_io_wgt_rd_data_bits_14_8),
    .io_wgt_rd_data_bits_14_9(load_io_wgt_rd_data_bits_14_9),
    .io_wgt_rd_data_bits_14_10(load_io_wgt_rd_data_bits_14_10),
    .io_wgt_rd_data_bits_14_11(load_io_wgt_rd_data_bits_14_11),
    .io_wgt_rd_data_bits_14_12(load_io_wgt_rd_data_bits_14_12),
    .io_wgt_rd_data_bits_14_13(load_io_wgt_rd_data_bits_14_13),
    .io_wgt_rd_data_bits_14_14(load_io_wgt_rd_data_bits_14_14),
    .io_wgt_rd_data_bits_14_15(load_io_wgt_rd_data_bits_14_15),
    .io_wgt_rd_data_bits_15_0(load_io_wgt_rd_data_bits_15_0),
    .io_wgt_rd_data_bits_15_1(load_io_wgt_rd_data_bits_15_1),
    .io_wgt_rd_data_bits_15_2(load_io_wgt_rd_data_bits_15_2),
    .io_wgt_rd_data_bits_15_3(load_io_wgt_rd_data_bits_15_3),
    .io_wgt_rd_data_bits_15_4(load_io_wgt_rd_data_bits_15_4),
    .io_wgt_rd_data_bits_15_5(load_io_wgt_rd_data_bits_15_5),
    .io_wgt_rd_data_bits_15_6(load_io_wgt_rd_data_bits_15_6),
    .io_wgt_rd_data_bits_15_7(load_io_wgt_rd_data_bits_15_7),
    .io_wgt_rd_data_bits_15_8(load_io_wgt_rd_data_bits_15_8),
    .io_wgt_rd_data_bits_15_9(load_io_wgt_rd_data_bits_15_9),
    .io_wgt_rd_data_bits_15_10(load_io_wgt_rd_data_bits_15_10),
    .io_wgt_rd_data_bits_15_11(load_io_wgt_rd_data_bits_15_11),
    .io_wgt_rd_data_bits_15_12(load_io_wgt_rd_data_bits_15_12),
    .io_wgt_rd_data_bits_15_13(load_io_wgt_rd_data_bits_15_13),
    .io_wgt_rd_data_bits_15_14(load_io_wgt_rd_data_bits_15_14),
    .io_wgt_rd_data_bits_15_15(load_io_wgt_rd_data_bits_15_15)
  );
  Compute compute ( // @[Core.scala 65:23:@22935.4]
    .clock(compute_clock),
    .reset(compute_reset),
    .io_i_post_0(compute_io_i_post_0),
    .io_i_post_1(compute_io_i_post_1),
    .io_o_post_0(compute_io_o_post_0),
    .io_o_post_1(compute_io_o_post_1),
    .io_inst_ready(compute_io_inst_ready),
    .io_inst_valid(compute_io_inst_valid),
    .io_inst_bits(compute_io_inst_bits),
    .io_uop_baddr(compute_io_uop_baddr),
    .io_acc_baddr(compute_io_acc_baddr),
    .io_vme_rd_0_cmd_ready(compute_io_vme_rd_0_cmd_ready),
    .io_vme_rd_0_cmd_valid(compute_io_vme_rd_0_cmd_valid),
    .io_vme_rd_0_cmd_bits_addr(compute_io_vme_rd_0_cmd_bits_addr),
    .io_vme_rd_0_cmd_bits_len(compute_io_vme_rd_0_cmd_bits_len),
    .io_vme_rd_0_data_ready(compute_io_vme_rd_0_data_ready),
    .io_vme_rd_0_data_valid(compute_io_vme_rd_0_data_valid),
    .io_vme_rd_0_data_bits(compute_io_vme_rd_0_data_bits),
    .io_vme_rd_1_cmd_ready(compute_io_vme_rd_1_cmd_ready),
    .io_vme_rd_1_cmd_valid(compute_io_vme_rd_1_cmd_valid),
    .io_vme_rd_1_cmd_bits_addr(compute_io_vme_rd_1_cmd_bits_addr),
    .io_vme_rd_1_cmd_bits_len(compute_io_vme_rd_1_cmd_bits_len),
    .io_vme_rd_1_data_ready(compute_io_vme_rd_1_data_ready),
    .io_vme_rd_1_data_valid(compute_io_vme_rd_1_data_valid),
    .io_vme_rd_1_data_bits(compute_io_vme_rd_1_data_bits),
    .io_inp_rd_idx_valid(compute_io_inp_rd_idx_valid),
    .io_inp_rd_idx_bits(compute_io_inp_rd_idx_bits),
    .io_inp_rd_data_valid(compute_io_inp_rd_data_valid),
    .io_inp_rd_data_bits_0_0(compute_io_inp_rd_data_bits_0_0),
    .io_inp_rd_data_bits_0_1(compute_io_inp_rd_data_bits_0_1),
    .io_inp_rd_data_bits_0_2(compute_io_inp_rd_data_bits_0_2),
    .io_inp_rd_data_bits_0_3(compute_io_inp_rd_data_bits_0_3),
    .io_inp_rd_data_bits_0_4(compute_io_inp_rd_data_bits_0_4),
    .io_inp_rd_data_bits_0_5(compute_io_inp_rd_data_bits_0_5),
    .io_inp_rd_data_bits_0_6(compute_io_inp_rd_data_bits_0_6),
    .io_inp_rd_data_bits_0_7(compute_io_inp_rd_data_bits_0_7),
    .io_inp_rd_data_bits_0_8(compute_io_inp_rd_data_bits_0_8),
    .io_inp_rd_data_bits_0_9(compute_io_inp_rd_data_bits_0_9),
    .io_inp_rd_data_bits_0_10(compute_io_inp_rd_data_bits_0_10),
    .io_inp_rd_data_bits_0_11(compute_io_inp_rd_data_bits_0_11),
    .io_inp_rd_data_bits_0_12(compute_io_inp_rd_data_bits_0_12),
    .io_inp_rd_data_bits_0_13(compute_io_inp_rd_data_bits_0_13),
    .io_inp_rd_data_bits_0_14(compute_io_inp_rd_data_bits_0_14),
    .io_inp_rd_data_bits_0_15(compute_io_inp_rd_data_bits_0_15),
    .io_wgt_rd_idx_valid(compute_io_wgt_rd_idx_valid),
    .io_wgt_rd_idx_bits(compute_io_wgt_rd_idx_bits),
    .io_wgt_rd_data_valid(compute_io_wgt_rd_data_valid),
    .io_wgt_rd_data_bits_0_0(compute_io_wgt_rd_data_bits_0_0),
    .io_wgt_rd_data_bits_0_1(compute_io_wgt_rd_data_bits_0_1),
    .io_wgt_rd_data_bits_0_2(compute_io_wgt_rd_data_bits_0_2),
    .io_wgt_rd_data_bits_0_3(compute_io_wgt_rd_data_bits_0_3),
    .io_wgt_rd_data_bits_0_4(compute_io_wgt_rd_data_bits_0_4),
    .io_wgt_rd_data_bits_0_5(compute_io_wgt_rd_data_bits_0_5),
    .io_wgt_rd_data_bits_0_6(compute_io_wgt_rd_data_bits_0_6),
    .io_wgt_rd_data_bits_0_7(compute_io_wgt_rd_data_bits_0_7),
    .io_wgt_rd_data_bits_0_8(compute_io_wgt_rd_data_bits_0_8),
    .io_wgt_rd_data_bits_0_9(compute_io_wgt_rd_data_bits_0_9),
    .io_wgt_rd_data_bits_0_10(compute_io_wgt_rd_data_bits_0_10),
    .io_wgt_rd_data_bits_0_11(compute_io_wgt_rd_data_bits_0_11),
    .io_wgt_rd_data_bits_0_12(compute_io_wgt_rd_data_bits_0_12),
    .io_wgt_rd_data_bits_0_13(compute_io_wgt_rd_data_bits_0_13),
    .io_wgt_rd_data_bits_0_14(compute_io_wgt_rd_data_bits_0_14),
    .io_wgt_rd_data_bits_0_15(compute_io_wgt_rd_data_bits_0_15),
    .io_wgt_rd_data_bits_1_0(compute_io_wgt_rd_data_bits_1_0),
    .io_wgt_rd_data_bits_1_1(compute_io_wgt_rd_data_bits_1_1),
    .io_wgt_rd_data_bits_1_2(compute_io_wgt_rd_data_bits_1_2),
    .io_wgt_rd_data_bits_1_3(compute_io_wgt_rd_data_bits_1_3),
    .io_wgt_rd_data_bits_1_4(compute_io_wgt_rd_data_bits_1_4),
    .io_wgt_rd_data_bits_1_5(compute_io_wgt_rd_data_bits_1_5),
    .io_wgt_rd_data_bits_1_6(compute_io_wgt_rd_data_bits_1_6),
    .io_wgt_rd_data_bits_1_7(compute_io_wgt_rd_data_bits_1_7),
    .io_wgt_rd_data_bits_1_8(compute_io_wgt_rd_data_bits_1_8),
    .io_wgt_rd_data_bits_1_9(compute_io_wgt_rd_data_bits_1_9),
    .io_wgt_rd_data_bits_1_10(compute_io_wgt_rd_data_bits_1_10),
    .io_wgt_rd_data_bits_1_11(compute_io_wgt_rd_data_bits_1_11),
    .io_wgt_rd_data_bits_1_12(compute_io_wgt_rd_data_bits_1_12),
    .io_wgt_rd_data_bits_1_13(compute_io_wgt_rd_data_bits_1_13),
    .io_wgt_rd_data_bits_1_14(compute_io_wgt_rd_data_bits_1_14),
    .io_wgt_rd_data_bits_1_15(compute_io_wgt_rd_data_bits_1_15),
    .io_wgt_rd_data_bits_2_0(compute_io_wgt_rd_data_bits_2_0),
    .io_wgt_rd_data_bits_2_1(compute_io_wgt_rd_data_bits_2_1),
    .io_wgt_rd_data_bits_2_2(compute_io_wgt_rd_data_bits_2_2),
    .io_wgt_rd_data_bits_2_3(compute_io_wgt_rd_data_bits_2_3),
    .io_wgt_rd_data_bits_2_4(compute_io_wgt_rd_data_bits_2_4),
    .io_wgt_rd_data_bits_2_5(compute_io_wgt_rd_data_bits_2_5),
    .io_wgt_rd_data_bits_2_6(compute_io_wgt_rd_data_bits_2_6),
    .io_wgt_rd_data_bits_2_7(compute_io_wgt_rd_data_bits_2_7),
    .io_wgt_rd_data_bits_2_8(compute_io_wgt_rd_data_bits_2_8),
    .io_wgt_rd_data_bits_2_9(compute_io_wgt_rd_data_bits_2_9),
    .io_wgt_rd_data_bits_2_10(compute_io_wgt_rd_data_bits_2_10),
    .io_wgt_rd_data_bits_2_11(compute_io_wgt_rd_data_bits_2_11),
    .io_wgt_rd_data_bits_2_12(compute_io_wgt_rd_data_bits_2_12),
    .io_wgt_rd_data_bits_2_13(compute_io_wgt_rd_data_bits_2_13),
    .io_wgt_rd_data_bits_2_14(compute_io_wgt_rd_data_bits_2_14),
    .io_wgt_rd_data_bits_2_15(compute_io_wgt_rd_data_bits_2_15),
    .io_wgt_rd_data_bits_3_0(compute_io_wgt_rd_data_bits_3_0),
    .io_wgt_rd_data_bits_3_1(compute_io_wgt_rd_data_bits_3_1),
    .io_wgt_rd_data_bits_3_2(compute_io_wgt_rd_data_bits_3_2),
    .io_wgt_rd_data_bits_3_3(compute_io_wgt_rd_data_bits_3_3),
    .io_wgt_rd_data_bits_3_4(compute_io_wgt_rd_data_bits_3_4),
    .io_wgt_rd_data_bits_3_5(compute_io_wgt_rd_data_bits_3_5),
    .io_wgt_rd_data_bits_3_6(compute_io_wgt_rd_data_bits_3_6),
    .io_wgt_rd_data_bits_3_7(compute_io_wgt_rd_data_bits_3_7),
    .io_wgt_rd_data_bits_3_8(compute_io_wgt_rd_data_bits_3_8),
    .io_wgt_rd_data_bits_3_9(compute_io_wgt_rd_data_bits_3_9),
    .io_wgt_rd_data_bits_3_10(compute_io_wgt_rd_data_bits_3_10),
    .io_wgt_rd_data_bits_3_11(compute_io_wgt_rd_data_bits_3_11),
    .io_wgt_rd_data_bits_3_12(compute_io_wgt_rd_data_bits_3_12),
    .io_wgt_rd_data_bits_3_13(compute_io_wgt_rd_data_bits_3_13),
    .io_wgt_rd_data_bits_3_14(compute_io_wgt_rd_data_bits_3_14),
    .io_wgt_rd_data_bits_3_15(compute_io_wgt_rd_data_bits_3_15),
    .io_wgt_rd_data_bits_4_0(compute_io_wgt_rd_data_bits_4_0),
    .io_wgt_rd_data_bits_4_1(compute_io_wgt_rd_data_bits_4_1),
    .io_wgt_rd_data_bits_4_2(compute_io_wgt_rd_data_bits_4_2),
    .io_wgt_rd_data_bits_4_3(compute_io_wgt_rd_data_bits_4_3),
    .io_wgt_rd_data_bits_4_4(compute_io_wgt_rd_data_bits_4_4),
    .io_wgt_rd_data_bits_4_5(compute_io_wgt_rd_data_bits_4_5),
    .io_wgt_rd_data_bits_4_6(compute_io_wgt_rd_data_bits_4_6),
    .io_wgt_rd_data_bits_4_7(compute_io_wgt_rd_data_bits_4_7),
    .io_wgt_rd_data_bits_4_8(compute_io_wgt_rd_data_bits_4_8),
    .io_wgt_rd_data_bits_4_9(compute_io_wgt_rd_data_bits_4_9),
    .io_wgt_rd_data_bits_4_10(compute_io_wgt_rd_data_bits_4_10),
    .io_wgt_rd_data_bits_4_11(compute_io_wgt_rd_data_bits_4_11),
    .io_wgt_rd_data_bits_4_12(compute_io_wgt_rd_data_bits_4_12),
    .io_wgt_rd_data_bits_4_13(compute_io_wgt_rd_data_bits_4_13),
    .io_wgt_rd_data_bits_4_14(compute_io_wgt_rd_data_bits_4_14),
    .io_wgt_rd_data_bits_4_15(compute_io_wgt_rd_data_bits_4_15),
    .io_wgt_rd_data_bits_5_0(compute_io_wgt_rd_data_bits_5_0),
    .io_wgt_rd_data_bits_5_1(compute_io_wgt_rd_data_bits_5_1),
    .io_wgt_rd_data_bits_5_2(compute_io_wgt_rd_data_bits_5_2),
    .io_wgt_rd_data_bits_5_3(compute_io_wgt_rd_data_bits_5_3),
    .io_wgt_rd_data_bits_5_4(compute_io_wgt_rd_data_bits_5_4),
    .io_wgt_rd_data_bits_5_5(compute_io_wgt_rd_data_bits_5_5),
    .io_wgt_rd_data_bits_5_6(compute_io_wgt_rd_data_bits_5_6),
    .io_wgt_rd_data_bits_5_7(compute_io_wgt_rd_data_bits_5_7),
    .io_wgt_rd_data_bits_5_8(compute_io_wgt_rd_data_bits_5_8),
    .io_wgt_rd_data_bits_5_9(compute_io_wgt_rd_data_bits_5_9),
    .io_wgt_rd_data_bits_5_10(compute_io_wgt_rd_data_bits_5_10),
    .io_wgt_rd_data_bits_5_11(compute_io_wgt_rd_data_bits_5_11),
    .io_wgt_rd_data_bits_5_12(compute_io_wgt_rd_data_bits_5_12),
    .io_wgt_rd_data_bits_5_13(compute_io_wgt_rd_data_bits_5_13),
    .io_wgt_rd_data_bits_5_14(compute_io_wgt_rd_data_bits_5_14),
    .io_wgt_rd_data_bits_5_15(compute_io_wgt_rd_data_bits_5_15),
    .io_wgt_rd_data_bits_6_0(compute_io_wgt_rd_data_bits_6_0),
    .io_wgt_rd_data_bits_6_1(compute_io_wgt_rd_data_bits_6_1),
    .io_wgt_rd_data_bits_6_2(compute_io_wgt_rd_data_bits_6_2),
    .io_wgt_rd_data_bits_6_3(compute_io_wgt_rd_data_bits_6_3),
    .io_wgt_rd_data_bits_6_4(compute_io_wgt_rd_data_bits_6_4),
    .io_wgt_rd_data_bits_6_5(compute_io_wgt_rd_data_bits_6_5),
    .io_wgt_rd_data_bits_6_6(compute_io_wgt_rd_data_bits_6_6),
    .io_wgt_rd_data_bits_6_7(compute_io_wgt_rd_data_bits_6_7),
    .io_wgt_rd_data_bits_6_8(compute_io_wgt_rd_data_bits_6_8),
    .io_wgt_rd_data_bits_6_9(compute_io_wgt_rd_data_bits_6_9),
    .io_wgt_rd_data_bits_6_10(compute_io_wgt_rd_data_bits_6_10),
    .io_wgt_rd_data_bits_6_11(compute_io_wgt_rd_data_bits_6_11),
    .io_wgt_rd_data_bits_6_12(compute_io_wgt_rd_data_bits_6_12),
    .io_wgt_rd_data_bits_6_13(compute_io_wgt_rd_data_bits_6_13),
    .io_wgt_rd_data_bits_6_14(compute_io_wgt_rd_data_bits_6_14),
    .io_wgt_rd_data_bits_6_15(compute_io_wgt_rd_data_bits_6_15),
    .io_wgt_rd_data_bits_7_0(compute_io_wgt_rd_data_bits_7_0),
    .io_wgt_rd_data_bits_7_1(compute_io_wgt_rd_data_bits_7_1),
    .io_wgt_rd_data_bits_7_2(compute_io_wgt_rd_data_bits_7_2),
    .io_wgt_rd_data_bits_7_3(compute_io_wgt_rd_data_bits_7_3),
    .io_wgt_rd_data_bits_7_4(compute_io_wgt_rd_data_bits_7_4),
    .io_wgt_rd_data_bits_7_5(compute_io_wgt_rd_data_bits_7_5),
    .io_wgt_rd_data_bits_7_6(compute_io_wgt_rd_data_bits_7_6),
    .io_wgt_rd_data_bits_7_7(compute_io_wgt_rd_data_bits_7_7),
    .io_wgt_rd_data_bits_7_8(compute_io_wgt_rd_data_bits_7_8),
    .io_wgt_rd_data_bits_7_9(compute_io_wgt_rd_data_bits_7_9),
    .io_wgt_rd_data_bits_7_10(compute_io_wgt_rd_data_bits_7_10),
    .io_wgt_rd_data_bits_7_11(compute_io_wgt_rd_data_bits_7_11),
    .io_wgt_rd_data_bits_7_12(compute_io_wgt_rd_data_bits_7_12),
    .io_wgt_rd_data_bits_7_13(compute_io_wgt_rd_data_bits_7_13),
    .io_wgt_rd_data_bits_7_14(compute_io_wgt_rd_data_bits_7_14),
    .io_wgt_rd_data_bits_7_15(compute_io_wgt_rd_data_bits_7_15),
    .io_wgt_rd_data_bits_8_0(compute_io_wgt_rd_data_bits_8_0),
    .io_wgt_rd_data_bits_8_1(compute_io_wgt_rd_data_bits_8_1),
    .io_wgt_rd_data_bits_8_2(compute_io_wgt_rd_data_bits_8_2),
    .io_wgt_rd_data_bits_8_3(compute_io_wgt_rd_data_bits_8_3),
    .io_wgt_rd_data_bits_8_4(compute_io_wgt_rd_data_bits_8_4),
    .io_wgt_rd_data_bits_8_5(compute_io_wgt_rd_data_bits_8_5),
    .io_wgt_rd_data_bits_8_6(compute_io_wgt_rd_data_bits_8_6),
    .io_wgt_rd_data_bits_8_7(compute_io_wgt_rd_data_bits_8_7),
    .io_wgt_rd_data_bits_8_8(compute_io_wgt_rd_data_bits_8_8),
    .io_wgt_rd_data_bits_8_9(compute_io_wgt_rd_data_bits_8_9),
    .io_wgt_rd_data_bits_8_10(compute_io_wgt_rd_data_bits_8_10),
    .io_wgt_rd_data_bits_8_11(compute_io_wgt_rd_data_bits_8_11),
    .io_wgt_rd_data_bits_8_12(compute_io_wgt_rd_data_bits_8_12),
    .io_wgt_rd_data_bits_8_13(compute_io_wgt_rd_data_bits_8_13),
    .io_wgt_rd_data_bits_8_14(compute_io_wgt_rd_data_bits_8_14),
    .io_wgt_rd_data_bits_8_15(compute_io_wgt_rd_data_bits_8_15),
    .io_wgt_rd_data_bits_9_0(compute_io_wgt_rd_data_bits_9_0),
    .io_wgt_rd_data_bits_9_1(compute_io_wgt_rd_data_bits_9_1),
    .io_wgt_rd_data_bits_9_2(compute_io_wgt_rd_data_bits_9_2),
    .io_wgt_rd_data_bits_9_3(compute_io_wgt_rd_data_bits_9_3),
    .io_wgt_rd_data_bits_9_4(compute_io_wgt_rd_data_bits_9_4),
    .io_wgt_rd_data_bits_9_5(compute_io_wgt_rd_data_bits_9_5),
    .io_wgt_rd_data_bits_9_6(compute_io_wgt_rd_data_bits_9_6),
    .io_wgt_rd_data_bits_9_7(compute_io_wgt_rd_data_bits_9_7),
    .io_wgt_rd_data_bits_9_8(compute_io_wgt_rd_data_bits_9_8),
    .io_wgt_rd_data_bits_9_9(compute_io_wgt_rd_data_bits_9_9),
    .io_wgt_rd_data_bits_9_10(compute_io_wgt_rd_data_bits_9_10),
    .io_wgt_rd_data_bits_9_11(compute_io_wgt_rd_data_bits_9_11),
    .io_wgt_rd_data_bits_9_12(compute_io_wgt_rd_data_bits_9_12),
    .io_wgt_rd_data_bits_9_13(compute_io_wgt_rd_data_bits_9_13),
    .io_wgt_rd_data_bits_9_14(compute_io_wgt_rd_data_bits_9_14),
    .io_wgt_rd_data_bits_9_15(compute_io_wgt_rd_data_bits_9_15),
    .io_wgt_rd_data_bits_10_0(compute_io_wgt_rd_data_bits_10_0),
    .io_wgt_rd_data_bits_10_1(compute_io_wgt_rd_data_bits_10_1),
    .io_wgt_rd_data_bits_10_2(compute_io_wgt_rd_data_bits_10_2),
    .io_wgt_rd_data_bits_10_3(compute_io_wgt_rd_data_bits_10_3),
    .io_wgt_rd_data_bits_10_4(compute_io_wgt_rd_data_bits_10_4),
    .io_wgt_rd_data_bits_10_5(compute_io_wgt_rd_data_bits_10_5),
    .io_wgt_rd_data_bits_10_6(compute_io_wgt_rd_data_bits_10_6),
    .io_wgt_rd_data_bits_10_7(compute_io_wgt_rd_data_bits_10_7),
    .io_wgt_rd_data_bits_10_8(compute_io_wgt_rd_data_bits_10_8),
    .io_wgt_rd_data_bits_10_9(compute_io_wgt_rd_data_bits_10_9),
    .io_wgt_rd_data_bits_10_10(compute_io_wgt_rd_data_bits_10_10),
    .io_wgt_rd_data_bits_10_11(compute_io_wgt_rd_data_bits_10_11),
    .io_wgt_rd_data_bits_10_12(compute_io_wgt_rd_data_bits_10_12),
    .io_wgt_rd_data_bits_10_13(compute_io_wgt_rd_data_bits_10_13),
    .io_wgt_rd_data_bits_10_14(compute_io_wgt_rd_data_bits_10_14),
    .io_wgt_rd_data_bits_10_15(compute_io_wgt_rd_data_bits_10_15),
    .io_wgt_rd_data_bits_11_0(compute_io_wgt_rd_data_bits_11_0),
    .io_wgt_rd_data_bits_11_1(compute_io_wgt_rd_data_bits_11_1),
    .io_wgt_rd_data_bits_11_2(compute_io_wgt_rd_data_bits_11_2),
    .io_wgt_rd_data_bits_11_3(compute_io_wgt_rd_data_bits_11_3),
    .io_wgt_rd_data_bits_11_4(compute_io_wgt_rd_data_bits_11_4),
    .io_wgt_rd_data_bits_11_5(compute_io_wgt_rd_data_bits_11_5),
    .io_wgt_rd_data_bits_11_6(compute_io_wgt_rd_data_bits_11_6),
    .io_wgt_rd_data_bits_11_7(compute_io_wgt_rd_data_bits_11_7),
    .io_wgt_rd_data_bits_11_8(compute_io_wgt_rd_data_bits_11_8),
    .io_wgt_rd_data_bits_11_9(compute_io_wgt_rd_data_bits_11_9),
    .io_wgt_rd_data_bits_11_10(compute_io_wgt_rd_data_bits_11_10),
    .io_wgt_rd_data_bits_11_11(compute_io_wgt_rd_data_bits_11_11),
    .io_wgt_rd_data_bits_11_12(compute_io_wgt_rd_data_bits_11_12),
    .io_wgt_rd_data_bits_11_13(compute_io_wgt_rd_data_bits_11_13),
    .io_wgt_rd_data_bits_11_14(compute_io_wgt_rd_data_bits_11_14),
    .io_wgt_rd_data_bits_11_15(compute_io_wgt_rd_data_bits_11_15),
    .io_wgt_rd_data_bits_12_0(compute_io_wgt_rd_data_bits_12_0),
    .io_wgt_rd_data_bits_12_1(compute_io_wgt_rd_data_bits_12_1),
    .io_wgt_rd_data_bits_12_2(compute_io_wgt_rd_data_bits_12_2),
    .io_wgt_rd_data_bits_12_3(compute_io_wgt_rd_data_bits_12_3),
    .io_wgt_rd_data_bits_12_4(compute_io_wgt_rd_data_bits_12_4),
    .io_wgt_rd_data_bits_12_5(compute_io_wgt_rd_data_bits_12_5),
    .io_wgt_rd_data_bits_12_6(compute_io_wgt_rd_data_bits_12_6),
    .io_wgt_rd_data_bits_12_7(compute_io_wgt_rd_data_bits_12_7),
    .io_wgt_rd_data_bits_12_8(compute_io_wgt_rd_data_bits_12_8),
    .io_wgt_rd_data_bits_12_9(compute_io_wgt_rd_data_bits_12_9),
    .io_wgt_rd_data_bits_12_10(compute_io_wgt_rd_data_bits_12_10),
    .io_wgt_rd_data_bits_12_11(compute_io_wgt_rd_data_bits_12_11),
    .io_wgt_rd_data_bits_12_12(compute_io_wgt_rd_data_bits_12_12),
    .io_wgt_rd_data_bits_12_13(compute_io_wgt_rd_data_bits_12_13),
    .io_wgt_rd_data_bits_12_14(compute_io_wgt_rd_data_bits_12_14),
    .io_wgt_rd_data_bits_12_15(compute_io_wgt_rd_data_bits_12_15),
    .io_wgt_rd_data_bits_13_0(compute_io_wgt_rd_data_bits_13_0),
    .io_wgt_rd_data_bits_13_1(compute_io_wgt_rd_data_bits_13_1),
    .io_wgt_rd_data_bits_13_2(compute_io_wgt_rd_data_bits_13_2),
    .io_wgt_rd_data_bits_13_3(compute_io_wgt_rd_data_bits_13_3),
    .io_wgt_rd_data_bits_13_4(compute_io_wgt_rd_data_bits_13_4),
    .io_wgt_rd_data_bits_13_5(compute_io_wgt_rd_data_bits_13_5),
    .io_wgt_rd_data_bits_13_6(compute_io_wgt_rd_data_bits_13_6),
    .io_wgt_rd_data_bits_13_7(compute_io_wgt_rd_data_bits_13_7),
    .io_wgt_rd_data_bits_13_8(compute_io_wgt_rd_data_bits_13_8),
    .io_wgt_rd_data_bits_13_9(compute_io_wgt_rd_data_bits_13_9),
    .io_wgt_rd_data_bits_13_10(compute_io_wgt_rd_data_bits_13_10),
    .io_wgt_rd_data_bits_13_11(compute_io_wgt_rd_data_bits_13_11),
    .io_wgt_rd_data_bits_13_12(compute_io_wgt_rd_data_bits_13_12),
    .io_wgt_rd_data_bits_13_13(compute_io_wgt_rd_data_bits_13_13),
    .io_wgt_rd_data_bits_13_14(compute_io_wgt_rd_data_bits_13_14),
    .io_wgt_rd_data_bits_13_15(compute_io_wgt_rd_data_bits_13_15),
    .io_wgt_rd_data_bits_14_0(compute_io_wgt_rd_data_bits_14_0),
    .io_wgt_rd_data_bits_14_1(compute_io_wgt_rd_data_bits_14_1),
    .io_wgt_rd_data_bits_14_2(compute_io_wgt_rd_data_bits_14_2),
    .io_wgt_rd_data_bits_14_3(compute_io_wgt_rd_data_bits_14_3),
    .io_wgt_rd_data_bits_14_4(compute_io_wgt_rd_data_bits_14_4),
    .io_wgt_rd_data_bits_14_5(compute_io_wgt_rd_data_bits_14_5),
    .io_wgt_rd_data_bits_14_6(compute_io_wgt_rd_data_bits_14_6),
    .io_wgt_rd_data_bits_14_7(compute_io_wgt_rd_data_bits_14_7),
    .io_wgt_rd_data_bits_14_8(compute_io_wgt_rd_data_bits_14_8),
    .io_wgt_rd_data_bits_14_9(compute_io_wgt_rd_data_bits_14_9),
    .io_wgt_rd_data_bits_14_10(compute_io_wgt_rd_data_bits_14_10),
    .io_wgt_rd_data_bits_14_11(compute_io_wgt_rd_data_bits_14_11),
    .io_wgt_rd_data_bits_14_12(compute_io_wgt_rd_data_bits_14_12),
    .io_wgt_rd_data_bits_14_13(compute_io_wgt_rd_data_bits_14_13),
    .io_wgt_rd_data_bits_14_14(compute_io_wgt_rd_data_bits_14_14),
    .io_wgt_rd_data_bits_14_15(compute_io_wgt_rd_data_bits_14_15),
    .io_wgt_rd_data_bits_15_0(compute_io_wgt_rd_data_bits_15_0),
    .io_wgt_rd_data_bits_15_1(compute_io_wgt_rd_data_bits_15_1),
    .io_wgt_rd_data_bits_15_2(compute_io_wgt_rd_data_bits_15_2),
    .io_wgt_rd_data_bits_15_3(compute_io_wgt_rd_data_bits_15_3),
    .io_wgt_rd_data_bits_15_4(compute_io_wgt_rd_data_bits_15_4),
    .io_wgt_rd_data_bits_15_5(compute_io_wgt_rd_data_bits_15_5),
    .io_wgt_rd_data_bits_15_6(compute_io_wgt_rd_data_bits_15_6),
    .io_wgt_rd_data_bits_15_7(compute_io_wgt_rd_data_bits_15_7),
    .io_wgt_rd_data_bits_15_8(compute_io_wgt_rd_data_bits_15_8),
    .io_wgt_rd_data_bits_15_9(compute_io_wgt_rd_data_bits_15_9),
    .io_wgt_rd_data_bits_15_10(compute_io_wgt_rd_data_bits_15_10),
    .io_wgt_rd_data_bits_15_11(compute_io_wgt_rd_data_bits_15_11),
    .io_wgt_rd_data_bits_15_12(compute_io_wgt_rd_data_bits_15_12),
    .io_wgt_rd_data_bits_15_13(compute_io_wgt_rd_data_bits_15_13),
    .io_wgt_rd_data_bits_15_14(compute_io_wgt_rd_data_bits_15_14),
    .io_wgt_rd_data_bits_15_15(compute_io_wgt_rd_data_bits_15_15),
    .io_out_wr_valid(compute_io_out_wr_valid),
    .io_out_wr_bits_idx(compute_io_out_wr_bits_idx),
    .io_out_wr_bits_data_0_0(compute_io_out_wr_bits_data_0_0),
    .io_out_wr_bits_data_0_1(compute_io_out_wr_bits_data_0_1),
    .io_out_wr_bits_data_0_2(compute_io_out_wr_bits_data_0_2),
    .io_out_wr_bits_data_0_3(compute_io_out_wr_bits_data_0_3),
    .io_out_wr_bits_data_0_4(compute_io_out_wr_bits_data_0_4),
    .io_out_wr_bits_data_0_5(compute_io_out_wr_bits_data_0_5),
    .io_out_wr_bits_data_0_6(compute_io_out_wr_bits_data_0_6),
    .io_out_wr_bits_data_0_7(compute_io_out_wr_bits_data_0_7),
    .io_out_wr_bits_data_0_8(compute_io_out_wr_bits_data_0_8),
    .io_out_wr_bits_data_0_9(compute_io_out_wr_bits_data_0_9),
    .io_out_wr_bits_data_0_10(compute_io_out_wr_bits_data_0_10),
    .io_out_wr_bits_data_0_11(compute_io_out_wr_bits_data_0_11),
    .io_out_wr_bits_data_0_12(compute_io_out_wr_bits_data_0_12),
    .io_out_wr_bits_data_0_13(compute_io_out_wr_bits_data_0_13),
    .io_out_wr_bits_data_0_14(compute_io_out_wr_bits_data_0_14),
    .io_out_wr_bits_data_0_15(compute_io_out_wr_bits_data_0_15),
    .io_finish(compute_io_finish)
  );
  Store store ( // @[Core.scala 66:21:@22938.4]
    .clock(store_clock),
    .reset(store_reset),
    .io_i_post(store_io_i_post),
    .io_o_post(store_io_o_post),
    .io_inst_ready(store_io_inst_ready),
    .io_inst_valid(store_io_inst_valid),
    .io_inst_bits(store_io_inst_bits),
    .io_out_baddr(store_io_out_baddr),
    .io_vme_wr_cmd_ready(store_io_vme_wr_cmd_ready),
    .io_vme_wr_cmd_valid(store_io_vme_wr_cmd_valid),
    .io_vme_wr_cmd_bits_addr(store_io_vme_wr_cmd_bits_addr),
    .io_vme_wr_cmd_bits_len(store_io_vme_wr_cmd_bits_len),
    .io_vme_wr_data_ready(store_io_vme_wr_data_ready),
    .io_vme_wr_data_valid(store_io_vme_wr_data_valid),
    .io_vme_wr_data_bits(store_io_vme_wr_data_bits),
    .io_vme_wr_ack(store_io_vme_wr_ack),
    .io_out_wr_valid(store_io_out_wr_valid),
    .io_out_wr_bits_idx(store_io_out_wr_bits_idx),
    .io_out_wr_bits_data_0_0(store_io_out_wr_bits_data_0_0),
    .io_out_wr_bits_data_0_1(store_io_out_wr_bits_data_0_1),
    .io_out_wr_bits_data_0_2(store_io_out_wr_bits_data_0_2),
    .io_out_wr_bits_data_0_3(store_io_out_wr_bits_data_0_3),
    .io_out_wr_bits_data_0_4(store_io_out_wr_bits_data_0_4),
    .io_out_wr_bits_data_0_5(store_io_out_wr_bits_data_0_5),
    .io_out_wr_bits_data_0_6(store_io_out_wr_bits_data_0_6),
    .io_out_wr_bits_data_0_7(store_io_out_wr_bits_data_0_7),
    .io_out_wr_bits_data_0_8(store_io_out_wr_bits_data_0_8),
    .io_out_wr_bits_data_0_9(store_io_out_wr_bits_data_0_9),
    .io_out_wr_bits_data_0_10(store_io_out_wr_bits_data_0_10),
    .io_out_wr_bits_data_0_11(store_io_out_wr_bits_data_0_11),
    .io_out_wr_bits_data_0_12(store_io_out_wr_bits_data_0_12),
    .io_out_wr_bits_data_0_13(store_io_out_wr_bits_data_0_13),
    .io_out_wr_bits_data_0_14(store_io_out_wr_bits_data_0_14),
    .io_out_wr_bits_data_0_15(store_io_out_wr_bits_data_0_15)
  );
  EventCounters ecounters ( // @[Core.scala 67:25:@22941.4]
    .clock(ecounters_clock),
    .reset(ecounters_reset),
    .io_launch(ecounters_io_launch),
    .io_finish(ecounters_io_finish),
    .io_ecnt_0_valid(ecounters_io_ecnt_0_valid),
    .io_ecnt_0_bits(ecounters_io_ecnt_0_bits)
  );
  assign io_vcr_finish = finish; // @[Core.scala 114:17:@23605.4]
  assign io_vcr_ecnt_0_valid = ecounters_io_ecnt_0_valid; // @[Core.scala 110:15:@23602.4]
  assign io_vcr_ecnt_0_bits = ecounters_io_ecnt_0_bits; // @[Core.scala 110:15:@23601.4]
  assign io_vme_rd_0_cmd_valid = fetch_io_vme_rd_cmd_valid; // @[Core.scala 70:16:@22949.4]
  assign io_vme_rd_0_cmd_bits_addr = fetch_io_vme_rd_cmd_bits_addr; // @[Core.scala 70:16:@22948.4]
  assign io_vme_rd_0_cmd_bits_len = fetch_io_vme_rd_cmd_bits_len; // @[Core.scala 70:16:@22947.4]
  assign io_vme_rd_0_data_ready = fetch_io_vme_rd_data_ready; // @[Core.scala 70:16:@22946.4]
  assign io_vme_rd_1_cmd_valid = compute_io_vme_rd_0_cmd_valid; // @[Core.scala 71:16:@22956.4]
  assign io_vme_rd_1_cmd_bits_addr = compute_io_vme_rd_0_cmd_bits_addr; // @[Core.scala 71:16:@22955.4]
  assign io_vme_rd_1_cmd_bits_len = compute_io_vme_rd_0_cmd_bits_len; // @[Core.scala 71:16:@22954.4]
  assign io_vme_rd_1_data_ready = compute_io_vme_rd_0_data_ready; // @[Core.scala 71:16:@22953.4]
  assign io_vme_rd_2_cmd_valid = load_io_vme_rd_0_cmd_valid; // @[Core.scala 72:16:@22963.4]
  assign io_vme_rd_2_cmd_bits_addr = load_io_vme_rd_0_cmd_bits_addr; // @[Core.scala 72:16:@22962.4]
  assign io_vme_rd_2_cmd_bits_len = load_io_vme_rd_0_cmd_bits_len; // @[Core.scala 72:16:@22961.4]
  assign io_vme_rd_2_data_ready = load_io_vme_rd_0_data_ready; // @[Core.scala 72:16:@22960.4]
  assign io_vme_rd_3_cmd_valid = load_io_vme_rd_1_cmd_valid; // @[Core.scala 73:16:@22970.4]
  assign io_vme_rd_3_cmd_bits_addr = load_io_vme_rd_1_cmd_bits_addr; // @[Core.scala 73:16:@22969.4]
  assign io_vme_rd_3_cmd_bits_len = load_io_vme_rd_1_cmd_bits_len; // @[Core.scala 73:16:@22968.4]
  assign io_vme_rd_3_data_ready = load_io_vme_rd_1_data_ready; // @[Core.scala 73:16:@22967.4]
  assign io_vme_rd_4_cmd_valid = compute_io_vme_rd_1_cmd_valid; // @[Core.scala 74:16:@22977.4]
  assign io_vme_rd_4_cmd_bits_addr = compute_io_vme_rd_1_cmd_bits_addr; // @[Core.scala 74:16:@22976.4]
  assign io_vme_rd_4_cmd_bits_len = compute_io_vme_rd_1_cmd_bits_len; // @[Core.scala 74:16:@22975.4]
  assign io_vme_rd_4_data_ready = compute_io_vme_rd_1_data_ready; // @[Core.scala 74:16:@22974.4]
  assign io_vme_wr_0_cmd_valid = store_io_vme_wr_cmd_valid; // @[Core.scala 75:16:@22985.4]
  assign io_vme_wr_0_cmd_bits_addr = store_io_vme_wr_cmd_bits_addr; // @[Core.scala 75:16:@22984.4]
  assign io_vme_wr_0_cmd_bits_len = store_io_vme_wr_cmd_bits_len; // @[Core.scala 75:16:@22983.4]
  assign io_vme_wr_0_data_valid = store_io_vme_wr_data_valid; // @[Core.scala 75:16:@22981.4]
  assign io_vme_wr_0_data_bits = store_io_vme_wr_data_bits; // @[Core.scala 75:16:@22980.4]
  assign fetch_clock = clock; // @[:@22930.4]
  assign fetch_reset = reset; // @[:@22931.4]
  assign fetch_io_launch = io_vcr_launch; // @[Core.scala 78:19:@22987.4]
  assign fetch_io_ins_baddr = io_vcr_ptrs_0; // @[Core.scala 79:22:@22988.4]
  assign fetch_io_ins_count = io_vcr_vals_0; // @[Core.scala 80:22:@22989.4]
  assign fetch_io_vme_rd_cmd_ready = io_vme_rd_0_cmd_ready; // @[Core.scala 70:16:@22950.4]
  assign fetch_io_vme_rd_data_valid = io_vme_rd_0_data_valid; // @[Core.scala 70:16:@22945.4]
  assign fetch_io_vme_rd_data_bits = io_vme_rd_0_data_bits; // @[Core.scala 70:16:@22944.4]
  assign fetch_io_inst_ld_ready = load_io_inst_ready; // @[Core.scala 84:16:@22993.4]
  assign fetch_io_inst_co_ready = compute_io_inst_ready; // @[Core.scala 93:19:@23000.4]
  assign fetch_io_inst_st_ready = store_io_inst_ready; // @[Core.scala 103:17:@23560.4]
  assign load_clock = clock; // @[:@22933.4]
  assign load_reset = reset; // @[:@22934.4]
  assign load_io_i_post = compute_io_o_post_0; // @[Core.scala 83:18:@22990.4]
  assign load_io_inst_valid = fetch_io_inst_ld_valid; // @[Core.scala 84:16:@22992.4]
  assign load_io_inst_bits = fetch_io_inst_ld_bits; // @[Core.scala 84:16:@22991.4]
  assign load_io_inp_baddr = io_vcr_ptrs_2; // @[Core.scala 85:21:@22994.4]
  assign load_io_wgt_baddr = io_vcr_ptrs_3; // @[Core.scala 86:21:@22995.4]
  assign load_io_vme_rd_0_cmd_ready = io_vme_rd_2_cmd_ready; // @[Core.scala 72:16:@22964.4]
  assign load_io_vme_rd_0_data_valid = io_vme_rd_2_data_valid; // @[Core.scala 72:16:@22959.4]
  assign load_io_vme_rd_0_data_bits = io_vme_rd_2_data_bits; // @[Core.scala 72:16:@22958.4]
  assign load_io_vme_rd_1_cmd_ready = io_vme_rd_3_cmd_ready; // @[Core.scala 73:16:@22971.4]
  assign load_io_vme_rd_1_data_valid = io_vme_rd_3_data_valid; // @[Core.scala 73:16:@22966.4]
  assign load_io_vme_rd_1_data_bits = io_vme_rd_3_data_bits; // @[Core.scala 73:16:@22965.4]
  assign load_io_inp_rd_idx_valid = compute_io_inp_rd_idx_valid; // @[Core.scala 96:18:@23039.4]
  assign load_io_inp_rd_idx_bits = compute_io_inp_rd_idx_bits; // @[Core.scala 96:18:@23038.4]
  assign load_io_wgt_rd_idx_valid = compute_io_wgt_rd_idx_valid; // @[Core.scala 97:18:@23556.4]
  assign load_io_wgt_rd_idx_bits = compute_io_wgt_rd_idx_bits; // @[Core.scala 97:18:@23555.4]
  assign compute_clock = clock; // @[:@22936.4]
  assign compute_reset = reset; // @[:@22937.4]
  assign compute_io_i_post_0 = load_io_o_post; // @[Core.scala 91:24:@22996.4]
  assign compute_io_i_post_1 = store_io_o_post; // @[Core.scala 92:24:@22997.4]
  assign compute_io_inst_valid = fetch_io_inst_co_valid; // @[Core.scala 93:19:@22999.4]
  assign compute_io_inst_bits = fetch_io_inst_co_bits; // @[Core.scala 93:19:@22998.4]
  assign compute_io_uop_baddr = io_vcr_ptrs_1; // @[Core.scala 94:24:@23001.4]
  assign compute_io_acc_baddr = io_vcr_ptrs_4; // @[Core.scala 95:24:@23002.4]
  assign compute_io_vme_rd_0_cmd_ready = io_vme_rd_1_cmd_ready; // @[Core.scala 71:16:@22957.4]
  assign compute_io_vme_rd_0_data_valid = io_vme_rd_1_data_valid; // @[Core.scala 71:16:@22952.4]
  assign compute_io_vme_rd_0_data_bits = io_vme_rd_1_data_bits; // @[Core.scala 71:16:@22951.4]
  assign compute_io_vme_rd_1_cmd_ready = io_vme_rd_4_cmd_ready; // @[Core.scala 74:16:@22978.4]
  assign compute_io_vme_rd_1_data_valid = io_vme_rd_4_data_valid; // @[Core.scala 74:16:@22973.4]
  assign compute_io_vme_rd_1_data_bits = io_vme_rd_4_data_bits; // @[Core.scala 74:16:@22972.4]
  assign compute_io_inp_rd_data_valid = load_io_inp_rd_data_valid; // @[Core.scala 96:18:@23037.4]
  assign compute_io_inp_rd_data_bits_0_0 = load_io_inp_rd_data_bits_0_0; // @[Core.scala 96:18:@23021.4]
  assign compute_io_inp_rd_data_bits_0_1 = load_io_inp_rd_data_bits_0_1; // @[Core.scala 96:18:@23022.4]
  assign compute_io_inp_rd_data_bits_0_2 = load_io_inp_rd_data_bits_0_2; // @[Core.scala 96:18:@23023.4]
  assign compute_io_inp_rd_data_bits_0_3 = load_io_inp_rd_data_bits_0_3; // @[Core.scala 96:18:@23024.4]
  assign compute_io_inp_rd_data_bits_0_4 = load_io_inp_rd_data_bits_0_4; // @[Core.scala 96:18:@23025.4]
  assign compute_io_inp_rd_data_bits_0_5 = load_io_inp_rd_data_bits_0_5; // @[Core.scala 96:18:@23026.4]
  assign compute_io_inp_rd_data_bits_0_6 = load_io_inp_rd_data_bits_0_6; // @[Core.scala 96:18:@23027.4]
  assign compute_io_inp_rd_data_bits_0_7 = load_io_inp_rd_data_bits_0_7; // @[Core.scala 96:18:@23028.4]
  assign compute_io_inp_rd_data_bits_0_8 = load_io_inp_rd_data_bits_0_8; // @[Core.scala 96:18:@23029.4]
  assign compute_io_inp_rd_data_bits_0_9 = load_io_inp_rd_data_bits_0_9; // @[Core.scala 96:18:@23030.4]
  assign compute_io_inp_rd_data_bits_0_10 = load_io_inp_rd_data_bits_0_10; // @[Core.scala 96:18:@23031.4]
  assign compute_io_inp_rd_data_bits_0_11 = load_io_inp_rd_data_bits_0_11; // @[Core.scala 96:18:@23032.4]
  assign compute_io_inp_rd_data_bits_0_12 = load_io_inp_rd_data_bits_0_12; // @[Core.scala 96:18:@23033.4]
  assign compute_io_inp_rd_data_bits_0_13 = load_io_inp_rd_data_bits_0_13; // @[Core.scala 96:18:@23034.4]
  assign compute_io_inp_rd_data_bits_0_14 = load_io_inp_rd_data_bits_0_14; // @[Core.scala 96:18:@23035.4]
  assign compute_io_inp_rd_data_bits_0_15 = load_io_inp_rd_data_bits_0_15; // @[Core.scala 96:18:@23036.4]
  assign compute_io_wgt_rd_data_valid = load_io_wgt_rd_data_valid; // @[Core.scala 97:18:@23554.4]
  assign compute_io_wgt_rd_data_bits_0_0 = load_io_wgt_rd_data_bits_0_0; // @[Core.scala 97:18:@23298.4]
  assign compute_io_wgt_rd_data_bits_0_1 = load_io_wgt_rd_data_bits_0_1; // @[Core.scala 97:18:@23299.4]
  assign compute_io_wgt_rd_data_bits_0_2 = load_io_wgt_rd_data_bits_0_2; // @[Core.scala 97:18:@23300.4]
  assign compute_io_wgt_rd_data_bits_0_3 = load_io_wgt_rd_data_bits_0_3; // @[Core.scala 97:18:@23301.4]
  assign compute_io_wgt_rd_data_bits_0_4 = load_io_wgt_rd_data_bits_0_4; // @[Core.scala 97:18:@23302.4]
  assign compute_io_wgt_rd_data_bits_0_5 = load_io_wgt_rd_data_bits_0_5; // @[Core.scala 97:18:@23303.4]
  assign compute_io_wgt_rd_data_bits_0_6 = load_io_wgt_rd_data_bits_0_6; // @[Core.scala 97:18:@23304.4]
  assign compute_io_wgt_rd_data_bits_0_7 = load_io_wgt_rd_data_bits_0_7; // @[Core.scala 97:18:@23305.4]
  assign compute_io_wgt_rd_data_bits_0_8 = load_io_wgt_rd_data_bits_0_8; // @[Core.scala 97:18:@23306.4]
  assign compute_io_wgt_rd_data_bits_0_9 = load_io_wgt_rd_data_bits_0_9; // @[Core.scala 97:18:@23307.4]
  assign compute_io_wgt_rd_data_bits_0_10 = load_io_wgt_rd_data_bits_0_10; // @[Core.scala 97:18:@23308.4]
  assign compute_io_wgt_rd_data_bits_0_11 = load_io_wgt_rd_data_bits_0_11; // @[Core.scala 97:18:@23309.4]
  assign compute_io_wgt_rd_data_bits_0_12 = load_io_wgt_rd_data_bits_0_12; // @[Core.scala 97:18:@23310.4]
  assign compute_io_wgt_rd_data_bits_0_13 = load_io_wgt_rd_data_bits_0_13; // @[Core.scala 97:18:@23311.4]
  assign compute_io_wgt_rd_data_bits_0_14 = load_io_wgt_rd_data_bits_0_14; // @[Core.scala 97:18:@23312.4]
  assign compute_io_wgt_rd_data_bits_0_15 = load_io_wgt_rd_data_bits_0_15; // @[Core.scala 97:18:@23313.4]
  assign compute_io_wgt_rd_data_bits_1_0 = load_io_wgt_rd_data_bits_1_0; // @[Core.scala 97:18:@23314.4]
  assign compute_io_wgt_rd_data_bits_1_1 = load_io_wgt_rd_data_bits_1_1; // @[Core.scala 97:18:@23315.4]
  assign compute_io_wgt_rd_data_bits_1_2 = load_io_wgt_rd_data_bits_1_2; // @[Core.scala 97:18:@23316.4]
  assign compute_io_wgt_rd_data_bits_1_3 = load_io_wgt_rd_data_bits_1_3; // @[Core.scala 97:18:@23317.4]
  assign compute_io_wgt_rd_data_bits_1_4 = load_io_wgt_rd_data_bits_1_4; // @[Core.scala 97:18:@23318.4]
  assign compute_io_wgt_rd_data_bits_1_5 = load_io_wgt_rd_data_bits_1_5; // @[Core.scala 97:18:@23319.4]
  assign compute_io_wgt_rd_data_bits_1_6 = load_io_wgt_rd_data_bits_1_6; // @[Core.scala 97:18:@23320.4]
  assign compute_io_wgt_rd_data_bits_1_7 = load_io_wgt_rd_data_bits_1_7; // @[Core.scala 97:18:@23321.4]
  assign compute_io_wgt_rd_data_bits_1_8 = load_io_wgt_rd_data_bits_1_8; // @[Core.scala 97:18:@23322.4]
  assign compute_io_wgt_rd_data_bits_1_9 = load_io_wgt_rd_data_bits_1_9; // @[Core.scala 97:18:@23323.4]
  assign compute_io_wgt_rd_data_bits_1_10 = load_io_wgt_rd_data_bits_1_10; // @[Core.scala 97:18:@23324.4]
  assign compute_io_wgt_rd_data_bits_1_11 = load_io_wgt_rd_data_bits_1_11; // @[Core.scala 97:18:@23325.4]
  assign compute_io_wgt_rd_data_bits_1_12 = load_io_wgt_rd_data_bits_1_12; // @[Core.scala 97:18:@23326.4]
  assign compute_io_wgt_rd_data_bits_1_13 = load_io_wgt_rd_data_bits_1_13; // @[Core.scala 97:18:@23327.4]
  assign compute_io_wgt_rd_data_bits_1_14 = load_io_wgt_rd_data_bits_1_14; // @[Core.scala 97:18:@23328.4]
  assign compute_io_wgt_rd_data_bits_1_15 = load_io_wgt_rd_data_bits_1_15; // @[Core.scala 97:18:@23329.4]
  assign compute_io_wgt_rd_data_bits_2_0 = load_io_wgt_rd_data_bits_2_0; // @[Core.scala 97:18:@23330.4]
  assign compute_io_wgt_rd_data_bits_2_1 = load_io_wgt_rd_data_bits_2_1; // @[Core.scala 97:18:@23331.4]
  assign compute_io_wgt_rd_data_bits_2_2 = load_io_wgt_rd_data_bits_2_2; // @[Core.scala 97:18:@23332.4]
  assign compute_io_wgt_rd_data_bits_2_3 = load_io_wgt_rd_data_bits_2_3; // @[Core.scala 97:18:@23333.4]
  assign compute_io_wgt_rd_data_bits_2_4 = load_io_wgt_rd_data_bits_2_4; // @[Core.scala 97:18:@23334.4]
  assign compute_io_wgt_rd_data_bits_2_5 = load_io_wgt_rd_data_bits_2_5; // @[Core.scala 97:18:@23335.4]
  assign compute_io_wgt_rd_data_bits_2_6 = load_io_wgt_rd_data_bits_2_6; // @[Core.scala 97:18:@23336.4]
  assign compute_io_wgt_rd_data_bits_2_7 = load_io_wgt_rd_data_bits_2_7; // @[Core.scala 97:18:@23337.4]
  assign compute_io_wgt_rd_data_bits_2_8 = load_io_wgt_rd_data_bits_2_8; // @[Core.scala 97:18:@23338.4]
  assign compute_io_wgt_rd_data_bits_2_9 = load_io_wgt_rd_data_bits_2_9; // @[Core.scala 97:18:@23339.4]
  assign compute_io_wgt_rd_data_bits_2_10 = load_io_wgt_rd_data_bits_2_10; // @[Core.scala 97:18:@23340.4]
  assign compute_io_wgt_rd_data_bits_2_11 = load_io_wgt_rd_data_bits_2_11; // @[Core.scala 97:18:@23341.4]
  assign compute_io_wgt_rd_data_bits_2_12 = load_io_wgt_rd_data_bits_2_12; // @[Core.scala 97:18:@23342.4]
  assign compute_io_wgt_rd_data_bits_2_13 = load_io_wgt_rd_data_bits_2_13; // @[Core.scala 97:18:@23343.4]
  assign compute_io_wgt_rd_data_bits_2_14 = load_io_wgt_rd_data_bits_2_14; // @[Core.scala 97:18:@23344.4]
  assign compute_io_wgt_rd_data_bits_2_15 = load_io_wgt_rd_data_bits_2_15; // @[Core.scala 97:18:@23345.4]
  assign compute_io_wgt_rd_data_bits_3_0 = load_io_wgt_rd_data_bits_3_0; // @[Core.scala 97:18:@23346.4]
  assign compute_io_wgt_rd_data_bits_3_1 = load_io_wgt_rd_data_bits_3_1; // @[Core.scala 97:18:@23347.4]
  assign compute_io_wgt_rd_data_bits_3_2 = load_io_wgt_rd_data_bits_3_2; // @[Core.scala 97:18:@23348.4]
  assign compute_io_wgt_rd_data_bits_3_3 = load_io_wgt_rd_data_bits_3_3; // @[Core.scala 97:18:@23349.4]
  assign compute_io_wgt_rd_data_bits_3_4 = load_io_wgt_rd_data_bits_3_4; // @[Core.scala 97:18:@23350.4]
  assign compute_io_wgt_rd_data_bits_3_5 = load_io_wgt_rd_data_bits_3_5; // @[Core.scala 97:18:@23351.4]
  assign compute_io_wgt_rd_data_bits_3_6 = load_io_wgt_rd_data_bits_3_6; // @[Core.scala 97:18:@23352.4]
  assign compute_io_wgt_rd_data_bits_3_7 = load_io_wgt_rd_data_bits_3_7; // @[Core.scala 97:18:@23353.4]
  assign compute_io_wgt_rd_data_bits_3_8 = load_io_wgt_rd_data_bits_3_8; // @[Core.scala 97:18:@23354.4]
  assign compute_io_wgt_rd_data_bits_3_9 = load_io_wgt_rd_data_bits_3_9; // @[Core.scala 97:18:@23355.4]
  assign compute_io_wgt_rd_data_bits_3_10 = load_io_wgt_rd_data_bits_3_10; // @[Core.scala 97:18:@23356.4]
  assign compute_io_wgt_rd_data_bits_3_11 = load_io_wgt_rd_data_bits_3_11; // @[Core.scala 97:18:@23357.4]
  assign compute_io_wgt_rd_data_bits_3_12 = load_io_wgt_rd_data_bits_3_12; // @[Core.scala 97:18:@23358.4]
  assign compute_io_wgt_rd_data_bits_3_13 = load_io_wgt_rd_data_bits_3_13; // @[Core.scala 97:18:@23359.4]
  assign compute_io_wgt_rd_data_bits_3_14 = load_io_wgt_rd_data_bits_3_14; // @[Core.scala 97:18:@23360.4]
  assign compute_io_wgt_rd_data_bits_3_15 = load_io_wgt_rd_data_bits_3_15; // @[Core.scala 97:18:@23361.4]
  assign compute_io_wgt_rd_data_bits_4_0 = load_io_wgt_rd_data_bits_4_0; // @[Core.scala 97:18:@23362.4]
  assign compute_io_wgt_rd_data_bits_4_1 = load_io_wgt_rd_data_bits_4_1; // @[Core.scala 97:18:@23363.4]
  assign compute_io_wgt_rd_data_bits_4_2 = load_io_wgt_rd_data_bits_4_2; // @[Core.scala 97:18:@23364.4]
  assign compute_io_wgt_rd_data_bits_4_3 = load_io_wgt_rd_data_bits_4_3; // @[Core.scala 97:18:@23365.4]
  assign compute_io_wgt_rd_data_bits_4_4 = load_io_wgt_rd_data_bits_4_4; // @[Core.scala 97:18:@23366.4]
  assign compute_io_wgt_rd_data_bits_4_5 = load_io_wgt_rd_data_bits_4_5; // @[Core.scala 97:18:@23367.4]
  assign compute_io_wgt_rd_data_bits_4_6 = load_io_wgt_rd_data_bits_4_6; // @[Core.scala 97:18:@23368.4]
  assign compute_io_wgt_rd_data_bits_4_7 = load_io_wgt_rd_data_bits_4_7; // @[Core.scala 97:18:@23369.4]
  assign compute_io_wgt_rd_data_bits_4_8 = load_io_wgt_rd_data_bits_4_8; // @[Core.scala 97:18:@23370.4]
  assign compute_io_wgt_rd_data_bits_4_9 = load_io_wgt_rd_data_bits_4_9; // @[Core.scala 97:18:@23371.4]
  assign compute_io_wgt_rd_data_bits_4_10 = load_io_wgt_rd_data_bits_4_10; // @[Core.scala 97:18:@23372.4]
  assign compute_io_wgt_rd_data_bits_4_11 = load_io_wgt_rd_data_bits_4_11; // @[Core.scala 97:18:@23373.4]
  assign compute_io_wgt_rd_data_bits_4_12 = load_io_wgt_rd_data_bits_4_12; // @[Core.scala 97:18:@23374.4]
  assign compute_io_wgt_rd_data_bits_4_13 = load_io_wgt_rd_data_bits_4_13; // @[Core.scala 97:18:@23375.4]
  assign compute_io_wgt_rd_data_bits_4_14 = load_io_wgt_rd_data_bits_4_14; // @[Core.scala 97:18:@23376.4]
  assign compute_io_wgt_rd_data_bits_4_15 = load_io_wgt_rd_data_bits_4_15; // @[Core.scala 97:18:@23377.4]
  assign compute_io_wgt_rd_data_bits_5_0 = load_io_wgt_rd_data_bits_5_0; // @[Core.scala 97:18:@23378.4]
  assign compute_io_wgt_rd_data_bits_5_1 = load_io_wgt_rd_data_bits_5_1; // @[Core.scala 97:18:@23379.4]
  assign compute_io_wgt_rd_data_bits_5_2 = load_io_wgt_rd_data_bits_5_2; // @[Core.scala 97:18:@23380.4]
  assign compute_io_wgt_rd_data_bits_5_3 = load_io_wgt_rd_data_bits_5_3; // @[Core.scala 97:18:@23381.4]
  assign compute_io_wgt_rd_data_bits_5_4 = load_io_wgt_rd_data_bits_5_4; // @[Core.scala 97:18:@23382.4]
  assign compute_io_wgt_rd_data_bits_5_5 = load_io_wgt_rd_data_bits_5_5; // @[Core.scala 97:18:@23383.4]
  assign compute_io_wgt_rd_data_bits_5_6 = load_io_wgt_rd_data_bits_5_6; // @[Core.scala 97:18:@23384.4]
  assign compute_io_wgt_rd_data_bits_5_7 = load_io_wgt_rd_data_bits_5_7; // @[Core.scala 97:18:@23385.4]
  assign compute_io_wgt_rd_data_bits_5_8 = load_io_wgt_rd_data_bits_5_8; // @[Core.scala 97:18:@23386.4]
  assign compute_io_wgt_rd_data_bits_5_9 = load_io_wgt_rd_data_bits_5_9; // @[Core.scala 97:18:@23387.4]
  assign compute_io_wgt_rd_data_bits_5_10 = load_io_wgt_rd_data_bits_5_10; // @[Core.scala 97:18:@23388.4]
  assign compute_io_wgt_rd_data_bits_5_11 = load_io_wgt_rd_data_bits_5_11; // @[Core.scala 97:18:@23389.4]
  assign compute_io_wgt_rd_data_bits_5_12 = load_io_wgt_rd_data_bits_5_12; // @[Core.scala 97:18:@23390.4]
  assign compute_io_wgt_rd_data_bits_5_13 = load_io_wgt_rd_data_bits_5_13; // @[Core.scala 97:18:@23391.4]
  assign compute_io_wgt_rd_data_bits_5_14 = load_io_wgt_rd_data_bits_5_14; // @[Core.scala 97:18:@23392.4]
  assign compute_io_wgt_rd_data_bits_5_15 = load_io_wgt_rd_data_bits_5_15; // @[Core.scala 97:18:@23393.4]
  assign compute_io_wgt_rd_data_bits_6_0 = load_io_wgt_rd_data_bits_6_0; // @[Core.scala 97:18:@23394.4]
  assign compute_io_wgt_rd_data_bits_6_1 = load_io_wgt_rd_data_bits_6_1; // @[Core.scala 97:18:@23395.4]
  assign compute_io_wgt_rd_data_bits_6_2 = load_io_wgt_rd_data_bits_6_2; // @[Core.scala 97:18:@23396.4]
  assign compute_io_wgt_rd_data_bits_6_3 = load_io_wgt_rd_data_bits_6_3; // @[Core.scala 97:18:@23397.4]
  assign compute_io_wgt_rd_data_bits_6_4 = load_io_wgt_rd_data_bits_6_4; // @[Core.scala 97:18:@23398.4]
  assign compute_io_wgt_rd_data_bits_6_5 = load_io_wgt_rd_data_bits_6_5; // @[Core.scala 97:18:@23399.4]
  assign compute_io_wgt_rd_data_bits_6_6 = load_io_wgt_rd_data_bits_6_6; // @[Core.scala 97:18:@23400.4]
  assign compute_io_wgt_rd_data_bits_6_7 = load_io_wgt_rd_data_bits_6_7; // @[Core.scala 97:18:@23401.4]
  assign compute_io_wgt_rd_data_bits_6_8 = load_io_wgt_rd_data_bits_6_8; // @[Core.scala 97:18:@23402.4]
  assign compute_io_wgt_rd_data_bits_6_9 = load_io_wgt_rd_data_bits_6_9; // @[Core.scala 97:18:@23403.4]
  assign compute_io_wgt_rd_data_bits_6_10 = load_io_wgt_rd_data_bits_6_10; // @[Core.scala 97:18:@23404.4]
  assign compute_io_wgt_rd_data_bits_6_11 = load_io_wgt_rd_data_bits_6_11; // @[Core.scala 97:18:@23405.4]
  assign compute_io_wgt_rd_data_bits_6_12 = load_io_wgt_rd_data_bits_6_12; // @[Core.scala 97:18:@23406.4]
  assign compute_io_wgt_rd_data_bits_6_13 = load_io_wgt_rd_data_bits_6_13; // @[Core.scala 97:18:@23407.4]
  assign compute_io_wgt_rd_data_bits_6_14 = load_io_wgt_rd_data_bits_6_14; // @[Core.scala 97:18:@23408.4]
  assign compute_io_wgt_rd_data_bits_6_15 = load_io_wgt_rd_data_bits_6_15; // @[Core.scala 97:18:@23409.4]
  assign compute_io_wgt_rd_data_bits_7_0 = load_io_wgt_rd_data_bits_7_0; // @[Core.scala 97:18:@23410.4]
  assign compute_io_wgt_rd_data_bits_7_1 = load_io_wgt_rd_data_bits_7_1; // @[Core.scala 97:18:@23411.4]
  assign compute_io_wgt_rd_data_bits_7_2 = load_io_wgt_rd_data_bits_7_2; // @[Core.scala 97:18:@23412.4]
  assign compute_io_wgt_rd_data_bits_7_3 = load_io_wgt_rd_data_bits_7_3; // @[Core.scala 97:18:@23413.4]
  assign compute_io_wgt_rd_data_bits_7_4 = load_io_wgt_rd_data_bits_7_4; // @[Core.scala 97:18:@23414.4]
  assign compute_io_wgt_rd_data_bits_7_5 = load_io_wgt_rd_data_bits_7_5; // @[Core.scala 97:18:@23415.4]
  assign compute_io_wgt_rd_data_bits_7_6 = load_io_wgt_rd_data_bits_7_6; // @[Core.scala 97:18:@23416.4]
  assign compute_io_wgt_rd_data_bits_7_7 = load_io_wgt_rd_data_bits_7_7; // @[Core.scala 97:18:@23417.4]
  assign compute_io_wgt_rd_data_bits_7_8 = load_io_wgt_rd_data_bits_7_8; // @[Core.scala 97:18:@23418.4]
  assign compute_io_wgt_rd_data_bits_7_9 = load_io_wgt_rd_data_bits_7_9; // @[Core.scala 97:18:@23419.4]
  assign compute_io_wgt_rd_data_bits_7_10 = load_io_wgt_rd_data_bits_7_10; // @[Core.scala 97:18:@23420.4]
  assign compute_io_wgt_rd_data_bits_7_11 = load_io_wgt_rd_data_bits_7_11; // @[Core.scala 97:18:@23421.4]
  assign compute_io_wgt_rd_data_bits_7_12 = load_io_wgt_rd_data_bits_7_12; // @[Core.scala 97:18:@23422.4]
  assign compute_io_wgt_rd_data_bits_7_13 = load_io_wgt_rd_data_bits_7_13; // @[Core.scala 97:18:@23423.4]
  assign compute_io_wgt_rd_data_bits_7_14 = load_io_wgt_rd_data_bits_7_14; // @[Core.scala 97:18:@23424.4]
  assign compute_io_wgt_rd_data_bits_7_15 = load_io_wgt_rd_data_bits_7_15; // @[Core.scala 97:18:@23425.4]
  assign compute_io_wgt_rd_data_bits_8_0 = load_io_wgt_rd_data_bits_8_0; // @[Core.scala 97:18:@23426.4]
  assign compute_io_wgt_rd_data_bits_8_1 = load_io_wgt_rd_data_bits_8_1; // @[Core.scala 97:18:@23427.4]
  assign compute_io_wgt_rd_data_bits_8_2 = load_io_wgt_rd_data_bits_8_2; // @[Core.scala 97:18:@23428.4]
  assign compute_io_wgt_rd_data_bits_8_3 = load_io_wgt_rd_data_bits_8_3; // @[Core.scala 97:18:@23429.4]
  assign compute_io_wgt_rd_data_bits_8_4 = load_io_wgt_rd_data_bits_8_4; // @[Core.scala 97:18:@23430.4]
  assign compute_io_wgt_rd_data_bits_8_5 = load_io_wgt_rd_data_bits_8_5; // @[Core.scala 97:18:@23431.4]
  assign compute_io_wgt_rd_data_bits_8_6 = load_io_wgt_rd_data_bits_8_6; // @[Core.scala 97:18:@23432.4]
  assign compute_io_wgt_rd_data_bits_8_7 = load_io_wgt_rd_data_bits_8_7; // @[Core.scala 97:18:@23433.4]
  assign compute_io_wgt_rd_data_bits_8_8 = load_io_wgt_rd_data_bits_8_8; // @[Core.scala 97:18:@23434.4]
  assign compute_io_wgt_rd_data_bits_8_9 = load_io_wgt_rd_data_bits_8_9; // @[Core.scala 97:18:@23435.4]
  assign compute_io_wgt_rd_data_bits_8_10 = load_io_wgt_rd_data_bits_8_10; // @[Core.scala 97:18:@23436.4]
  assign compute_io_wgt_rd_data_bits_8_11 = load_io_wgt_rd_data_bits_8_11; // @[Core.scala 97:18:@23437.4]
  assign compute_io_wgt_rd_data_bits_8_12 = load_io_wgt_rd_data_bits_8_12; // @[Core.scala 97:18:@23438.4]
  assign compute_io_wgt_rd_data_bits_8_13 = load_io_wgt_rd_data_bits_8_13; // @[Core.scala 97:18:@23439.4]
  assign compute_io_wgt_rd_data_bits_8_14 = load_io_wgt_rd_data_bits_8_14; // @[Core.scala 97:18:@23440.4]
  assign compute_io_wgt_rd_data_bits_8_15 = load_io_wgt_rd_data_bits_8_15; // @[Core.scala 97:18:@23441.4]
  assign compute_io_wgt_rd_data_bits_9_0 = load_io_wgt_rd_data_bits_9_0; // @[Core.scala 97:18:@23442.4]
  assign compute_io_wgt_rd_data_bits_9_1 = load_io_wgt_rd_data_bits_9_1; // @[Core.scala 97:18:@23443.4]
  assign compute_io_wgt_rd_data_bits_9_2 = load_io_wgt_rd_data_bits_9_2; // @[Core.scala 97:18:@23444.4]
  assign compute_io_wgt_rd_data_bits_9_3 = load_io_wgt_rd_data_bits_9_3; // @[Core.scala 97:18:@23445.4]
  assign compute_io_wgt_rd_data_bits_9_4 = load_io_wgt_rd_data_bits_9_4; // @[Core.scala 97:18:@23446.4]
  assign compute_io_wgt_rd_data_bits_9_5 = load_io_wgt_rd_data_bits_9_5; // @[Core.scala 97:18:@23447.4]
  assign compute_io_wgt_rd_data_bits_9_6 = load_io_wgt_rd_data_bits_9_6; // @[Core.scala 97:18:@23448.4]
  assign compute_io_wgt_rd_data_bits_9_7 = load_io_wgt_rd_data_bits_9_7; // @[Core.scala 97:18:@23449.4]
  assign compute_io_wgt_rd_data_bits_9_8 = load_io_wgt_rd_data_bits_9_8; // @[Core.scala 97:18:@23450.4]
  assign compute_io_wgt_rd_data_bits_9_9 = load_io_wgt_rd_data_bits_9_9; // @[Core.scala 97:18:@23451.4]
  assign compute_io_wgt_rd_data_bits_9_10 = load_io_wgt_rd_data_bits_9_10; // @[Core.scala 97:18:@23452.4]
  assign compute_io_wgt_rd_data_bits_9_11 = load_io_wgt_rd_data_bits_9_11; // @[Core.scala 97:18:@23453.4]
  assign compute_io_wgt_rd_data_bits_9_12 = load_io_wgt_rd_data_bits_9_12; // @[Core.scala 97:18:@23454.4]
  assign compute_io_wgt_rd_data_bits_9_13 = load_io_wgt_rd_data_bits_9_13; // @[Core.scala 97:18:@23455.4]
  assign compute_io_wgt_rd_data_bits_9_14 = load_io_wgt_rd_data_bits_9_14; // @[Core.scala 97:18:@23456.4]
  assign compute_io_wgt_rd_data_bits_9_15 = load_io_wgt_rd_data_bits_9_15; // @[Core.scala 97:18:@23457.4]
  assign compute_io_wgt_rd_data_bits_10_0 = load_io_wgt_rd_data_bits_10_0; // @[Core.scala 97:18:@23458.4]
  assign compute_io_wgt_rd_data_bits_10_1 = load_io_wgt_rd_data_bits_10_1; // @[Core.scala 97:18:@23459.4]
  assign compute_io_wgt_rd_data_bits_10_2 = load_io_wgt_rd_data_bits_10_2; // @[Core.scala 97:18:@23460.4]
  assign compute_io_wgt_rd_data_bits_10_3 = load_io_wgt_rd_data_bits_10_3; // @[Core.scala 97:18:@23461.4]
  assign compute_io_wgt_rd_data_bits_10_4 = load_io_wgt_rd_data_bits_10_4; // @[Core.scala 97:18:@23462.4]
  assign compute_io_wgt_rd_data_bits_10_5 = load_io_wgt_rd_data_bits_10_5; // @[Core.scala 97:18:@23463.4]
  assign compute_io_wgt_rd_data_bits_10_6 = load_io_wgt_rd_data_bits_10_6; // @[Core.scala 97:18:@23464.4]
  assign compute_io_wgt_rd_data_bits_10_7 = load_io_wgt_rd_data_bits_10_7; // @[Core.scala 97:18:@23465.4]
  assign compute_io_wgt_rd_data_bits_10_8 = load_io_wgt_rd_data_bits_10_8; // @[Core.scala 97:18:@23466.4]
  assign compute_io_wgt_rd_data_bits_10_9 = load_io_wgt_rd_data_bits_10_9; // @[Core.scala 97:18:@23467.4]
  assign compute_io_wgt_rd_data_bits_10_10 = load_io_wgt_rd_data_bits_10_10; // @[Core.scala 97:18:@23468.4]
  assign compute_io_wgt_rd_data_bits_10_11 = load_io_wgt_rd_data_bits_10_11; // @[Core.scala 97:18:@23469.4]
  assign compute_io_wgt_rd_data_bits_10_12 = load_io_wgt_rd_data_bits_10_12; // @[Core.scala 97:18:@23470.4]
  assign compute_io_wgt_rd_data_bits_10_13 = load_io_wgt_rd_data_bits_10_13; // @[Core.scala 97:18:@23471.4]
  assign compute_io_wgt_rd_data_bits_10_14 = load_io_wgt_rd_data_bits_10_14; // @[Core.scala 97:18:@23472.4]
  assign compute_io_wgt_rd_data_bits_10_15 = load_io_wgt_rd_data_bits_10_15; // @[Core.scala 97:18:@23473.4]
  assign compute_io_wgt_rd_data_bits_11_0 = load_io_wgt_rd_data_bits_11_0; // @[Core.scala 97:18:@23474.4]
  assign compute_io_wgt_rd_data_bits_11_1 = load_io_wgt_rd_data_bits_11_1; // @[Core.scala 97:18:@23475.4]
  assign compute_io_wgt_rd_data_bits_11_2 = load_io_wgt_rd_data_bits_11_2; // @[Core.scala 97:18:@23476.4]
  assign compute_io_wgt_rd_data_bits_11_3 = load_io_wgt_rd_data_bits_11_3; // @[Core.scala 97:18:@23477.4]
  assign compute_io_wgt_rd_data_bits_11_4 = load_io_wgt_rd_data_bits_11_4; // @[Core.scala 97:18:@23478.4]
  assign compute_io_wgt_rd_data_bits_11_5 = load_io_wgt_rd_data_bits_11_5; // @[Core.scala 97:18:@23479.4]
  assign compute_io_wgt_rd_data_bits_11_6 = load_io_wgt_rd_data_bits_11_6; // @[Core.scala 97:18:@23480.4]
  assign compute_io_wgt_rd_data_bits_11_7 = load_io_wgt_rd_data_bits_11_7; // @[Core.scala 97:18:@23481.4]
  assign compute_io_wgt_rd_data_bits_11_8 = load_io_wgt_rd_data_bits_11_8; // @[Core.scala 97:18:@23482.4]
  assign compute_io_wgt_rd_data_bits_11_9 = load_io_wgt_rd_data_bits_11_9; // @[Core.scala 97:18:@23483.4]
  assign compute_io_wgt_rd_data_bits_11_10 = load_io_wgt_rd_data_bits_11_10; // @[Core.scala 97:18:@23484.4]
  assign compute_io_wgt_rd_data_bits_11_11 = load_io_wgt_rd_data_bits_11_11; // @[Core.scala 97:18:@23485.4]
  assign compute_io_wgt_rd_data_bits_11_12 = load_io_wgt_rd_data_bits_11_12; // @[Core.scala 97:18:@23486.4]
  assign compute_io_wgt_rd_data_bits_11_13 = load_io_wgt_rd_data_bits_11_13; // @[Core.scala 97:18:@23487.4]
  assign compute_io_wgt_rd_data_bits_11_14 = load_io_wgt_rd_data_bits_11_14; // @[Core.scala 97:18:@23488.4]
  assign compute_io_wgt_rd_data_bits_11_15 = load_io_wgt_rd_data_bits_11_15; // @[Core.scala 97:18:@23489.4]
  assign compute_io_wgt_rd_data_bits_12_0 = load_io_wgt_rd_data_bits_12_0; // @[Core.scala 97:18:@23490.4]
  assign compute_io_wgt_rd_data_bits_12_1 = load_io_wgt_rd_data_bits_12_1; // @[Core.scala 97:18:@23491.4]
  assign compute_io_wgt_rd_data_bits_12_2 = load_io_wgt_rd_data_bits_12_2; // @[Core.scala 97:18:@23492.4]
  assign compute_io_wgt_rd_data_bits_12_3 = load_io_wgt_rd_data_bits_12_3; // @[Core.scala 97:18:@23493.4]
  assign compute_io_wgt_rd_data_bits_12_4 = load_io_wgt_rd_data_bits_12_4; // @[Core.scala 97:18:@23494.4]
  assign compute_io_wgt_rd_data_bits_12_5 = load_io_wgt_rd_data_bits_12_5; // @[Core.scala 97:18:@23495.4]
  assign compute_io_wgt_rd_data_bits_12_6 = load_io_wgt_rd_data_bits_12_6; // @[Core.scala 97:18:@23496.4]
  assign compute_io_wgt_rd_data_bits_12_7 = load_io_wgt_rd_data_bits_12_7; // @[Core.scala 97:18:@23497.4]
  assign compute_io_wgt_rd_data_bits_12_8 = load_io_wgt_rd_data_bits_12_8; // @[Core.scala 97:18:@23498.4]
  assign compute_io_wgt_rd_data_bits_12_9 = load_io_wgt_rd_data_bits_12_9; // @[Core.scala 97:18:@23499.4]
  assign compute_io_wgt_rd_data_bits_12_10 = load_io_wgt_rd_data_bits_12_10; // @[Core.scala 97:18:@23500.4]
  assign compute_io_wgt_rd_data_bits_12_11 = load_io_wgt_rd_data_bits_12_11; // @[Core.scala 97:18:@23501.4]
  assign compute_io_wgt_rd_data_bits_12_12 = load_io_wgt_rd_data_bits_12_12; // @[Core.scala 97:18:@23502.4]
  assign compute_io_wgt_rd_data_bits_12_13 = load_io_wgt_rd_data_bits_12_13; // @[Core.scala 97:18:@23503.4]
  assign compute_io_wgt_rd_data_bits_12_14 = load_io_wgt_rd_data_bits_12_14; // @[Core.scala 97:18:@23504.4]
  assign compute_io_wgt_rd_data_bits_12_15 = load_io_wgt_rd_data_bits_12_15; // @[Core.scala 97:18:@23505.4]
  assign compute_io_wgt_rd_data_bits_13_0 = load_io_wgt_rd_data_bits_13_0; // @[Core.scala 97:18:@23506.4]
  assign compute_io_wgt_rd_data_bits_13_1 = load_io_wgt_rd_data_bits_13_1; // @[Core.scala 97:18:@23507.4]
  assign compute_io_wgt_rd_data_bits_13_2 = load_io_wgt_rd_data_bits_13_2; // @[Core.scala 97:18:@23508.4]
  assign compute_io_wgt_rd_data_bits_13_3 = load_io_wgt_rd_data_bits_13_3; // @[Core.scala 97:18:@23509.4]
  assign compute_io_wgt_rd_data_bits_13_4 = load_io_wgt_rd_data_bits_13_4; // @[Core.scala 97:18:@23510.4]
  assign compute_io_wgt_rd_data_bits_13_5 = load_io_wgt_rd_data_bits_13_5; // @[Core.scala 97:18:@23511.4]
  assign compute_io_wgt_rd_data_bits_13_6 = load_io_wgt_rd_data_bits_13_6; // @[Core.scala 97:18:@23512.4]
  assign compute_io_wgt_rd_data_bits_13_7 = load_io_wgt_rd_data_bits_13_7; // @[Core.scala 97:18:@23513.4]
  assign compute_io_wgt_rd_data_bits_13_8 = load_io_wgt_rd_data_bits_13_8; // @[Core.scala 97:18:@23514.4]
  assign compute_io_wgt_rd_data_bits_13_9 = load_io_wgt_rd_data_bits_13_9; // @[Core.scala 97:18:@23515.4]
  assign compute_io_wgt_rd_data_bits_13_10 = load_io_wgt_rd_data_bits_13_10; // @[Core.scala 97:18:@23516.4]
  assign compute_io_wgt_rd_data_bits_13_11 = load_io_wgt_rd_data_bits_13_11; // @[Core.scala 97:18:@23517.4]
  assign compute_io_wgt_rd_data_bits_13_12 = load_io_wgt_rd_data_bits_13_12; // @[Core.scala 97:18:@23518.4]
  assign compute_io_wgt_rd_data_bits_13_13 = load_io_wgt_rd_data_bits_13_13; // @[Core.scala 97:18:@23519.4]
  assign compute_io_wgt_rd_data_bits_13_14 = load_io_wgt_rd_data_bits_13_14; // @[Core.scala 97:18:@23520.4]
  assign compute_io_wgt_rd_data_bits_13_15 = load_io_wgt_rd_data_bits_13_15; // @[Core.scala 97:18:@23521.4]
  assign compute_io_wgt_rd_data_bits_14_0 = load_io_wgt_rd_data_bits_14_0; // @[Core.scala 97:18:@23522.4]
  assign compute_io_wgt_rd_data_bits_14_1 = load_io_wgt_rd_data_bits_14_1; // @[Core.scala 97:18:@23523.4]
  assign compute_io_wgt_rd_data_bits_14_2 = load_io_wgt_rd_data_bits_14_2; // @[Core.scala 97:18:@23524.4]
  assign compute_io_wgt_rd_data_bits_14_3 = load_io_wgt_rd_data_bits_14_3; // @[Core.scala 97:18:@23525.4]
  assign compute_io_wgt_rd_data_bits_14_4 = load_io_wgt_rd_data_bits_14_4; // @[Core.scala 97:18:@23526.4]
  assign compute_io_wgt_rd_data_bits_14_5 = load_io_wgt_rd_data_bits_14_5; // @[Core.scala 97:18:@23527.4]
  assign compute_io_wgt_rd_data_bits_14_6 = load_io_wgt_rd_data_bits_14_6; // @[Core.scala 97:18:@23528.4]
  assign compute_io_wgt_rd_data_bits_14_7 = load_io_wgt_rd_data_bits_14_7; // @[Core.scala 97:18:@23529.4]
  assign compute_io_wgt_rd_data_bits_14_8 = load_io_wgt_rd_data_bits_14_8; // @[Core.scala 97:18:@23530.4]
  assign compute_io_wgt_rd_data_bits_14_9 = load_io_wgt_rd_data_bits_14_9; // @[Core.scala 97:18:@23531.4]
  assign compute_io_wgt_rd_data_bits_14_10 = load_io_wgt_rd_data_bits_14_10; // @[Core.scala 97:18:@23532.4]
  assign compute_io_wgt_rd_data_bits_14_11 = load_io_wgt_rd_data_bits_14_11; // @[Core.scala 97:18:@23533.4]
  assign compute_io_wgt_rd_data_bits_14_12 = load_io_wgt_rd_data_bits_14_12; // @[Core.scala 97:18:@23534.4]
  assign compute_io_wgt_rd_data_bits_14_13 = load_io_wgt_rd_data_bits_14_13; // @[Core.scala 97:18:@23535.4]
  assign compute_io_wgt_rd_data_bits_14_14 = load_io_wgt_rd_data_bits_14_14; // @[Core.scala 97:18:@23536.4]
  assign compute_io_wgt_rd_data_bits_14_15 = load_io_wgt_rd_data_bits_14_15; // @[Core.scala 97:18:@23537.4]
  assign compute_io_wgt_rd_data_bits_15_0 = load_io_wgt_rd_data_bits_15_0; // @[Core.scala 97:18:@23538.4]
  assign compute_io_wgt_rd_data_bits_15_1 = load_io_wgt_rd_data_bits_15_1; // @[Core.scala 97:18:@23539.4]
  assign compute_io_wgt_rd_data_bits_15_2 = load_io_wgt_rd_data_bits_15_2; // @[Core.scala 97:18:@23540.4]
  assign compute_io_wgt_rd_data_bits_15_3 = load_io_wgt_rd_data_bits_15_3; // @[Core.scala 97:18:@23541.4]
  assign compute_io_wgt_rd_data_bits_15_4 = load_io_wgt_rd_data_bits_15_4; // @[Core.scala 97:18:@23542.4]
  assign compute_io_wgt_rd_data_bits_15_5 = load_io_wgt_rd_data_bits_15_5; // @[Core.scala 97:18:@23543.4]
  assign compute_io_wgt_rd_data_bits_15_6 = load_io_wgt_rd_data_bits_15_6; // @[Core.scala 97:18:@23544.4]
  assign compute_io_wgt_rd_data_bits_15_7 = load_io_wgt_rd_data_bits_15_7; // @[Core.scala 97:18:@23545.4]
  assign compute_io_wgt_rd_data_bits_15_8 = load_io_wgt_rd_data_bits_15_8; // @[Core.scala 97:18:@23546.4]
  assign compute_io_wgt_rd_data_bits_15_9 = load_io_wgt_rd_data_bits_15_9; // @[Core.scala 97:18:@23547.4]
  assign compute_io_wgt_rd_data_bits_15_10 = load_io_wgt_rd_data_bits_15_10; // @[Core.scala 97:18:@23548.4]
  assign compute_io_wgt_rd_data_bits_15_11 = load_io_wgt_rd_data_bits_15_11; // @[Core.scala 97:18:@23549.4]
  assign compute_io_wgt_rd_data_bits_15_12 = load_io_wgt_rd_data_bits_15_12; // @[Core.scala 97:18:@23550.4]
  assign compute_io_wgt_rd_data_bits_15_13 = load_io_wgt_rd_data_bits_15_13; // @[Core.scala 97:18:@23551.4]
  assign compute_io_wgt_rd_data_bits_15_14 = load_io_wgt_rd_data_bits_15_14; // @[Core.scala 97:18:@23552.4]
  assign compute_io_wgt_rd_data_bits_15_15 = load_io_wgt_rd_data_bits_15_15; // @[Core.scala 97:18:@23553.4]
  assign store_clock = clock; // @[:@22939.4]
  assign store_reset = reset; // @[:@22940.4]
  assign store_io_i_post = compute_io_o_post_1; // @[Core.scala 102:19:@23557.4]
  assign store_io_inst_valid = fetch_io_inst_st_valid; // @[Core.scala 103:17:@23559.4]
  assign store_io_inst_bits = fetch_io_inst_st_bits; // @[Core.scala 103:17:@23558.4]
  assign store_io_out_baddr = io_vcr_ptrs_5; // @[Core.scala 104:22:@23561.4]
  assign store_io_vme_wr_cmd_ready = io_vme_wr_0_cmd_ready; // @[Core.scala 75:16:@22986.4]
  assign store_io_vme_wr_data_ready = io_vme_wr_0_data_ready; // @[Core.scala 75:16:@22982.4]
  assign store_io_vme_wr_ack = io_vme_wr_0_ack; // @[Core.scala 75:16:@22979.4]
  assign store_io_out_wr_valid = compute_io_out_wr_valid; // @[Core.scala 105:16:@23579.4]
  assign store_io_out_wr_bits_idx = compute_io_out_wr_bits_idx; // @[Core.scala 105:16:@23578.4]
  assign store_io_out_wr_bits_data_0_0 = compute_io_out_wr_bits_data_0_0; // @[Core.scala 105:16:@23562.4]
  assign store_io_out_wr_bits_data_0_1 = compute_io_out_wr_bits_data_0_1; // @[Core.scala 105:16:@23563.4]
  assign store_io_out_wr_bits_data_0_2 = compute_io_out_wr_bits_data_0_2; // @[Core.scala 105:16:@23564.4]
  assign store_io_out_wr_bits_data_0_3 = compute_io_out_wr_bits_data_0_3; // @[Core.scala 105:16:@23565.4]
  assign store_io_out_wr_bits_data_0_4 = compute_io_out_wr_bits_data_0_4; // @[Core.scala 105:16:@23566.4]
  assign store_io_out_wr_bits_data_0_5 = compute_io_out_wr_bits_data_0_5; // @[Core.scala 105:16:@23567.4]
  assign store_io_out_wr_bits_data_0_6 = compute_io_out_wr_bits_data_0_6; // @[Core.scala 105:16:@23568.4]
  assign store_io_out_wr_bits_data_0_7 = compute_io_out_wr_bits_data_0_7; // @[Core.scala 105:16:@23569.4]
  assign store_io_out_wr_bits_data_0_8 = compute_io_out_wr_bits_data_0_8; // @[Core.scala 105:16:@23570.4]
  assign store_io_out_wr_bits_data_0_9 = compute_io_out_wr_bits_data_0_9; // @[Core.scala 105:16:@23571.4]
  assign store_io_out_wr_bits_data_0_10 = compute_io_out_wr_bits_data_0_10; // @[Core.scala 105:16:@23572.4]
  assign store_io_out_wr_bits_data_0_11 = compute_io_out_wr_bits_data_0_11; // @[Core.scala 105:16:@23573.4]
  assign store_io_out_wr_bits_data_0_12 = compute_io_out_wr_bits_data_0_12; // @[Core.scala 105:16:@23574.4]
  assign store_io_out_wr_bits_data_0_13 = compute_io_out_wr_bits_data_0_13; // @[Core.scala 105:16:@23575.4]
  assign store_io_out_wr_bits_data_0_14 = compute_io_out_wr_bits_data_0_14; // @[Core.scala 105:16:@23576.4]
  assign store_io_out_wr_bits_data_0_15 = compute_io_out_wr_bits_data_0_15; // @[Core.scala 105:16:@23577.4]
  assign ecounters_clock = clock; // @[:@22942.4]
  assign ecounters_reset = reset; // @[:@22943.4]
  assign ecounters_io_launch = io_vcr_launch; // @[Core.scala 108:23:@23599.4]
  assign ecounters_io_finish = compute_io_finish; // @[Core.scala 109:23:@23600.4]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  `ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  finish = _RAND_0[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    finish <= compute_io_finish;
  end
endmodule
module VTAShell( // @[:@23607.2]
  input         clock, // @[:@23608.4]
  input         reset, // @[:@23609.4]
  output        io_host_aw_ready, // @[:@23610.4]
  input         io_host_aw_valid, // @[:@23610.4]
  input  [15:0] io_host_aw_bits_addr, // @[:@23610.4]
  output        io_host_w_ready, // @[:@23610.4]
  input         io_host_w_valid, // @[:@23610.4]
  input  [31:0] io_host_w_bits_data, // @[:@23610.4]
  input         io_host_b_ready, // @[:@23610.4]
  output        io_host_b_valid, // @[:@23610.4]
  output        io_host_ar_ready, // @[:@23610.4]
  input         io_host_ar_valid, // @[:@23610.4]
  input  [15:0] io_host_ar_bits_addr, // @[:@23610.4]
  input         io_host_r_ready, // @[:@23610.4]
  output        io_host_r_valid, // @[:@23610.4]
  output [31:0] io_host_r_bits_data, // @[:@23610.4]
  input         io_mem_aw_ready, // @[:@23610.4]
  output        io_mem_aw_valid, // @[:@23610.4]
  output [31:0] io_mem_aw_bits_addr, // @[:@23610.4]
  output [7:0]  io_mem_aw_bits_len, // @[:@23610.4]
  input         io_mem_w_ready, // @[:@23610.4]
  output        io_mem_w_valid, // @[:@23610.4]
  output [63:0] io_mem_w_bits_data, // @[:@23610.4]
  output        io_mem_w_bits_last, // @[:@23610.4]
  input         io_mem_b_valid, // @[:@23610.4]
  input         io_mem_ar_ready, // @[:@23610.4]
  output        io_mem_ar_valid, // @[:@23610.4]
  output [31:0] io_mem_ar_bits_addr, // @[:@23610.4]
  output [7:0]  io_mem_ar_bits_len, // @[:@23610.4]
  output        io_mem_r_ready, // @[:@23610.4]
  input         io_mem_r_valid, // @[:@23610.4]
  input  [63:0] io_mem_r_bits_data, // @[:@23610.4]
  input         io_mem_r_bits_last // @[:@23610.4]
);
  wire  vcr_clock; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_reset; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_aw_ready; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_aw_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire [15:0] vcr_io_host_aw_bits_addr; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_w_ready; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_w_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_host_w_bits_data; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_b_ready; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_b_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_ar_ready; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_ar_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire [15:0] vcr_io_host_ar_bits_addr; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_r_ready; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_host_r_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_host_r_bits_data; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_vcr_launch; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_vcr_finish; // @[VTAShell.scala 48:19:@23612.4]
  wire  vcr_io_vcr_ecnt_0_valid; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ecnt_0_bits; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_vals_0; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_0; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_1; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_2; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_3; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_4; // @[VTAShell.scala 48:19:@23612.4]
  wire [31:0] vcr_io_vcr_ptrs_5; // @[VTAShell.scala 48:19:@23612.4]
  wire  vme_clock; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_reset; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_aw_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_aw_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_mem_aw_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_mem_aw_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_w_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_w_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_mem_w_bits_data; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_w_bits_last; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_b_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_b_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_ar_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_ar_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_mem_ar_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_mem_ar_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_r_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_r_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_mem_r_bits_data; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_mem_r_bits_last; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_0_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_0_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_rd_0_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_rd_0_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_0_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_0_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_rd_0_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_1_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_1_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_rd_1_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_rd_1_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_1_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_1_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_rd_1_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_2_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_2_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_rd_2_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_rd_2_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_2_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_2_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_rd_2_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_3_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_3_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_rd_3_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_rd_3_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_3_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_3_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_rd_3_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_4_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_4_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_rd_4_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_rd_4_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_4_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_rd_4_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_rd_4_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_wr_0_cmd_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_wr_0_cmd_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [31:0] vme_io_vme_wr_0_cmd_bits_addr; // @[VTAShell.scala 49:19:@23615.4]
  wire [7:0] vme_io_vme_wr_0_cmd_bits_len; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_wr_0_data_ready; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_wr_0_data_valid; // @[VTAShell.scala 49:19:@23615.4]
  wire [63:0] vme_io_vme_wr_0_data_bits; // @[VTAShell.scala 49:19:@23615.4]
  wire  vme_io_vme_wr_0_ack; // @[VTAShell.scala 49:19:@23615.4]
  wire  core_clock; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_reset; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vcr_launch; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vcr_finish; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vcr_ecnt_0_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ecnt_0_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_vals_0; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_0; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_1; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_2; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_3; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_4; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vcr_ptrs_5; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_0_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_0_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_rd_0_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_rd_0_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_0_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_0_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_rd_0_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_1_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_1_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_rd_1_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_rd_1_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_1_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_1_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_rd_1_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_2_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_2_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_rd_2_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_rd_2_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_2_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_2_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_rd_2_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_3_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_3_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_rd_3_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_rd_3_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_3_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_3_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_rd_3_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_4_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_4_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_rd_4_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_rd_4_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_4_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_rd_4_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_rd_4_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_wr_0_cmd_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_wr_0_cmd_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [31:0] core_io_vme_wr_0_cmd_bits_addr; // @[VTAShell.scala 50:20:@23618.4]
  wire [7:0] core_io_vme_wr_0_cmd_bits_len; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_wr_0_data_ready; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_wr_0_data_valid; // @[VTAShell.scala 50:20:@23618.4]
  wire [63:0] core_io_vme_wr_0_data_bits; // @[VTAShell.scala 50:20:@23618.4]
  wire  core_io_vme_wr_0_ack; // @[VTAShell.scala 50:20:@23618.4]
  VCR vcr ( // @[VTAShell.scala 48:19:@23612.4]
    .clock(vcr_clock),
    .reset(vcr_reset),
    .io_host_aw_ready(vcr_io_host_aw_ready),
    .io_host_aw_valid(vcr_io_host_aw_valid),
    .io_host_aw_bits_addr(vcr_io_host_aw_bits_addr),
    .io_host_w_ready(vcr_io_host_w_ready),
    .io_host_w_valid(vcr_io_host_w_valid),
    .io_host_w_bits_data(vcr_io_host_w_bits_data),
    .io_host_b_ready(vcr_io_host_b_ready),
    .io_host_b_valid(vcr_io_host_b_valid),
    .io_host_ar_ready(vcr_io_host_ar_ready),
    .io_host_ar_valid(vcr_io_host_ar_valid),
    .io_host_ar_bits_addr(vcr_io_host_ar_bits_addr),
    .io_host_r_ready(vcr_io_host_r_ready),
    .io_host_r_valid(vcr_io_host_r_valid),
    .io_host_r_bits_data(vcr_io_host_r_bits_data),
    .io_vcr_launch(vcr_io_vcr_launch),
    .io_vcr_finish(vcr_io_vcr_finish),
    .io_vcr_ecnt_0_valid(vcr_io_vcr_ecnt_0_valid),
    .io_vcr_ecnt_0_bits(vcr_io_vcr_ecnt_0_bits),
    .io_vcr_vals_0(vcr_io_vcr_vals_0),
    .io_vcr_ptrs_0(vcr_io_vcr_ptrs_0),
    .io_vcr_ptrs_1(vcr_io_vcr_ptrs_1),
    .io_vcr_ptrs_2(vcr_io_vcr_ptrs_2),
    .io_vcr_ptrs_3(vcr_io_vcr_ptrs_3),
    .io_vcr_ptrs_4(vcr_io_vcr_ptrs_4),
    .io_vcr_ptrs_5(vcr_io_vcr_ptrs_5)
  );
  VME vme ( // @[VTAShell.scala 49:19:@23615.4]
    .clock(vme_clock),
    .reset(vme_reset),
    .io_mem_aw_ready(vme_io_mem_aw_ready),
    .io_mem_aw_valid(vme_io_mem_aw_valid),
    .io_mem_aw_bits_addr(vme_io_mem_aw_bits_addr),
    .io_mem_aw_bits_len(vme_io_mem_aw_bits_len),
    .io_mem_w_ready(vme_io_mem_w_ready),
    .io_mem_w_valid(vme_io_mem_w_valid),
    .io_mem_w_bits_data(vme_io_mem_w_bits_data),
    .io_mem_w_bits_last(vme_io_mem_w_bits_last),
    .io_mem_b_ready(vme_io_mem_b_ready),
    .io_mem_b_valid(vme_io_mem_b_valid),
    .io_mem_ar_ready(vme_io_mem_ar_ready),
    .io_mem_ar_valid(vme_io_mem_ar_valid),
    .io_mem_ar_bits_addr(vme_io_mem_ar_bits_addr),
    .io_mem_ar_bits_len(vme_io_mem_ar_bits_len),
    .io_mem_r_ready(vme_io_mem_r_ready),
    .io_mem_r_valid(vme_io_mem_r_valid),
    .io_mem_r_bits_data(vme_io_mem_r_bits_data),
    .io_mem_r_bits_last(vme_io_mem_r_bits_last),
    .io_vme_rd_0_cmd_ready(vme_io_vme_rd_0_cmd_ready),
    .io_vme_rd_0_cmd_valid(vme_io_vme_rd_0_cmd_valid),
    .io_vme_rd_0_cmd_bits_addr(vme_io_vme_rd_0_cmd_bits_addr),
    .io_vme_rd_0_cmd_bits_len(vme_io_vme_rd_0_cmd_bits_len),
    .io_vme_rd_0_data_ready(vme_io_vme_rd_0_data_ready),
    .io_vme_rd_0_data_valid(vme_io_vme_rd_0_data_valid),
    .io_vme_rd_0_data_bits(vme_io_vme_rd_0_data_bits),
    .io_vme_rd_1_cmd_ready(vme_io_vme_rd_1_cmd_ready),
    .io_vme_rd_1_cmd_valid(vme_io_vme_rd_1_cmd_valid),
    .io_vme_rd_1_cmd_bits_addr(vme_io_vme_rd_1_cmd_bits_addr),
    .io_vme_rd_1_cmd_bits_len(vme_io_vme_rd_1_cmd_bits_len),
    .io_vme_rd_1_data_ready(vme_io_vme_rd_1_data_ready),
    .io_vme_rd_1_data_valid(vme_io_vme_rd_1_data_valid),
    .io_vme_rd_1_data_bits(vme_io_vme_rd_1_data_bits),
    .io_vme_rd_2_cmd_ready(vme_io_vme_rd_2_cmd_ready),
    .io_vme_rd_2_cmd_valid(vme_io_vme_rd_2_cmd_valid),
    .io_vme_rd_2_cmd_bits_addr(vme_io_vme_rd_2_cmd_bits_addr),
    .io_vme_rd_2_cmd_bits_len(vme_io_vme_rd_2_cmd_bits_len),
    .io_vme_rd_2_data_ready(vme_io_vme_rd_2_data_ready),
    .io_vme_rd_2_data_valid(vme_io_vme_rd_2_data_valid),
    .io_vme_rd_2_data_bits(vme_io_vme_rd_2_data_bits),
    .io_vme_rd_3_cmd_ready(vme_io_vme_rd_3_cmd_ready),
    .io_vme_rd_3_cmd_valid(vme_io_vme_rd_3_cmd_valid),
    .io_vme_rd_3_cmd_bits_addr(vme_io_vme_rd_3_cmd_bits_addr),
    .io_vme_rd_3_cmd_bits_len(vme_io_vme_rd_3_cmd_bits_len),
    .io_vme_rd_3_data_ready(vme_io_vme_rd_3_data_ready),
    .io_vme_rd_3_data_valid(vme_io_vme_rd_3_data_valid),
    .io_vme_rd_3_data_bits(vme_io_vme_rd_3_data_bits),
    .io_vme_rd_4_cmd_ready(vme_io_vme_rd_4_cmd_ready),
    .io_vme_rd_4_cmd_valid(vme_io_vme_rd_4_cmd_valid),
    .io_vme_rd_4_cmd_bits_addr(vme_io_vme_rd_4_cmd_bits_addr),
    .io_vme_rd_4_cmd_bits_len(vme_io_vme_rd_4_cmd_bits_len),
    .io_vme_rd_4_data_ready(vme_io_vme_rd_4_data_ready),
    .io_vme_rd_4_data_valid(vme_io_vme_rd_4_data_valid),
    .io_vme_rd_4_data_bits(vme_io_vme_rd_4_data_bits),
    .io_vme_wr_0_cmd_ready(vme_io_vme_wr_0_cmd_ready),
    .io_vme_wr_0_cmd_valid(vme_io_vme_wr_0_cmd_valid),
    .io_vme_wr_0_cmd_bits_addr(vme_io_vme_wr_0_cmd_bits_addr),
    .io_vme_wr_0_cmd_bits_len(vme_io_vme_wr_0_cmd_bits_len),
    .io_vme_wr_0_data_ready(vme_io_vme_wr_0_data_ready),
    .io_vme_wr_0_data_valid(vme_io_vme_wr_0_data_valid),
    .io_vme_wr_0_data_bits(vme_io_vme_wr_0_data_bits),
    .io_vme_wr_0_ack(vme_io_vme_wr_0_ack)
  );
  Core core ( // @[VTAShell.scala 50:20:@23618.4]
    .clock(core_clock),
    .reset(core_reset),
    .io_vcr_launch(core_io_vcr_launch),
    .io_vcr_finish(core_io_vcr_finish),
    .io_vcr_ecnt_0_valid(core_io_vcr_ecnt_0_valid),
    .io_vcr_ecnt_0_bits(core_io_vcr_ecnt_0_bits),
    .io_vcr_vals_0(core_io_vcr_vals_0),
    .io_vcr_ptrs_0(core_io_vcr_ptrs_0),
    .io_vcr_ptrs_1(core_io_vcr_ptrs_1),
    .io_vcr_ptrs_2(core_io_vcr_ptrs_2),
    .io_vcr_ptrs_3(core_io_vcr_ptrs_3),
    .io_vcr_ptrs_4(core_io_vcr_ptrs_4),
    .io_vcr_ptrs_5(core_io_vcr_ptrs_5),
    .io_vme_rd_0_cmd_ready(core_io_vme_rd_0_cmd_ready),
    .io_vme_rd_0_cmd_valid(core_io_vme_rd_0_cmd_valid),
    .io_vme_rd_0_cmd_bits_addr(core_io_vme_rd_0_cmd_bits_addr),
    .io_vme_rd_0_cmd_bits_len(core_io_vme_rd_0_cmd_bits_len),
    .io_vme_rd_0_data_ready(core_io_vme_rd_0_data_ready),
    .io_vme_rd_0_data_valid(core_io_vme_rd_0_data_valid),
    .io_vme_rd_0_data_bits(core_io_vme_rd_0_data_bits),
    .io_vme_rd_1_cmd_ready(core_io_vme_rd_1_cmd_ready),
    .io_vme_rd_1_cmd_valid(core_io_vme_rd_1_cmd_valid),
    .io_vme_rd_1_cmd_bits_addr(core_io_vme_rd_1_cmd_bits_addr),
    .io_vme_rd_1_cmd_bits_len(core_io_vme_rd_1_cmd_bits_len),
    .io_vme_rd_1_data_ready(core_io_vme_rd_1_data_ready),
    .io_vme_rd_1_data_valid(core_io_vme_rd_1_data_valid),
    .io_vme_rd_1_data_bits(core_io_vme_rd_1_data_bits),
    .io_vme_rd_2_cmd_ready(core_io_vme_rd_2_cmd_ready),
    .io_vme_rd_2_cmd_valid(core_io_vme_rd_2_cmd_valid),
    .io_vme_rd_2_cmd_bits_addr(core_io_vme_rd_2_cmd_bits_addr),
    .io_vme_rd_2_cmd_bits_len(core_io_vme_rd_2_cmd_bits_len),
    .io_vme_rd_2_data_ready(core_io_vme_rd_2_data_ready),
    .io_vme_rd_2_data_valid(core_io_vme_rd_2_data_valid),
    .io_vme_rd_2_data_bits(core_io_vme_rd_2_data_bits),
    .io_vme_rd_3_cmd_ready(core_io_vme_rd_3_cmd_ready),
    .io_vme_rd_3_cmd_valid(core_io_vme_rd_3_cmd_valid),
    .io_vme_rd_3_cmd_bits_addr(core_io_vme_rd_3_cmd_bits_addr),
    .io_vme_rd_3_cmd_bits_len(core_io_vme_rd_3_cmd_bits_len),
    .io_vme_rd_3_data_ready(core_io_vme_rd_3_data_ready),
    .io_vme_rd_3_data_valid(core_io_vme_rd_3_data_valid),
    .io_vme_rd_3_data_bits(core_io_vme_rd_3_data_bits),
    .io_vme_rd_4_cmd_ready(core_io_vme_rd_4_cmd_ready),
    .io_vme_rd_4_cmd_valid(core_io_vme_rd_4_cmd_valid),
    .io_vme_rd_4_cmd_bits_addr(core_io_vme_rd_4_cmd_bits_addr),
    .io_vme_rd_4_cmd_bits_len(core_io_vme_rd_4_cmd_bits_len),
    .io_vme_rd_4_data_ready(core_io_vme_rd_4_data_ready),
    .io_vme_rd_4_data_valid(core_io_vme_rd_4_data_valid),
    .io_vme_rd_4_data_bits(core_io_vme_rd_4_data_bits),
    .io_vme_wr_0_cmd_ready(core_io_vme_wr_0_cmd_ready),
    .io_vme_wr_0_cmd_valid(core_io_vme_wr_0_cmd_valid),
    .io_vme_wr_0_cmd_bits_addr(core_io_vme_wr_0_cmd_bits_addr),
    .io_vme_wr_0_cmd_bits_len(core_io_vme_wr_0_cmd_bits_len),
    .io_vme_wr_0_data_ready(core_io_vme_wr_0_data_ready),
    .io_vme_wr_0_data_valid(core_io_vme_wr_0_data_valid),
    .io_vme_wr_0_data_bits(core_io_vme_wr_0_data_bits),
    .io_vme_wr_0_ack(core_io_vme_wr_0_ack)
  );
  assign io_host_aw_ready = vcr_io_host_aw_ready; // @[VTAShell.scala 55:15:@23691.4]
  assign io_host_w_ready = vcr_io_host_w_ready; // @[VTAShell.scala 55:15:@23688.4]
  assign io_host_b_valid = vcr_io_host_b_valid; // @[VTAShell.scala 55:15:@23683.4]
  assign io_host_ar_ready = vcr_io_host_ar_ready; // @[VTAShell.scala 55:15:@23681.4]
  assign io_host_r_valid = vcr_io_host_r_valid; // @[VTAShell.scala 55:15:@23677.4]
  assign io_host_r_bits_data = vcr_io_host_r_bits_data; // @[VTAShell.scala 55:15:@23676.4]
  assign io_mem_aw_valid = vme_io_mem_aw_valid; // @[VTAShell.scala 56:10:@23735.4]
  assign io_mem_aw_bits_addr = vme_io_mem_aw_bits_addr; // @[VTAShell.scala 56:10:@23734.4]
  assign io_mem_aw_bits_len = vme_io_mem_aw_bits_len; // @[VTAShell.scala 56:10:@23731.4]
  assign io_mem_w_valid = vme_io_mem_w_valid; // @[VTAShell.scala 56:10:@23722.4]
  assign io_mem_w_bits_data = vme_io_mem_w_bits_data; // @[VTAShell.scala 56:10:@23721.4]
  assign io_mem_w_bits_last = vme_io_mem_w_bits_last; // @[VTAShell.scala 56:10:@23719.4]
  assign io_mem_ar_valid = vme_io_mem_ar_valid; // @[VTAShell.scala 56:10:@23710.4]
  assign io_mem_ar_bits_addr = vme_io_mem_ar_bits_addr; // @[VTAShell.scala 56:10:@23709.4]
  assign io_mem_ar_bits_len = vme_io_mem_ar_bits_len; // @[VTAShell.scala 56:10:@23706.4]
  assign io_mem_r_ready = vme_io_mem_r_ready; // @[VTAShell.scala 56:10:@23698.4]
  assign vcr_clock = clock; // @[:@23613.4]
  assign vcr_reset = reset; // @[:@23614.4]
  assign vcr_io_host_aw_valid = io_host_aw_valid; // @[VTAShell.scala 55:15:@23690.4]
  assign vcr_io_host_aw_bits_addr = io_host_aw_bits_addr; // @[VTAShell.scala 55:15:@23689.4]
  assign vcr_io_host_w_valid = io_host_w_valid; // @[VTAShell.scala 55:15:@23687.4]
  assign vcr_io_host_w_bits_data = io_host_w_bits_data; // @[VTAShell.scala 55:15:@23686.4]
  assign vcr_io_host_b_ready = io_host_b_ready; // @[VTAShell.scala 55:15:@23684.4]
  assign vcr_io_host_ar_valid = io_host_ar_valid; // @[VTAShell.scala 55:15:@23680.4]
  assign vcr_io_host_ar_bits_addr = io_host_ar_bits_addr; // @[VTAShell.scala 55:15:@23679.4]
  assign vcr_io_host_r_ready = io_host_r_ready; // @[VTAShell.scala 55:15:@23678.4]
  assign vcr_io_vcr_finish = core_io_vcr_finish; // @[VTAShell.scala 52:15:@23630.4]
  assign vcr_io_vcr_ecnt_0_valid = core_io_vcr_ecnt_0_valid; // @[VTAShell.scala 52:15:@23629.4]
  assign vcr_io_vcr_ecnt_0_bits = core_io_vcr_ecnt_0_bits; // @[VTAShell.scala 52:15:@23628.4]
  assign vme_clock = clock; // @[:@23616.4]
  assign vme_reset = reset; // @[:@23617.4]
  assign vme_io_mem_aw_ready = io_mem_aw_ready; // @[VTAShell.scala 56:10:@23736.4]
  assign vme_io_mem_w_ready = io_mem_w_ready; // @[VTAShell.scala 56:10:@23723.4]
  assign vme_io_mem_b_valid = io_mem_b_valid; // @[VTAShell.scala 56:10:@23715.4]
  assign vme_io_mem_ar_ready = io_mem_ar_ready; // @[VTAShell.scala 56:10:@23711.4]
  assign vme_io_mem_r_valid = io_mem_r_valid; // @[VTAShell.scala 56:10:@23697.4]
  assign vme_io_mem_r_bits_data = io_mem_r_bits_data; // @[VTAShell.scala 56:10:@23696.4]
  assign vme_io_mem_r_bits_last = io_mem_r_bits_last; // @[VTAShell.scala 56:10:@23694.4]
  assign vme_io_vme_rd_0_cmd_valid = core_io_vme_rd_0_cmd_valid; // @[VTAShell.scala 53:14:@23645.4]
  assign vme_io_vme_rd_0_cmd_bits_addr = core_io_vme_rd_0_cmd_bits_addr; // @[VTAShell.scala 53:14:@23644.4]
  assign vme_io_vme_rd_0_cmd_bits_len = core_io_vme_rd_0_cmd_bits_len; // @[VTAShell.scala 53:14:@23643.4]
  assign vme_io_vme_rd_0_data_ready = core_io_vme_rd_0_data_ready; // @[VTAShell.scala 53:14:@23642.4]
  assign vme_io_vme_rd_1_cmd_valid = core_io_vme_rd_1_cmd_valid; // @[VTAShell.scala 53:14:@23652.4]
  assign vme_io_vme_rd_1_cmd_bits_addr = core_io_vme_rd_1_cmd_bits_addr; // @[VTAShell.scala 53:14:@23651.4]
  assign vme_io_vme_rd_1_cmd_bits_len = core_io_vme_rd_1_cmd_bits_len; // @[VTAShell.scala 53:14:@23650.4]
  assign vme_io_vme_rd_1_data_ready = core_io_vme_rd_1_data_ready; // @[VTAShell.scala 53:14:@23649.4]
  assign vme_io_vme_rd_2_cmd_valid = core_io_vme_rd_2_cmd_valid; // @[VTAShell.scala 53:14:@23659.4]
  assign vme_io_vme_rd_2_cmd_bits_addr = core_io_vme_rd_2_cmd_bits_addr; // @[VTAShell.scala 53:14:@23658.4]
  assign vme_io_vme_rd_2_cmd_bits_len = core_io_vme_rd_2_cmd_bits_len; // @[VTAShell.scala 53:14:@23657.4]
  assign vme_io_vme_rd_2_data_ready = core_io_vme_rd_2_data_ready; // @[VTAShell.scala 53:14:@23656.4]
  assign vme_io_vme_rd_3_cmd_valid = core_io_vme_rd_3_cmd_valid; // @[VTAShell.scala 53:14:@23666.4]
  assign vme_io_vme_rd_3_cmd_bits_addr = core_io_vme_rd_3_cmd_bits_addr; // @[VTAShell.scala 53:14:@23665.4]
  assign vme_io_vme_rd_3_cmd_bits_len = core_io_vme_rd_3_cmd_bits_len; // @[VTAShell.scala 53:14:@23664.4]
  assign vme_io_vme_rd_3_data_ready = core_io_vme_rd_3_data_ready; // @[VTAShell.scala 53:14:@23663.4]
  assign vme_io_vme_rd_4_cmd_valid = core_io_vme_rd_4_cmd_valid; // @[VTAShell.scala 53:14:@23673.4]
  assign vme_io_vme_rd_4_cmd_bits_addr = core_io_vme_rd_4_cmd_bits_addr; // @[VTAShell.scala 53:14:@23672.4]
  assign vme_io_vme_rd_4_cmd_bits_len = core_io_vme_rd_4_cmd_bits_len; // @[VTAShell.scala 53:14:@23671.4]
  assign vme_io_vme_rd_4_data_ready = core_io_vme_rd_4_data_ready; // @[VTAShell.scala 53:14:@23670.4]
  assign vme_io_vme_wr_0_cmd_valid = core_io_vme_wr_0_cmd_valid; // @[VTAShell.scala 53:14:@23638.4]
  assign vme_io_vme_wr_0_cmd_bits_addr = core_io_vme_wr_0_cmd_bits_addr; // @[VTAShell.scala 53:14:@23637.4]
  assign vme_io_vme_wr_0_cmd_bits_len = core_io_vme_wr_0_cmd_bits_len; // @[VTAShell.scala 53:14:@23636.4]
  assign vme_io_vme_wr_0_data_valid = core_io_vme_wr_0_data_valid; // @[VTAShell.scala 53:14:@23634.4]
  assign vme_io_vme_wr_0_data_bits = core_io_vme_wr_0_data_bits; // @[VTAShell.scala 53:14:@23633.4]
  assign core_clock = clock; // @[:@23619.4]
  assign core_reset = reset; // @[:@23620.4]
  assign core_io_vcr_launch = vcr_io_vcr_launch; // @[VTAShell.scala 52:15:@23631.4]
  assign core_io_vcr_vals_0 = vcr_io_vcr_vals_0; // @[VTAShell.scala 52:15:@23627.4]
  assign core_io_vcr_ptrs_0 = vcr_io_vcr_ptrs_0; // @[VTAShell.scala 52:15:@23621.4]
  assign core_io_vcr_ptrs_1 = vcr_io_vcr_ptrs_1; // @[VTAShell.scala 52:15:@23622.4]
  assign core_io_vcr_ptrs_2 = vcr_io_vcr_ptrs_2; // @[VTAShell.scala 52:15:@23623.4]
  assign core_io_vcr_ptrs_3 = vcr_io_vcr_ptrs_3; // @[VTAShell.scala 52:15:@23624.4]
  assign core_io_vcr_ptrs_4 = vcr_io_vcr_ptrs_4; // @[VTAShell.scala 52:15:@23625.4]
  assign core_io_vcr_ptrs_5 = vcr_io_vcr_ptrs_5; // @[VTAShell.scala 52:15:@23626.4]
  assign core_io_vme_rd_0_cmd_ready = vme_io_vme_rd_0_cmd_ready; // @[VTAShell.scala 53:14:@23646.4]
  assign core_io_vme_rd_0_data_valid = vme_io_vme_rd_0_data_valid; // @[VTAShell.scala 53:14:@23641.4]
  assign core_io_vme_rd_0_data_bits = vme_io_vme_rd_0_data_bits; // @[VTAShell.scala 53:14:@23640.4]
  assign core_io_vme_rd_1_cmd_ready = vme_io_vme_rd_1_cmd_ready; // @[VTAShell.scala 53:14:@23653.4]
  assign core_io_vme_rd_1_data_valid = vme_io_vme_rd_1_data_valid; // @[VTAShell.scala 53:14:@23648.4]
  assign core_io_vme_rd_1_data_bits = vme_io_vme_rd_1_data_bits; // @[VTAShell.scala 53:14:@23647.4]
  assign core_io_vme_rd_2_cmd_ready = vme_io_vme_rd_2_cmd_ready; // @[VTAShell.scala 53:14:@23660.4]
  assign core_io_vme_rd_2_data_valid = vme_io_vme_rd_2_data_valid; // @[VTAShell.scala 53:14:@23655.4]
  assign core_io_vme_rd_2_data_bits = vme_io_vme_rd_2_data_bits; // @[VTAShell.scala 53:14:@23654.4]
  assign core_io_vme_rd_3_cmd_ready = vme_io_vme_rd_3_cmd_ready; // @[VTAShell.scala 53:14:@23667.4]
  assign core_io_vme_rd_3_data_valid = vme_io_vme_rd_3_data_valid; // @[VTAShell.scala 53:14:@23662.4]
  assign core_io_vme_rd_3_data_bits = vme_io_vme_rd_3_data_bits; // @[VTAShell.scala 53:14:@23661.4]
  assign core_io_vme_rd_4_cmd_ready = vme_io_vme_rd_4_cmd_ready; // @[VTAShell.scala 53:14:@23674.4]
  assign core_io_vme_rd_4_data_valid = vme_io_vme_rd_4_data_valid; // @[VTAShell.scala 53:14:@23669.4]
  assign core_io_vme_rd_4_data_bits = vme_io_vme_rd_4_data_bits; // @[VTAShell.scala 53:14:@23668.4]
  assign core_io_vme_wr_0_cmd_ready = vme_io_vme_wr_0_cmd_ready; // @[VTAShell.scala 53:14:@23639.4]
  assign core_io_vme_wr_0_data_ready = vme_io_vme_wr_0_data_ready; // @[VTAShell.scala 53:14:@23635.4]
  assign core_io_vme_wr_0_ack = vme_io_vme_wr_0_ack; // @[VTAShell.scala 53:14:@23632.4]
endmodule
module IntelShell( // @[:@23738.2]
  input         ap_clk, // @[:@23739.4]
  input         ap_rst_n, // @[:@23740.4]
  output        m_axi_gmem_awvalid, // @[:@23741.4]
  input         m_axi_gmem_awready, // @[:@23741.4]
  output [31:0] m_axi_gmem_awaddr, // @[:@23741.4]
  output        m_axi_gmem_awid, // @[:@23741.4]
  output        m_axi_gmem_awuser, // @[:@23741.4]
  output [7:0]  m_axi_gmem_awlen, // @[:@23741.4]
  output [2:0]  m_axi_gmem_awsize, // @[:@23741.4]
  output [1:0]  m_axi_gmem_awburst, // @[:@23741.4]
  output [1:0]  m_axi_gmem_awlock, // @[:@23741.4]
  output [3:0]  m_axi_gmem_awcache, // @[:@23741.4]
  output [2:0]  m_axi_gmem_awprot, // @[:@23741.4]
  output [3:0]  m_axi_gmem_awqos, // @[:@23741.4]
  output [3:0]  m_axi_gmem_awregion, // @[:@23741.4]
  output        m_axi_gmem_wvalid, // @[:@23741.4]
  input         m_axi_gmem_wready, // @[:@23741.4]
  output [63:0] m_axi_gmem_wdata, // @[:@23741.4]
  output [7:0]  m_axi_gmem_wstrb, // @[:@23741.4]
  output        m_axi_gmem_wlast, // @[:@23741.4]
  output        m_axi_gmem_wid, // @[:@23741.4]
  output        m_axi_gmem_wuser, // @[:@23741.4]
  input         m_axi_gmem_bvalid, // @[:@23741.4]
  output        m_axi_gmem_bready, // @[:@23741.4]
  input  [1:0]  m_axi_gmem_bresp, // @[:@23741.4]
  input         m_axi_gmem_bid, // @[:@23741.4]
  input         m_axi_gmem_buser, // @[:@23741.4]
  output        m_axi_gmem_arvalid, // @[:@23741.4]
  input         m_axi_gmem_arready, // @[:@23741.4]
  output [31:0] m_axi_gmem_araddr, // @[:@23741.4]
  output        m_axi_gmem_arid, // @[:@23741.4]
  output        m_axi_gmem_aruser, // @[:@23741.4]
  output [7:0]  m_axi_gmem_arlen, // @[:@23741.4]
  output [2:0]  m_axi_gmem_arsize, // @[:@23741.4]
  output [1:0]  m_axi_gmem_arburst, // @[:@23741.4]
  output [1:0]  m_axi_gmem_arlock, // @[:@23741.4]
  output [3:0]  m_axi_gmem_arcache, // @[:@23741.4]
  output [2:0]  m_axi_gmem_arprot, // @[:@23741.4]
  output [3:0]  m_axi_gmem_arqos, // @[:@23741.4]
  output [3:0]  m_axi_gmem_arregion, // @[:@23741.4]
  input         m_axi_gmem_rvalid, // @[:@23741.4]
  output        m_axi_gmem_rready, // @[:@23741.4]
  input  [63:0] m_axi_gmem_rdata, // @[:@23741.4]
  input  [1:0]  m_axi_gmem_rresp, // @[:@23741.4]
  input         m_axi_gmem_rlast, // @[:@23741.4]
  input         m_axi_gmem_rid, // @[:@23741.4]
  input         m_axi_gmem_ruser, // @[:@23741.4]
  input         s_axi_control_awvalid, // @[:@23742.4]
  output        s_axi_control_awready, // @[:@23742.4]
  input  [15:0] s_axi_control_awaddr, // @[:@23742.4]
  input  [2:0]  s_axi_control_awprot, // @[:@23742.4]
  input         s_axi_control_wvalid, // @[:@23742.4]
  output        s_axi_control_wready, // @[:@23742.4]
  input  [31:0] s_axi_control_wdata, // @[:@23742.4]
  input  [3:0]  s_axi_control_wstrb, // @[:@23742.4]
  output        s_axi_control_bvalid, // @[:@23742.4]
  input         s_axi_control_bready, // @[:@23742.4]
  output [1:0]  s_axi_control_bresp, // @[:@23742.4]
  input         s_axi_control_arvalid, // @[:@23742.4]
  output        s_axi_control_arready, // @[:@23742.4]
  input  [15:0] s_axi_control_araddr, // @[:@23742.4]
  input  [2:0]  s_axi_control_arprot, // @[:@23742.4]
  output        s_axi_control_rvalid, // @[:@23742.4]
  input         s_axi_control_rready, // @[:@23742.4]
  output [31:0] s_axi_control_rdata, // @[:@23742.4]
  output [1:0]  s_axi_control_rresp // @[:@23742.4]
);
  wire  shell_clock; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_reset; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_aw_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_aw_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [15:0] shell_io_host_aw_bits_addr; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_w_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_w_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [31:0] shell_io_host_w_bits_data; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_b_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_b_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_ar_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_ar_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [15:0] shell_io_host_ar_bits_addr; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_r_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_host_r_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [31:0] shell_io_host_r_bits_data; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_aw_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_aw_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [31:0] shell_io_mem_aw_bits_addr; // @[IntelShell.scala 42:77:@23745.4]
  wire [7:0] shell_io_mem_aw_bits_len; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_w_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_w_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [63:0] shell_io_mem_w_bits_data; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_w_bits_last; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_b_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_ar_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_ar_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [31:0] shell_io_mem_ar_bits_addr; // @[IntelShell.scala 42:77:@23745.4]
  wire [7:0] shell_io_mem_ar_bits_len; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_r_ready; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_r_valid; // @[IntelShell.scala 42:77:@23745.4]
  wire [63:0] shell_io_mem_r_bits_data; // @[IntelShell.scala 42:77:@23745.4]
  wire  shell_io_mem_r_bits_last; // @[IntelShell.scala 42:77:@23745.4]
  VTAShell shell ( // @[IntelShell.scala 42:77:@23745.4]
    .clock(shell_clock),
    .reset(shell_reset),
    .io_host_aw_ready(shell_io_host_aw_ready),
    .io_host_aw_valid(shell_io_host_aw_valid),
    .io_host_aw_bits_addr(shell_io_host_aw_bits_addr),
    .io_host_w_ready(shell_io_host_w_ready),
    .io_host_w_valid(shell_io_host_w_valid),
    .io_host_w_bits_data(shell_io_host_w_bits_data),
    .io_host_b_ready(shell_io_host_b_ready),
    .io_host_b_valid(shell_io_host_b_valid),
    .io_host_ar_ready(shell_io_host_ar_ready),
    .io_host_ar_valid(shell_io_host_ar_valid),
    .io_host_ar_bits_addr(shell_io_host_ar_bits_addr),
    .io_host_r_ready(shell_io_host_r_ready),
    .io_host_r_valid(shell_io_host_r_valid),
    .io_host_r_bits_data(shell_io_host_r_bits_data),
    .io_mem_aw_ready(shell_io_mem_aw_ready),
    .io_mem_aw_valid(shell_io_mem_aw_valid),
    .io_mem_aw_bits_addr(shell_io_mem_aw_bits_addr),
    .io_mem_aw_bits_len(shell_io_mem_aw_bits_len),
    .io_mem_w_ready(shell_io_mem_w_ready),
    .io_mem_w_valid(shell_io_mem_w_valid),
    .io_mem_w_bits_data(shell_io_mem_w_bits_data),
    .io_mem_w_bits_last(shell_io_mem_w_bits_last),
    .io_mem_b_valid(shell_io_mem_b_valid),
    .io_mem_ar_ready(shell_io_mem_ar_ready),
    .io_mem_ar_valid(shell_io_mem_ar_valid),
    .io_mem_ar_bits_addr(shell_io_mem_ar_bits_addr),
    .io_mem_ar_bits_len(shell_io_mem_ar_bits_len),
    .io_mem_r_ready(shell_io_mem_r_ready),
    .io_mem_r_valid(shell_io_mem_r_valid),
    .io_mem_r_bits_data(shell_io_mem_r_bits_data),
    .io_mem_r_bits_last(shell_io_mem_r_bits_last)
  );
  assign m_axi_gmem_awvalid = shell_io_mem_aw_valid; // @[IntelShell.scala 45:22:@23748.4]
  assign m_axi_gmem_awaddr = shell_io_mem_aw_bits_addr; // @[IntelShell.scala 47:21:@23750.4]
  assign m_axi_gmem_awid = 1'h0; // @[IntelShell.scala 48:19:@23751.4]
  assign m_axi_gmem_awuser = 1'h0; // @[IntelShell.scala 49:21:@23752.4]
  assign m_axi_gmem_awlen = shell_io_mem_aw_bits_len; // @[IntelShell.scala 50:20:@23753.4]
  assign m_axi_gmem_awsize = 3'h3; // @[IntelShell.scala 51:21:@23754.4]
  assign m_axi_gmem_awburst = 2'h1; // @[IntelShell.scala 52:22:@23755.4]
  assign m_axi_gmem_awlock = 2'h0; // @[IntelShell.scala 53:21:@23756.4]
  assign m_axi_gmem_awcache = 4'h3; // @[IntelShell.scala 54:22:@23757.4]
  assign m_axi_gmem_awprot = 3'h0; // @[IntelShell.scala 55:21:@23758.4]
  assign m_axi_gmem_awqos = 4'h0; // @[IntelShell.scala 56:20:@23759.4]
  assign m_axi_gmem_awregion = 4'h0; // @[IntelShell.scala 57:23:@23760.4]
  assign m_axi_gmem_wvalid = shell_io_mem_w_valid; // @[IntelShell.scala 59:21:@23761.4]
  assign m_axi_gmem_wdata = shell_io_mem_w_bits_data; // @[IntelShell.scala 61:20:@23763.4]
  assign m_axi_gmem_wstrb = 8'hff; // @[IntelShell.scala 62:20:@23764.4]
  assign m_axi_gmem_wlast = shell_io_mem_w_bits_last; // @[IntelShell.scala 63:20:@23765.4]
  assign m_axi_gmem_wid = 1'h0; // @[IntelShell.scala 64:18:@23766.4]
  assign m_axi_gmem_wuser = 1'h0; // @[IntelShell.scala 65:20:@23767.4]
  assign m_axi_gmem_bready = shell_io_mem_b_valid; // @[IntelShell.scala 68:21:@23769.4]
  assign m_axi_gmem_arvalid = shell_io_mem_ar_valid; // @[IntelShell.scala 73:22:@23773.4]
  assign m_axi_gmem_araddr = shell_io_mem_ar_bits_addr; // @[IntelShell.scala 75:21:@23775.4]
  assign m_axi_gmem_arid = 1'h0; // @[IntelShell.scala 76:19:@23776.4]
  assign m_axi_gmem_aruser = 1'h0; // @[IntelShell.scala 77:21:@23777.4]
  assign m_axi_gmem_arlen = shell_io_mem_ar_bits_len; // @[IntelShell.scala 78:20:@23778.4]
  assign m_axi_gmem_arsize = 3'h3; // @[IntelShell.scala 79:21:@23779.4]
  assign m_axi_gmem_arburst = 2'h1; // @[IntelShell.scala 80:22:@23780.4]
  assign m_axi_gmem_arlock = 2'h0; // @[IntelShell.scala 81:21:@23781.4]
  assign m_axi_gmem_arcache = 4'h3; // @[IntelShell.scala 82:22:@23782.4]
  assign m_axi_gmem_arprot = 3'h0; // @[IntelShell.scala 83:21:@23783.4]
  assign m_axi_gmem_arqos = 4'h0; // @[IntelShell.scala 84:20:@23784.4]
  assign m_axi_gmem_arregion = 4'h0; // @[IntelShell.scala 85:23:@23785.4]
  assign m_axi_gmem_rready = shell_io_mem_r_ready; // @[IntelShell.scala 88:21:@23787.4]
  assign s_axi_control_awready = shell_io_host_aw_ready; // @[IntelShell.scala 97:25:@23794.4]
  assign s_axi_control_wready = shell_io_host_w_ready; // @[IntelShell.scala 102:24:@23798.4]
  assign s_axi_control_bvalid = shell_io_host_b_valid; // @[IntelShell.scala 106:24:@23801.4]
  assign s_axi_control_bresp = 2'h0; // @[IntelShell.scala 108:23:@23803.4]
  assign s_axi_control_arready = shell_io_host_ar_ready; // @[IntelShell.scala 111:25:@23805.4]
  assign s_axi_control_rvalid = shell_io_host_r_valid; // @[IntelShell.scala 115:24:@23808.4]
  assign s_axi_control_rdata = shell_io_host_r_bits_data; // @[IntelShell.scala 117:23:@23810.4]
  assign s_axi_control_rresp = 2'h0; // @[IntelShell.scala 118:23:@23811.4]
  assign shell_clock = ap_clk; // @[:@23746.4]
  assign shell_reset = ~ ap_rst_n; // @[:@23747.4]
  assign shell_io_host_aw_valid = s_axi_control_awvalid; // @[IntelShell.scala 96:26:@23793.4]
  assign shell_io_host_aw_bits_addr = s_axi_control_awaddr; // @[IntelShell.scala 98:30:@23795.4]
  assign shell_io_host_w_valid = s_axi_control_wvalid; // @[IntelShell.scala 101:25:@23797.4]
  assign shell_io_host_w_bits_data = s_axi_control_wdata; // @[IntelShell.scala 103:29:@23799.4]
  assign shell_io_host_b_ready = s_axi_control_bready; // @[IntelShell.scala 107:25:@23802.4]
  assign shell_io_host_ar_valid = s_axi_control_arvalid; // @[IntelShell.scala 110:26:@23804.4]
  assign shell_io_host_ar_bits_addr = s_axi_control_araddr; // @[IntelShell.scala 112:30:@23806.4]
  assign shell_io_host_r_ready = s_axi_control_rready; // @[IntelShell.scala 116:25:@23809.4]
  assign shell_io_mem_aw_ready = m_axi_gmem_awready; // @[IntelShell.scala 46:25:@23749.4]
  assign shell_io_mem_w_ready = m_axi_gmem_wready; // @[IntelShell.scala 60:24:@23762.4]
  assign shell_io_mem_b_valid = m_axi_gmem_bvalid; // @[IntelShell.scala 67:24:@23768.4]
  assign shell_io_mem_ar_ready = m_axi_gmem_arready; // @[IntelShell.scala 74:25:@23774.4]
  assign shell_io_mem_r_valid = m_axi_gmem_rvalid; // @[IntelShell.scala 87:24:@23786.4]
  assign shell_io_mem_r_bits_data = m_axi_gmem_rdata; // @[IntelShell.scala 89:28:@23788.4]
  assign shell_io_mem_r_bits_last = m_axi_gmem_rlast; // @[IntelShell.scala 91:28:@23790.4]
endmodule
