// Seed: 177377488
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input reg id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    input id_13,
    output id_14,
    input id_15,
    output logic id_16
);
  reg   id_17 = 1;
  logic id_18;
  logic id_19 = id_5;
  logic id_20;
  logic id_21;
  always @(posedge 1'b0, posedge id_13) begin
    id_17 <= id_6;
  end
  assign id_18 = id_21;
endmodule
