[{"name":"王振興","email":"jswang@just.edu.tw","latestUpdate":"2012-09-12 13:03:49","objective":"最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CALD軟體工具介紹。","schedule":"(Week  1) Number Systems\n(Week  2) Boolean Algebra\n(Week  3) Truth Function &amp; Boolean Expression\n(Week  4) Logic Element Realization\n(Week  5) Manipulation of Boolean Expression\n(Week  6) Manipulation of Boolean Expression\n(Week  7) Algorithms for Optimization of Combinational Logic\n(Week  8) Algorithms for Optimization of Combinational Logic\n(Week  9) Midterm Exam\n(Week 10) Review of Midterm Exam\n(Week 11) VLSI Realizations of Combinational Logic\n(Week 12) VLSI Realizations of Combinational Logic\n(Week 13) Multilevel Logic using MSI\n(Week 14) Components of Sequential Systems\n(Week 15) Components of Sequential Systems\n(Week 16) Synthesis of Synchronized Sequential Logic\n(Week 17) Synthesis of Synchronized Sequential Logic\n(Week 18) Final Exam","scorePolicy":"Midterm Exam 100 points\nFinal Exam   100 points\nHomework      60 points\n------------------------\nFinal grade = Total * 100 / 260","materials":"Textbook: Computer aided Logical Design with Emphasis on VLSI\nAuthor: Frederick J. Hill &amp; Gerald R. Peterson\nPublisher: John Wiley &amp; Sons, Inc.","foreignLanguageTextbooks":false}]
