#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun  9 00:11:05 2022
# Process ID: 8952
# Current directory: C:/Users/Administrator/Desktop/FIVS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16404 C:\Users\Administrator\Desktop\FIVS\FIVS.xpr
# Log file: C:/Users/Administrator/Desktop/FIVS/vivado.log
# Journal file: C:/Users/Administrator/Desktop/FIVS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/FIVS/FIVS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BZZ/Tools/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FIVS_top
WARNING: [Synth 8-2507] parameter declaration becomes local in PwdToPC with formal parameter declaration list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port SW is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port admin_pwd is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:61]
WARNING: [Synth 8-2611] redeclaration of ansi port Finger_input is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:62]
WARNING: [Synth 8-976] check has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:74]
WARNING: [Synth 8-2654] second declaration of check ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:74]
INFO: [Synth 8-994] check is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:65]
INFO: [Synth 8-994] clear is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:67]
INFO: [Synth 8-994] get is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:66]
WARNING: [Synth 8-2611] redeclaration of ansi port right is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
WARNING: [Synth 8-976] right has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
WARNING: [Synth 8-2654] second declaration of right ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:75]
INFO: [Synth 8-994] right is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:41]
WARNING: [Synth 8-976] FM_done has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:76]
WARNING: [Synth 8-2654] second declaration of FM_done ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:76]
INFO: [Synth 8-994] FM_done is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:63]
WARNING: [Synth 8-2611] redeclaration of ansi port rx is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port tx is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:79]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dp_pull is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dp is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port usb_dn is not allowed [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:86]
WARNING: [Synth 8-976] send has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:87]
WARNING: [Synth 8-2654] second declaration of send ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:87]
INFO: [Synth 8-994] send is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:68]
WARNING: [Synth 8-976] pwd_code has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:88]
WARNING: [Synth 8-2654] second declaration of pwd_code ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:88]
INFO: [Synth 8-994] pwd_code is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:77]
WARNING: [Synth 8-976] send_done has already been declared [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:89]
WARNING: [Synth 8-2654] second declaration of send_done ignored [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:89]
INFO: [Synth 8-994] send_done is declared here [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1260.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIVS_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Administrator/Desktop/FIVS/.Xil/Vivado-8952-CDJD-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Administrator/Desktop/FIVS/.Xil/Vivado-8952-CDJD-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter CHECK bound to: 3'b001 
	Parameter SEND bound to: 3'b010 
	Parameter GET bound to: 3'b011 
	Parameter CLEAR bound to: 3'b100 
	Parameter CHECK_CODE bound to: 2'b00 
	Parameter GET_CODE bound to: 2'b01 
	Parameter SEND_CODE bound to: 2'b10 
	Parameter CLEAR_CODE bound to: 2'b11 
	Parameter ADMIN_PASSWORD bound to: 8'b11111111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:63]
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (2#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/StateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FPcontrol' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/FPcontrol.v:1]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:3]
INFO: [Synth 8-6157] synthesizing module 'usart232_tx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_tx.v:1]
	Parameter Baund_cnt_max bound to: 13'b0011011001000 
INFO: [Synth 8-6155] done synthesizing module 'usart232_tx' (3#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_tx.v:1]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:24]
WARNING: [Synth 8-5788] Register message_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:25]
WARNING: [Synth 8-5788] Register start_send_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:27]
WARNING: [Synth 8-5788] Register state_reg in module stateGetFP001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP001' (4#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:3]
INFO: [Synth 8-6157] synthesizing module 'usart232_rx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:23]
	Parameter BOUND_CNT_MAX bound to: 13'b0011011001000 
INFO: [Synth 8-6155] done synthesizing module 'usart232_rx' (5#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/usart232_rx.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:28]
WARNING: [Synth 8-5788] Register start_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:28]
WARNING: [Synth 8-5788] Register FP_num_reg in module stateGetFP010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:29]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP010' (6#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP010.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP011' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:32]
WARNING: [Synth 8-5788] Register message_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:33]
WARNING: [Synth 8-5788] Register start_send_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:35]
WARNING: [Synth 8-5788] Register state_reg in module stateGetFP011 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:43]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP011' (7#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP011.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateGetFP100' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:50]
WARNING: [Synth 8-5788] Register start_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:50]
WARNING: [Synth 8-5788] Register conf_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:51]
WARNING: [Synth 8-5788] Register order_reg in module stateGetFP100 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:52]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP100' (8#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP100.v:23]
WARNING: [Synth 8-5788] Register rst_reg in module stateGetFP is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:19]
INFO: [Synth 8-6155] done synthesizing module 'stateGetFP' (9#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateGetFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateClear' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateClear001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:24]
WARNING: [Synth 8-5788] Register message_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:25]
WARNING: [Synth 8-5788] Register start_send_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:27]
WARNING: [Synth 8-5788] Register state_reg in module stateClear001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stateClear001' (10#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateClear010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear010.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stateClear010' (11#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear010.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateClear is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:47]
INFO: [Synth 8-6155] done synthesizing module 'stateClear' (12#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateClear.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateCheck' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:29]
INFO: [Synth 8-6157] synthesizing module 'stateCheck001' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:3]
WARNING: [Synth 8-5788] Register rst_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:25]
WARNING: [Synth 8-5788] Register message_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:26]
WARNING: [Synth 8-5788] Register start_send_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:28]
WARNING: [Synth 8-5788] Register state_reg in module stateCheck001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:39]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck001' (13#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck001.v:3]
INFO: [Synth 8-6157] synthesizing module 'stateCheck010' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:23]
WARNING: [Synth 8-5788] Register i_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:54]
WARNING: [Synth 8-5788] Register start_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:54]
WARNING: [Synth 8-5788] Register conf_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:55]
WARNING: [Synth 8-5788] Register order_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:56]
WARNING: [Synth 8-5788] Register FP_id_reg in module stateCheck010 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:57]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck010' (14#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck010.v:23]
WARNING: [Synth 8-5788] Register rst_reg in module stateCheck is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:47]
INFO: [Synth 8-6155] done synthesizing module 'stateCheck' (15#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/stateCheck.v:29]
INFO: [Synth 8-6155] done synthesizing module 'FPcontrol' (16#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FPcontrol/FPcontrol.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'FP_id' does not match port width (16) of module 'FPcontrol' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:113]
INFO: [Synth 8-6157] synthesizing module 'PwdToPC' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:25]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter PWD_MAXLEN bound to: 16 - type: integer 
	Parameter BYTE_LEN bound to: 8 - type: integer 
	Parameter INPUT_INTERVAL bound to: 6000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PwdMgr' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdMgr.v:24]
	Parameter PASSWORD_MAXLEN bound to: 16 - type: integer 
	Parameter password0 bound to: MYID1900013355 - type: string 
	Parameter password1 bound to: mypwd123456 - type: string 
	Parameter password2 bound to: 3456789012ghi - type: string 
	Parameter password3 bound to: 4567890123jkl - type: string 
	Parameter password4 bound to: 5678901234mno - type: string 
	Parameter password5 bound to: 6789012345pqr - type: string 
	Parameter password6 bound to: 7890123456stu123 - type: string 
	Parameter password7 bound to: (null) - type: string 
	Parameter password8 bound to: (null) - type: string 
	Parameter password9 bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PwdMgr' (17#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdMgr.v:24]
INFO: [Synth 8-6157] synthesizing module 'usb_hid_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/usb_hid_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Administrator/Desktop/FIVS/.Xil/Vivado-8952-CDJD-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (18#1) [C:/Users/Administrator/Desktop/FIVS/.Xil/Vivado-8952-CDJD-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'usbfs_core_top' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_core_top.sv:9]
	Parameter ENDP_00_MAXPKTSIZE bound to: 10'b0000100000 
	Parameter ENDP_81_MAXPKTSIZE bound to: 10'b0000001000 
	Parameter RESET_CYCLES bound to: 60000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'usbfs_bitlevel' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_bitlevel.sv:12]
	Parameter CNTJ_BEFORE_RX bound to: 6'b010001 
	Parameter CNTJ_BEFORE_TX bound to: 6'b001110 
	Parameter CNT_STUFF bound to: 6'b000110 
INFO: [Synth 8-6155] done synthesizing module 'usbfs_bitlevel' (19#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_bitlevel.sv:12]
INFO: [Synth 8-6157] synthesizing module 'usbfs_packet_rx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_rx.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_packet_rx' (20#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'usbfs_packet_tx' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_tx.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_packet_tx' (21#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_packet_tx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'usbfs_transaction' [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:9]
	Parameter ENDP_00_MAXPKTSIZE bound to: 10'b0000100000 
	Parameter ENDP_81_MAXPKTSIZE bound to: 10'b0000001000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_transaction' (22#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_transaction.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'usbfs_core_top' (23#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/usbfs_core/usbfs_core_top.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'usb_hid_top' (24#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/usb_hid_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PwdToPC' (25#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/USB_control/PwdToPC.v:25]
WARNING: [Synth 8-567] referenced signal 'SW' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
WARNING: [Synth 8-567] referenced signal 'admin_pwd' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
WARNING: [Synth 8-567] referenced signal 'Finger_input' should be on the sensitivity list [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:134]
INFO: [Synth 8-6155] done synthesizing module 'FIVS_top' (26#1) [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/FIVS_source/FIVS_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1260.141 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1260.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1260.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'usb_keyboard_0/usb_hid_keyboard_0/parameter_rom'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/FIVS/FIVS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIVS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIVS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.777 ; gain = 0.000
Parsing XDC File [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal SW[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal SW_light[1] possibly due to user constraint [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc:49]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal SW[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal SW_light[0] possibly due to user constraint [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc:50]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/FIVS/FIVS.srcs/constrs_1/new/FIVS.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1398.703 ; gain = 138.562
76 Infos, 57 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1398.703 ; gain = 138.562
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 00:14:48 2022...
