isr.o: isr.c \
 /home/ferney/Documentos/wp06_SoC_includeVerilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h \
 /home/ferney/Documentos/wp06_SoC_includeVerilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h \
 /opt/litex/litex/litex/soc/software/include/base/stdint.h \
 /opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h \
 /opt/litex/litex/litex/soc/software/include/hw/common.h \
 /opt/litex/litex/litex/soc/cores/cpu/picorv32/irq.h \
 /opt/litex/litex/litex/soc/software/include/base/uart.h camara.h

/home/ferney/Documentos/wp06_SoC_includeVerilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h:

/home/ferney/Documentos/wp06_SoC_includeVerilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h:

/opt/litex/litex/litex/soc/software/include/base/stdint.h:

/opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h:

/opt/litex/litex/litex/soc/software/include/hw/common.h:

/opt/litex/litex/litex/soc/cores/cpu/picorv32/irq.h:

/opt/litex/litex/litex/soc/software/include/base/uart.h:

camara.h:
