{"status": 1, "complete": 1, "list": {"755965715": {"item_id": "755965715", "resolved_id": "755965715", "given_url": "http://danluu.com/2choices-eviction/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638307661", "time_read": "1638307661", "time_favorited": "0", "sort_id": 0, "resolved_title": "Caches: LRU v. random", "resolved_url": "https://danluu.com/2choices-eviction/", "excerpt": "Caches: LRU v. random Once upon a time, my computer architecture professor mentioned that using a random eviction policy for caches really isn't so bad.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1818", "lang": "", "tags": {"semiconductor-memory": {"item_id": "755965715", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "755965715", "tag": "semiconductors"}}, "image": {"item_id": "755965715", "src": "https://danluu.com/images/2choices-eviction/sandy-bridge-miss.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "755965715", "image_id": "1", "src": "https://danluu.com/images/2choices-eviction/sandy-bridge-miss.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "755965715", "image_id": "2", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "755965715", "image_id": "3", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios-l3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "755965715", "image_id": "4", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-miss.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "755965715", "image_id": "5", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-miss-l3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "755965715", "image_id": "6", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios-l3-pseudo.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "755965715", "image_id": "7", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-assocs-mean-ratios.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 704}, "29765348": {"item_id": "29765348", "resolved_id": "29765348", "given_url": "http://igoro.com/archive/gallery-of-processor-cache-effects/", "given_title": "Gallery of Processor Cache Effects", "favorite": "0", "status": "1", "time_added": "1689684806", "time_updated": "1689689375", "time_read": "1689689375", "time_favorited": "0", "sort_id": 1, "resolved_title": "Gallery of Processor Cache Effects", "resolved_url": "http://igoro.com/archive/gallery-of-processor-cache-effects/", "excerpt": "Most of my readers will understand that cache is a fast but small type of memory that stores recently accessed memory locations.  This description is reasonably accurate, but the “boring” details of how processor caches work can help a lot when trying to understand program performance.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2496", "lang": "en", "time_to_read": 11, "tags": {"cpus": {"item_id": "29765348", "tag": "cpus"}, "semiconductor-memory": {"item_id": "29765348", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "29765348", "tag": "semiconductors"}}, "authors": {"744533": {"item_id": "29765348", "author_id": "744533", "name": "Igor Ostrovsky", "url": ""}}, "image": {"item_id": "29765348", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/01/image6.png", "width": "483", "height": "291"}, "images": {"1": {"item_id": "29765348", "image_id": "1", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/01/image6.png", "width": "483", "height": "291", "credit": "", "caption": ""}, "2": {"item_id": "29765348", "image_id": "2", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image.png", "width": "483", "height": "291", "credit": "", "caption": ""}, "3": {"item_id": "29765348", "image_id": "3", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image2.png", "width": "289", "height": "73", "credit": "", "caption": ""}, "4": {"item_id": "29765348", "image_id": "4", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image3.png", "width": "582", "height": "299", "credit": "", "caption": ""}, "5": {"item_id": "29765348", "image_id": "5", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/assoc_big1.png", "width": "582", "height": "299", "credit": "", "caption": ""}}, "listen_duration_estimate": 966}, "846298755": {"item_id": "846298755", "resolved_id": "846298755", "given_url": "http://www.eetimes.com/document.asp?doc_id=1325690", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829119", "time_read": "1638829119", "time_favorited": "0", "sort_id": 2, "resolved_title": "NeuroMem IC Matches Patterns, Sees All, Knows All | EE Times", "resolved_url": "http://www.eetimes.com/document.asp?doc_id=1325690", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "http://m.eet.com/images/eetimes/2015/02/1325690/personal-identification_366.png", "tags": {"semiconductor-memory": {"item_id": "846298755", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "846298755", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2633924610": {"item_id": "2633924610", "resolved_id": "2633924610", "given_url": "https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors/", "given_title": "Manufacturing memory means scribing silicon in a sea of sensors | Ars Techn", "favorite": "0", "status": "1", "time_added": "1563987774", "time_updated": "1613770090", "time_read": "1565635105", "time_favorited": "0", "sort_id": 3, "resolved_title": "Manufacturing memory means scribing silicon in a sea of sensors", "resolved_url": "https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors/", "excerpt": "At Micron's memory chip fabrication facility in the Washington, DC, suburb of Manassas, Virginia, the entire manufacturing area is blanketed in electronic detectors in all their various forms. But the primary purpose isn't to keep intruders out or anything so prosaic.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1002", "lang": "en", "time_to_read": 5, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-640x427.jpg", "tags": {"semiconductor-memory": {"item_id": "2633924610", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2633924610", "tag": "semiconductors"}}, "authors": {"152763838": {"item_id": "2633924610", "author_id": "152763838", "name": "Wayne Rash", "url": "https://arstechnica.com/author/ars-staff/"}}, "image": {"item_id": "2633924610", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-800x533.jpg", "width": "640", "height": "426"}, "images": {"1": {"item_id": "2633924610", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-800x533.jpg", "width": "640", "height": "426", "credit": "Micron", "caption": "Enlarge / How it's made: silicon wafers!"}, "2": {"item_id": "2633924610", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/q5_1.jpg", "width": "300", "height": "235", "credit": "John AE5X", "caption": "Enlarge / An older sonar waterfall display, displaying spectrographic data by bearing over time. This is similar to Micron's visualizations."}, "3": {"item_id": "2633924610", "image_id": "3", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20121008_130946_53A_6727-640x427.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2633924610", "image_id": "4", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20050104_143613_IMG_1597-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2633924610", "image_id": "5", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_111214_IMG_0859-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2633924610", "image_id": "6", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_160918_IMG_0907-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2633924610", "image_id": "7", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/DSC_0152r.jpg", "width": "640", "height": "360", "credit": "Wayne Rash", "caption": "Enlarge / One of Micron's \"super sensors,\" combining multiple detectors in a single package."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 388}, "3762068776": {"item_id": "3762068776", "resolved_id": "3762068776", "given_url": "https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads/", "given_title": "SK hynix boosts DDR5 DRAM speed with parallel reads", "favorite": "0", "status": "1", "time_added": "1670518569", "time_updated": "1670519963", "time_read": "1670519963", "time_favorited": "0", "sort_id": 4, "resolved_title": "SK hynix boosts DDR5 DRAM speed with parallel reads", "resolved_url": "https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads/", "excerpt": "SK hynix has boosted DDR5 memory speed with a buffer between the CPU and DRAM which can accept parallel reads from 2 banks. This DDR5 Multiplexer Combined Ranks (MCR) Dual In-line Memory Module (DIMM) was developed with a buffer from Renesas and Intel’s MCR technology.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "348", "lang": "en", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "tags": {"semiconductor-memory": {"item_id": "3762068776", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3762068776", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3762068776", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3762068776", "src": "https://blocksandfiles.wpenginepowered.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "width": "713", "height": "398"}, "images": {"1": {"item_id": "3762068776", "image_id": "1", "src": "https://blocksandfiles.wpenginepowered.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "width": "713", "height": "398", "credit": "", "caption": ""}}, "listen_duration_estimate": 135}, "3827062345": {"item_id": "3827062345", "resolved_id": "3827062345", "given_url": "https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark/", "given_title": "SK hynix breezes past 300-layer 3D NAND mark", "favorite": "0", "status": "1", "time_added": "1679009016", "time_updated": "1679060462", "time_read": "1679060462", "time_favorited": "0", "sort_id": 5, "resolved_title": "SK hynix breezes past 300-layer 3D NAND mark", "resolved_url": "https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark/", "excerpt": "SK hynix engineers presented a paper at the ISSCC 2023 conference showing how they had developed a 300+ layer 3D NAND technology ingesting data at a record 194GBps speed. A copy of their paper shows how they did it using five techniques.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "407", "lang": "en", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "tags": {"semiconductor-memory": {"item_id": "3827062345", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3827062345", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3827062345", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3827062345", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "width": "475", "height": "164"}, "images": {"1": {"item_id": "3827062345", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "width": "475", "height": "164", "credit": "", "caption": ""}}, "listen_duration_estimate": 158}, "3826714923": {"item_id": "3826714923", "resolved_id": "3826714923", "given_url": "https://blocksandfiles.com/2023/03/16/the-state-of-reram-play/", "given_title": "Taking a look at the ReRAM state of play", "favorite": "0", "status": "1", "time_added": "1678969669", "time_updated": "1678972338", "time_read": "1678972337", "time_favorited": "0", "sort_id": 6, "resolved_title": "Taking a look at the ReRAM state of play", "resolved_url": "https://blocksandfiles.com/2023/03/16/the-state-of-reram-play/", "excerpt": "Analysis: Resistive RAM (reRAM) startup Intrinsic Semiconductor Technologies has just raised $9.73 million in funding and grants to expand its engineering team and bring its product to market. Competitors have product in the market already (CrossBar) or IP is available from a foundry (Weebit Nano).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1427", "lang": "en", "time_to_read": 6, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg", "tags": {"semiconductor-memory": {"item_id": "3826714923", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3826714923", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3826714923", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3826714923", "src": "https://blocksandfiles.com/wp-content/uploads/2020/04/crossbar_reram_cell_operation.jpg", "width": "650", "height": "371"}, "images": {"1": {"item_id": "3826714923", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2020/04/crossbar_reram_cell_operation.jpg", "width": "650", "height": "371", "credit": "", "caption": "CrossBar technology diagram"}, "2": {"item_id": "3826714923", "image_id": "2", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg", "width": "397", "height": "475", "credit": "", "caption": "Skywater Weebit ReRAM cells"}}, "listen_duration_estimate": 552}, "3859827274": {"item_id": "3859827274", "resolved_id": "3859827274", "given_url": "https://blocksandfiles.com/2023/05/05/50784/", "given_title": "3D DRAM could be revolutionary – if it works", "favorite": "0", "status": "1", "time_added": "1683300074", "time_updated": "1683317165", "time_read": "1683317165", "time_favorited": "0", "sort_id": 7, "resolved_title": "3D DRAM could be revolutionary – if it works", "resolved_url": "https://blocksandfiles.com/2023/05/05/50784/", "excerpt": "We have become so used to 3D NAND that we forget how revolutionary it was back in 2013. The idea that you could radically increase the density of a NAND wafer by stacking cells instead of just laying them out side by side is now taken for granted.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "960", "lang": "en", "time_to_read": 4, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2022/01/stars.jpeg", "tags": {"semiconductor-memory": {"item_id": "3859827274", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3859827274", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3859827274", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3859827274", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "200", "height": "190"}, "images": {"1": {"item_id": "3859827274", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "200", "height": "190", "credit": "", "caption": "Jim Handy"}}, "listen_duration_estimate": 372}, "3890517652": {"item_id": "3890517652", "resolved_id": "3890517652", "given_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "given_title": "Panmnesia speeds up vector search with CXL", "favorite": "1", "status": "1", "time_added": "1687286332", "time_updated": "1687293482", "time_read": "1687293482", "time_favorited": "1687293482", "sort_id": 8, "resolved_title": "Panmnesia speeds up vector search with CXL", "resolved_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "excerpt": "Panmnesia claims to have devised CXL-based vector search methods up to 110x faster than current best practices. The Korean startup has developed CXL-ANNS (CXL – Approximate Nearest Neighbor Search), an AI vector search system that loads billion point vector search data sets into CXL 3.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "585", "lang": "", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg", "tags": {"interconnects": {"item_id": "3890517652", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3890517652", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3890517652", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3890517652", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3890517652", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325"}, "images": {"1": {"item_id": "3890517652", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325", "credit": "", "caption": "Myoungsoo Jung"}}, "listen_duration_estimate": 226}, "3898766647": {"item_id": "3898766647", "resolved_id": "3898766647", "given_url": "https://blocksandfiles.com/2023/07/05/3d-stacked-dram-and-processor-cube/", "given_title": "Researchers devise even faster 3D DRAM", "favorite": "0", "status": "1", "time_added": "1688569468", "time_updated": "1689241679", "time_read": "1689241679", "time_favorited": "0", "sort_id": 9, "resolved_title": "Researchers devise even faster 3D DRAM", "resolved_url": "https://blocksandfiles.com/2023/07/05/3d-stacked-dram-and-processor-cube/", "excerpt": "Tokyo Institute of Technology scientists have designed a 3D DRAM stack topped by a processor that they say can provide four times more bandwidth and one fifth of the bit access energy than High Bandwidth Memory (HBM) HBM sidesteps the CPU-restricted socket count limitation on DRAM capacity by connec", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "609", "lang": "en", "time_to_read": 3, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/07/BBCube-3D-Structural-diagram.jpg", "tags": {"semiconductor-memory": {"item_id": "3898766647", "tag": "semiconductor-memory"}}, "authors": {"96593760": {"item_id": "3898766647", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3898766647", "src": "https://blocksandfiles.com/wp-content/uploads/2023/07/BBCube-3D-speed-vs-DDR5-and-HBM2E.jpg", "width": "475", "height": "292"}, "images": {"1": {"item_id": "3898766647", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/07/BBCube-3D-speed-vs-DDR5-and-HBM2E.jpg", "width": "475", "height": "292", "credit": "", "caption": ""}}, "listen_duration_estimate": 236}, "3991579273": {"item_id": "3991579273", "resolved_id": "3991579273", "given_url": "https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product/", "given_title": "Micron NVDRAM may never become a product", "favorite": "0", "status": "1", "time_added": "1704786873", "time_updated": "1704791813", "time_read": "1704791813", "time_favorited": "0", "sort_id": 10, "resolved_title": "Micron NVDRAM may never become a product", "resolved_url": "https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product/", "excerpt": "Micron’s NVDRAM chip could be a proving ground for technologies used in other products – and not become a standalone product itself.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "972", "lang": "en", "time_to_read": 4, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2021/11/shutterstock_question.jpeg", "tags": {"semiconductor-memory": {"item_id": "3991579273", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3991579273", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3991579273", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3991579273", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "400", "height": "379"}, "images": {"1": {"item_id": "3991579273", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "400", "height": "379", "credit": "", "caption": "Jim Handy."}}, "listen_duration_estimate": 376}, "2559446082": {"item_id": "2559446082", "resolved_id": "2559446082", "given_url": "https://chipress.co/2019/03/31/how-does-tomasulos-algorithm-work/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370206", "time_read": "1638370207", "time_favorited": "0", "sort_id": 11, "resolved_title": "Loading...", "resolved_url": "https://chipress.co/2019/03/31/how-does-tomasulos-algorithm-work/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"cpus": {"item_id": "2559446082", "tag": "cpus"}, "semiconductor-memory": {"item_id": "2559446082", "tag": "semiconductor-memory"}}, "listen_duration_estimate": 0}, "3694196183": {"item_id": "3694196183", "resolved_id": "3694196183", "given_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "given_title": "", "favorite": "0", "status": "1", "time_added": "1662296846", "time_updated": "1662340602", "time_read": "1662340602", "time_favorited": "0", "sort_id": 12, "resolved_title": "Performance Benefits of Using Huge Pages for Code. | Easyperf", "resolved_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3694196183", "tag": "chip-design"}, "cpus": {"item_id": "3694196183", "tag": "cpus"}, "semiconductor-memory": {"item_id": "3694196183", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3694196183", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2844727237": {"item_id": "2844727237", "resolved_id": "2844727237", "given_url": "https://effectiviology.com/verbatim-effect/", "given_title": "The Verbatim Effect: Why People Remember Gist Better than Details", "favorite": "0", "status": "1", "time_added": "1578352959", "time_updated": "1613770090", "time_read": "1578841604", "time_favorited": "0", "sort_id": 13, "resolved_title": "The Verbatim Effect: People Remember Gist Better Than Details", "resolved_url": "https://effectiviology.com/verbatim-effect/", "excerpt": "The verbatim effect is a cognitive bias that causes people to remember the gist of information, which is its general meaning, better than they remember its exact form, which is the way the information was presented and the minor details that it involved.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1868", "lang": "en", "time_to_read": 8, "tags": {"behaviors": {"item_id": "2844727237", "tag": "behaviors"}, "semiconductor-memory": {"item_id": "2844727237", "tag": "semiconductor-memory"}}, "image": {"item_id": "2844727237", "src": "https://effectiviology.com/wp-content/uploads/The-Verbatim-Effect.jpg", "width": "1000", "height": "667"}, "images": {"1": {"item_id": "2844727237", "image_id": "1", "src": "https://effectiviology.com/wp-content/uploads/The-Verbatim-Effect.jpg", "width": "1000", "height": "667", "credit": "", "caption": ""}, "2": {"item_id": "2844727237", "image_id": "2", "src": "https://effectiviology.com/wp-content/uploads/Example-of-the-verbatim-effect.png", "width": "1280", "height": "720", "credit": "", "caption": ""}}, "listen_duration_estimate": 723}, "1234591841": {"item_id": "1234591841", "resolved_id": "1234591841", "given_url": "https://github.com/allegro/bigcache", "given_title": "Efficient cache for gigabytes of data written in Go", "favorite": "0", "status": "1", "time_added": "1577131941", "time_updated": "1613770090", "time_read": "1582142883", "time_favorited": "0", "sort_id": 14, "resolved_title": "BigCache    ", "resolved_url": "https://github.com/allegro/bigcache", "excerpt": "Fast, concurrent, evicting in-memory cache written to keep big number of entries without impact on performance. BigCache keeps entries on heap but omits GC for them.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "1013", "lang": "en", "time_to_read": 5, "top_image_url": "https://opengraph.githubassets.com/2d4d2b60c7230f24fe954a4e5074c1345ebb1707df755f9268eedeecdfb3344f/allegro/bigcache", "tags": {"semiconductor-memory": {"item_id": "1234591841", "tag": "semiconductor-memory"}}, "image": {"item_id": "1234591841", "src": "https://camo.githubusercontent.com/e29b930fa6badd52101a707830101293b852d4205b69dfea7abb14af65b86b9f/68747470733a2f2f636f766572616c6c732e696f2f7265706f732f6769746875622f616c6c6567726f2f62696763616368652f62616467652e7376673f6272616e63683d6d6173746572", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1234591841", "image_id": "1", "src": "https://camo.githubusercontent.com/e29b930fa6badd52101a707830101293b852d4205b69dfea7abb14af65b86b9f/68747470733a2f2f636f766572616c6c732e696f2f7265706f732f6769746875622f616c6c6567726f2f62696763616368652f62616467652e7376673f6272616e63683d6d6173746572", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1234591841", "image_id": "2", "src": "https://camo.githubusercontent.com/38e5cad1e2997a0f786ec7ca0d60f06ccdbddeeef7af39817e6b101f67a201dc/68747470733a2f2f676f646f632e6f72672f6769746875622e636f6d2f616c6c6567726f2f62696763616368653f7374617475732e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "1234591841", "image_id": "3", "src": "https://camo.githubusercontent.com/bef98a477f6a840ca7727ccb91057a61e3bd876fc70adf7c12fa63327943f5b9/68747470733a2f2f676f7265706f7274636172642e636f6d2f62616467652f6769746875622e636f6d2f616c6c6567726f2f6269676361636865", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 392}, "2211923496": {"item_id": "2211923496", "resolved_id": "2211923496", "given_url": "https://hothardware.com/news/micron-talks-gddr6/", "given_title": "Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs", "favorite": "0", "status": "1", "time_added": "1528045044", "time_updated": "1613770090", "time_read": "1528078721", "time_favorited": "0", "sort_id": 15, "resolved_title": "Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs", "resolved_url": "https://hothardware.com/news/micron-talks-gddr6", "excerpt": "Next-generation graphics cards that employ new GDDR6 memory should offer gobs of additional memory bandwidth. That new memory has been in the works for a while now and mass production has begun at various manufacturers as well.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "335", "lang": "en", "amp_url": "https://amp.hothardware.com/news/micron-talks-gddr6", "top_image_url": "https://hothardware.com/ContentImages/NewsItem/44666/content/gddr6.jpg", "tags": {"semiconductor-memory": {"item_id": "2211923496", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2211923496", "tag": "semiconductors"}}, "authors": {"72671244": {"item_id": "2211923496", "author_id": "72671244", "name": "Shane McGlaun", "url": "https://hothardware.com/author/Shane-McGlaun"}}, "image": {"item_id": "2211923496", "src": "https://hothardware.com/ContentImages/NewsItem/44666/content/NVIDIA-Titan-Xp.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2211923496", "image_id": "1", "src": "https://hothardware.com/ContentImages/NewsItem/44666/content/NVIDIA-Titan-Xp.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 130}, "4001298341": {"item_id": "4001298341", "resolved_id": "4001298341", "given_url": "https://hothardware.com/news/samsung-gddr7-memory-isscc", "given_title": "Samsung GDDR7 Memory Is Coming With A Huge Bandwidth Lift For Next-Gen GPUs", "favorite": "0", "status": "1", "time_added": "1706649455", "time_updated": "1706750745", "time_read": "1706750745", "time_favorited": "0", "sort_id": 16, "resolved_title": "Samsung GDDR7 Memory Is Coming With A Huge Bandwidth Lift For Next-Gen GPUs", "resolved_url": "https://hothardware.com/news/samsung-gddr7-memory-isscc", "excerpt": "There are a few key specifications that heavily influence the performance of a graphics card. GPU fillrate—the rate that it can \"fill\" polygons with color—is a major one. GPU compute throughput is another, and arguably more important in the modern era.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "405", "lang": "en", "top_image_url": "https://images.hothardware.com/contentimages/newsitem/63760/content/hero-samsung-gddr7.jpg", "tags": {"semiconductor-memory": {"item_id": "4001298341", "tag": "semiconductor-memory"}}, "authors": {"157401171": {"item_id": "4001298341", "author_id": "157401171", "name": "Zak Killian", "url": "https://hothardware.com/author/zak-killian"}}, "image": {"item_id": "4001298341", "src": "https://images.hothardware.com/contentimages/newsitem/63760/content/high-density-memory-and-interfaces.png", "width": "708", "height": "398"}, "images": {"1": {"item_id": "4001298341", "image_id": "1", "src": "https://images.hothardware.com/contentimages/newsitem/63760/content/high-density-memory-and-interfaces.png", "width": "708", "height": "398", "credit": "", "caption": ""}, "2": {"item_id": "4001298341", "image_id": "2", "src": "https://images.hothardware.com/contentimages/newsitem/63760/content/memory-bandwidth-example-chart.png", "width": "708", "height": "370", "credit": "", "caption": ""}}, "listen_duration_estimate": 157}, "3953593998": {"item_id": "3953593998", "resolved_id": "3953593998", "given_url": "https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "given_title": "Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gb", "favorite": "0", "status": "1", "time_added": "1697910597", "time_updated": "1697926878", "time_read": "1697926878", "time_favorited": "0", "sort_id": 17, "resolved_title": "Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gbps GDDR7", "resolved_url": "https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "excerpt": "Samsung just annoucned its next-generation HBM3E \"Shinebolt\" and GDDR7 memory. While Samsung may have lagged behind rival memory manufacturers SK Hynix and Micron in launching HBM3E, Shinebolt is poised to be the fastest HBM3E for the high performance computing (or HPC) industry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "368", "lang": "en", "amp_url": "https://amp.hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "top_image_url": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-HBM3E-news.png", "tags": {"semiconductor-memory": {"item_id": "3953593998", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3953593998", "tag": "semiconductors"}}, "authors": {"185495951": {"item_id": "3953593998", "author_id": "185495951", "name": "Matthew Connatser", "url": "https://hothardware.com/author/matthew-connatser"}}, "image": {"item_id": "3953593998", "src": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-GDDR7-news.png", "width": "708", "height": "400"}, "images": {"1": {"item_id": "3953593998", "image_id": "1", "src": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-GDDR7-news.png", "width": "708", "height": "400", "credit": "", "caption": ""}}, "listen_duration_estimate": 142}, "2788552972": {"item_id": "2788552972", "resolved_id": "2788552972", "given_url": "https://pythonspeed.com/articles/data-doesnt-fit-in-memory/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1573514533", "time_updated": "1613770090", "time_read": "1576355610", "time_favorited": "0", "sort_id": 18, "resolved_title": "When your data doesn’t fit in memory: the basic techniques", "resolved_url": "https://pythonspeed.com/articles/data-doesnt-fit-in-memory/", "excerpt": "You’re writing software that processes data, and it works fine when you test it on a small sample file. But when you load the real data, your program crashes. The problem is that you don’t have enough memory—if you have 16GB of RAM, you can’t load a 100GB file.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1301", "lang": "en", "time_to_read": 6, "top_image_url": "https://pythonspeed.com/assets/titles/data-doesnt-fit-in-memory.png", "tags": {"python": {"item_id": "2788552972", "tag": "python"}, "semiconductor-memory": {"item_id": "2788552972", "tag": "semiconductor-memory"}}, "authors": {"103833480": {"item_id": "2788552972", "author_id": "103833480", "name": "Itamar Turner-Trauring", "url": "mailto:itamar@pythonspeed.com"}}, "listen_duration_estimate": 504}, "2622996752": {"item_id": "2622996752", "resolved_id": "2622996752", "given_url": "https://rambleed.com/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1560300948", "time_updated": "1613770090", "time_read": "1560348205", "time_favorited": "0", "sort_id": 19, "resolved_title": "RAMBleed", "resolved_url": "https://rambleed.com/", "excerpt": "RAMBleed is a side-channel attack that enables an attacker to read out physical memory belonging to other processes. The implications of violating arbitrary privilege boundaries are numerous, and vary in severity based on the other software running on the target machine.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "1053", "lang": "", "tags": {"semiconductor-memory": {"item_id": "2622996752", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2622996752", "tag": "semiconductors"}}, "image": {"item_id": "2622996752", "src": "https://rambleed.com/img/rambleed-10.svg", "width": "400", "height": "0"}, "images": {"1": {"item_id": "2622996752", "image_id": "1", "src": "https://rambleed.com/img/rambleed-10.svg", "width": "400", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2622996752", "image_id": "2", "src": "https://rambleed.com/img/umich_logo.png", "width": "300", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2622996752", "image_id": "3", "src": "https://rambleed.com/img/graz_logo.png", "width": "165", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2622996752", "image_id": "4", "src": "https://rambleed.com/img/adelaide_logo.png", "width": "225", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2622996752", "image_id": "5", "src": "https://rambleed.com/img/data61_logo.png", "width": "70", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 408}, "3863009071": {"item_id": "3863009071", "resolved_id": "3863009071", "given_url": "https://samwho.dev/memory-allocation/", "given_title": "Memory Allocation", "favorite": "0", "status": "1", "time_added": "1684800244", "time_updated": "1685291099", "time_read": "1685291099", "time_favorited": "0", "sort_id": 20, "resolved_title": "Memory Allocation", "resolved_url": "https://samwho.dev/memory-allocation/", "excerpt": "One thing that all programs on your computer have in common is a need for memory. Programs need to be loaded from your hard drive into memory before they can be run.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2918", "lang": "en", "time_to_read": 13, "top_image_url": "https://samwho.dev/images/memory-allocation-card.png?h=8e970c33deef294c608a", "tags": {"semiconductor-memory": {"item_id": "3863009071", "tag": "semiconductor-memory"}}, "image": {"item_id": "3863009071", "src": "https://samwho.dev/images/haskie-triumphant.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3863009071", "image_id": "1", "src": "https://samwho.dev/images/haskie-triumphant.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1130}, "3330781047": {"item_id": "3330781047", "resolved_id": "3330781047", "given_url": "https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption/", "given_title": "11 Ways To Reduce AI Energy Consumption", "favorite": "0", "status": "1", "time_added": "1620908287", "time_updated": "1638708525", "time_read": "1620931740", "time_favorited": "0", "sort_id": 21, "resolved_title": "11 Ways To Reduce AI Energy Consumption", "resolved_url": "https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption/", "excerpt": "As the machine-learning industry evolves, the focus has expanded from merely solving the problem to solving the problem better.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3313", "lang": "en", "time_to_read": 15, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig03_in_memory_computer_LinleyGroup.png?fit=499%2C377&ssl=1", "tags": {"deep-learning": {"item_id": "3330781047", "tag": "deep-learning"}, "semiconductor-memory": {"item_id": "3330781047", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3330781047", "tag": "semiconductors"}}, "authors": {"129568072": {"item_id": "3330781047", "author_id": "129568072", "name": "Bryon Moyer", "url": "https://semiengineering.com/author/bryon-moyer/"}}, "image": {"item_id": "3330781047", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_Nvidia_LinleyGroup.png?resize=977%2C164&ssl=1", "width": "977", "height": "164"}, "images": {"1": {"item_id": "3330781047", "image_id": "1", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_Nvidia_LinleyGroup.png?resize=977%2C164&ssl=1", "width": "977", "height": "164", "credit": "", "caption": ""}, "2": {"item_id": "3330781047", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig04_photonic_circuits_LinleyGroup.png?resize=977%2C239&ssl=1", "width": "977", "height": "239", "credit": "", "caption": ""}}, "listen_duration_estimate": 1282}, "2716081454": {"item_id": "2716081454", "resolved_id": "2716081454", "given_url": "https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561579", "time_read": "1638561578", "time_favorited": "0", "sort_id": 22, "resolved_title": "Advantages Of LPDDR5: A New Clocking Scheme", "resolved_url": "https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme/", "excerpt": "Earlier this year, JEDEC released the new standard, JESD209–5, Low Power Double Data Rate 5 (LPDDR5). Those that contributed to the development of the standard come from a diverse technology background and represent both manufacturers and consumers of SDRAM memories.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2459", "lang": "en", "time_to_read": 11, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?fit=1600%2C715&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2716081454", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2716081454", "tag": "semiconductors"}}, "authors": {"118786213": {"item_id": "2716081454", "author_id": "118786213", "name": "Brett Murdock", "url": "https://semiengineering.com/author/brett-murdock/"}}, "image": {"item_id": "2716081454", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig1.jpg?ssl=1", "width": "1600", "height": "598"}, "images": {"1": {"item_id": "2716081454", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig1.jpg?ssl=1", "width": "1600", "height": "598", "credit": "", "caption": ""}, "2": {"item_id": "2716081454", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig2.jpg?ssl=1", "width": "1600", "height": "346", "credit": "", "caption": ""}, "3": {"item_id": "2716081454", "image_id": "3", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?ssl=1", "width": "1600", "height": "715", "credit": "", "caption": ""}, "4": {"item_id": "2716081454", "image_id": "4", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig4.jpg?ssl=1", "width": "1600", "height": "423", "credit": "", "caption": ""}, "5": {"item_id": "2716081454", "image_id": "5", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig5.jpg?ssl=1", "width": "1600", "height": "284", "credit": "", "caption": ""}, "6": {"item_id": "2716081454", "image_id": "6", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig6.jpg?ssl=1", "width": "1600", "height": "507", "credit": "", "caption": ""}, "7": {"item_id": "2716081454", "image_id": "7", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig7.jpg?ssl=1", "width": "1600", "height": "423", "credit": "", "caption": ""}, "8": {"item_id": "2716081454", "image_id": "8", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-table1.png?ssl=1", "width": "1099", "height": "479", "credit": "", "caption": ""}}, "listen_duration_estimate": 952}, "2761173471": {"item_id": "2761173471", "resolved_id": "2761173471", "given_url": "https://semiengineering.com/building-an-mram-array/", "given_title": "Building An MRAM Array", "favorite": "0", "status": "1", "time_added": "1571315213", "time_updated": "1613770090", "time_read": "1571333221", "time_favorited": "0", "sort_id": 23, "resolved_title": "Building An MRAM Array", "resolved_url": "https://semiengineering.com/building-an-mram-array/", "excerpt": "MRAM is gaining traction in a variety of designs as a middle-level type of memory, but there are reasons why it took so long to bring this memory to market. A typical magnetoresistive RAM architecture is based on CoFeB magnetic layers, with an MgO tunneling barrier.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1105", "lang": "en", "time_to_read": 5, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2761173471", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2761173471", "tag": "semiconductors"}}, "authors": {"68756180": {"item_id": "2761173471", "author_id": "68756180", "name": "Katherine Derbyshire", "url": "https://semiengineering.com/author/katherine/"}}, "listen_duration_estimate": 428}, "3793798407": {"item_id": "3793798407", "resolved_id": "3793798407", "given_url": "https://semiengineering.com/choosing-the-correct-high-bandwidth-memory/", "given_title": "Choosing The Correct High-Bandwidth Memory", "favorite": "0", "status": "1", "time_added": "1674641603", "time_updated": "1674652683", "time_read": "1674652683", "time_favorited": "0", "sort_id": 24, "resolved_title": "Choosing The Correct High-Bandwidth Memory", "resolved_url": "https://semiengineering.com/choosing-the-correct-high-bandwidth-memory/", "excerpt": "The number of options for how to build high-performance chips is growing, but the choices for attached memory have barely budged.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2305", "lang": "en", "time_to_read": 10, "top_image_url": "https://semiengineering.com/wp-content/uploads/HBM-Diagram-copy.png?fit=650%2C394&ssl=1", "tags": {"semiconductor-memory": {"item_id": "3793798407", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3793798407", "tag": "semiconductors"}}, "authors": {"176799367": {"item_id": "3793798407", "author_id": "176799367", "name": "Ann Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "listen_duration_estimate": 892}, "3878862884": {"item_id": "3878862884", "resolved_id": "3878862884", "given_url": "https://semiengineering.com/comparing-analog-and-digital-sram-in-memory-computing-architectures-ku-leuven/", "given_title": "Comparing Analog and Digital SRAM In-Memory Computing Architectures (KU Leu", "favorite": "0", "status": "1", "time_added": "1685701796", "time_updated": "1690159028", "time_read": "1690159028", "time_favorited": "0", "sort_id": 25, "resolved_title": "Comparing Analog and Digital SRAM In-Memory Computing Architectures (KU Leuven)", "resolved_url": "https://semiengineering.com/comparing-analog-and-digital-sram-in-memory-computing-architectures-ku-leuven/", "excerpt": "A technical paper titled “Benchmarking and modeling of analog and digital SRAM in-memory computing architectures” was published by researchers at KU Leuven.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "158", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_207929333-brain-03-09-22-scaled-e1646861472441.jpeg", "tags": {"semiconductor-memory": {"item_id": "3878862884", "tag": "semiconductor-memory"}}, "authors": {"68667756": {"item_id": "3878862884", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 61}, "3713131538": {"item_id": "3713131538", "resolved_id": "3713131538", "given_url": "https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips/", "given_title": "Decreasing Refresh Latency of Off-the-Shelf DRAM Chips", "favorite": "0", "status": "1", "time_added": "1664407809", "time_updated": "1664412245", "time_read": "1664412245", "time_favorited": "0", "sort_id": 26, "resolved_title": "Decreasing Refresh Latency of Off-the-Shelf DRAM Chips", "resolved_url": "https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips/", "excerpt": "A new technical paper titled “HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips” was published by researchers at ETH Zürich, TOBB University of Economics and Technology and Galicia Supercomputing Center (CESGA).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "393", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3713131538", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3713131538", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3713131538", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 152}, "3636497806": {"item_id": "3636497806", "resolved_id": "3636497806", "given_url": "https://semiengineering.com/dram-thermal-issues-reach-crisis-point/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1658159514", "time_updated": "1658179691", "time_read": "1658179690", "time_favorited": "0", "sort_id": 27, "resolved_title": "DRAM Thermal Issues Reach Crisis Point", "resolved_url": "https://semiengineering.com/dram-thermal-issues-reach-crisis-point/", "excerpt": "Within the DRAM world, thermal issues are at a crisis point. At 14nm and below, and in the most advanced packaging schemes, an entirely new metric may be needed to address the multiplier effect of how thermal density increasingly turns minor issues into major problems.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2106", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Hot-Chip-Thermal-iStock-848635200.jpg?fit=724%2C483&ssl=1", "tags": {"semiconductor-memory": {"item_id": "3636497806", "tag": "semiconductor-memory"}}, "authors": {"168562983": {"item_id": "3636497806", "author_id": "168562983", "name": "Karen Heyman", "url": "https://semiengineering.com/author/karen-heyman/"}}, "listen_duration_estimate": 815}, "2676766564": {"item_id": "2676766564", "resolved_id": "2676766564", "given_url": "https://semiengineering.com/dram-tradeoffs-speed-vs-energy/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561261", "time_read": "1638561260", "time_favorited": "0", "sort_id": 28, "resolved_title": "DRAM Tradeoffs: Speed Vs. Energy", "resolved_url": "https://semiengineering.com/dram-tradeoffs-speed-vs-energy/", "excerpt": "Semiconductor Engineering sat down to talk about new DRAM options and considerations with Frank Ferro, senior director of product management at Rambus; Marc Greenberg, group director for product marketing at Cadence; Graham Allan, senior product marketing manager for DDR PHYs at Synopsys; and Tien S", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2219", "lang": "en", "time_to_read": 10, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?fit=1600%2C534&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2676766564", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2676766564", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2676766564", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "image": {"item_id": "2676766564", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?ssl=1", "width": "1600", "height": "534"}, "images": {"1": {"item_id": "2676766564", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?ssl=1", "width": "1600", "height": "534", "credit": "", "caption": ""}}, "listen_duration_estimate": 859}, "3707919787": {"item_id": "3707919787", "resolved_id": "3707919787", "given_url": "https://semiengineering.com/how-memory-design-optimizes-system-performance/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1664235299", "time_updated": "1664235641", "time_read": "1664235640", "time_favorited": "0", "sort_id": 29, "resolved_title": "How Memory Design Optimizes System Performance", "resolved_url": "https://semiengineering.com/how-memory-design-optimizes-system-performance/", "excerpt": "Exponential increases in data and demand for improved performance to process that data has spawned a variety of new approaches to processor design and packaging, but it also is driving big changes on the memory side.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2661", "lang": "en", "time_to_read": 12, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Rambus.png", "tags": {"circuits-electronics": {"item_id": "3707919787", "tag": "circuits-electronics"}, "semiconductor-memory": {"item_id": "3707919787", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3707919787", "tag": "semiconductors"}}, "authors": {"150019727": {"item_id": "3707919787", "author_id": "150019727", "name": "John Koon", "url": "https://semiengineering.com/author/john-koon/"}}, "image": {"item_id": "3707919787", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Rambus.png?resize=1430%2C550&ssl=1", "width": "1430", "height": "550"}, "images": {"1": {"item_id": "3707919787", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Rambus.png?resize=1430%2C550&ssl=1", "width": "1430", "height": "550", "credit": "", "caption": ""}}, "listen_duration_estimate": 1030}, "4001096012": {"item_id": "4001096012", "resolved_id": "4001096012", "given_url": "https://semiengineering.com/how-to-stop-row-hammer/", "given_title": "How To Stop Row Hammer", "favorite": "0", "status": "1", "time_added": "1706616673", "time_updated": "1709249492", "time_read": "1709249492", "time_favorited": "0", "sort_id": 30, "resolved_title": "How To Stop Row Hammer", "resolved_url": "https://semiengineering.com/how-to-stop-row-hammer/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Screen-Shot-2024-01-29-at-9.52.20-PM.png?fit=612%2C468&ssl=1", "tags": {"semiconductor-memory": {"item_id": "4001096012", "tag": "semiconductor-memory"}}, "authors": {"68575813": {"item_id": "4001096012", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 50}, "2663860870": {"item_id": "2663860870", "resolved_id": "2663860870", "given_url": "https://semiengineering.com/in-memory-and-near-memory-compute/", "given_title": "In Memory And Near-Memory Compute", "favorite": "0", "status": "1", "time_added": "1563536967", "time_updated": "1613770090", "time_read": "1564080656", "time_favorited": "0", "sort_id": 31, "resolved_title": "In Memory And Near-Memory Compute", "resolved_url": "https://semiengineering.com/in-memory-and-near-memory-compute/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2663860870", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2663860870", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2663860870", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 50}, "2547190628": {"item_id": "2547190628", "resolved_id": "2547190628", "given_url": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all/", "given_title": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-", "favorite": "1", "status": "1", "time_added": "1554373981", "time_updated": "1613770090", "time_read": "1554403864", "time_favorited": "1554403863", "sort_id": 32, "resolved_title": "Memory Architectures In AI: One Size Doesn’t Fit All", "resolved_url": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all/", "excerpt": "In the world of regular computing, we are used to certain ways of architecting for memory access to meet latency, bandwidth and power goals. These have evolved over many years to give us the multiple layers of caching and hardware cache-coherency management schemes which are now so familiar.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1370", "lang": "en", "time_to_read": 6, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig1.png?fit=674%2C328&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2547190628", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2547190628", "tag": "semiconductors"}}, "authors": {"69995045": {"item_id": "2547190628", "author_id": "69995045", "name": "Kurt Shuler", "url": "https://semiengineering.com/author/kurt-shuler/"}}, "image": {"item_id": "2547190628", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig2-movidius-myriad-specs_8_28.png?ssl=1", "width": "300", "height": "169"}, "images": {"1": {"item_id": "2547190628", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig2-movidius-myriad-specs_8_28.png?ssl=1", "width": "300", "height": "169", "credit": "", "caption": ""}, "2": {"item_id": "2547190628", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig3-2019-04-01-mobileye-intel-architecture.png?ssl=1", "width": "300", "height": "168", "credit": "", "caption": ""}, "3": {"item_id": "2547190628", "image_id": "3", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig5-google-tpu-pod.jpg?ssl=1", "width": "300", "height": "196", "credit": "", "caption": ""}}, "listen_duration_estimate": 530}, "2662660668": {"item_id": "2662660668", "resolved_id": "2662660668", "given_url": "https://semiengineering.com/process-control-for-next-generation-memories/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409362", "time_read": "1638409361", "time_favorited": "0", "sort_id": 33, "resolved_title": "Process Control For Next-Generation Memories", "resolved_url": "https://semiengineering.com/process-control-for-next-generation-memories/", "excerpt": "The Internet of Things (IoT), Big Data and Artificial Intelligence (AI) are driving the need for higher speeds and more power-efficient computing. The industry is responding by bringing new memory technologies to the marketplace.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "668", "lang": "en", "time_to_read": 3, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?fit=875%2C170&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2662660668", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2662660668", "tag": "semiconductors"}}, "authors": {"115632947": {"item_id": "2662660668", "author_id": "115632947", "name": "Niranjan Khasgiwale", "url": "https://semiengineering.com/author/naranjan-khasgiwale/"}}, "image": {"item_id": "2662660668", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?ssl=1", "width": "875", "height": "170"}, "images": {"1": {"item_id": "2662660668", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?ssl=1", "width": "875", "height": "170", "credit": "", "caption": ""}, "2": {"item_id": "2662660668", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure2.jpg?ssl=1", "width": "809", "height": "181", "credit": "", "caption": ""}}, "listen_duration_estimate": 259}, "2313083689": {"item_id": "2313083689", "resolved_id": "2313083689", "given_url": "https://semiengineering.com/processing-in-memory/", "given_title": "Processing In Memory", "favorite": "0", "status": "1", "time_added": "1536144683", "time_updated": "1613770090", "time_read": "1536247698", "time_favorited": "0", "sort_id": 34, "resolved_title": "Processing In Memory", "resolved_url": "https://semiengineering.com/processing-in-memory/", "excerpt": "Adding processing directly into memory is getting a serious look, particularly for applications where the volume of data is so large that moving it back and forth between various memories and processors requires too much energy and time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1642", "lang": "en", "time_to_read": 7, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?fit=1640%2C746&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2313083689", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2313083689", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2313083689", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "image": {"item_id": "2313083689", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?ssl=1", "width": "1640", "height": "746"}, "images": {"1": {"item_id": "2313083689", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?ssl=1", "width": "1640", "height": "746", "credit": "", "caption": ""}}, "listen_duration_estimate": 636}, "3767129641": {"item_id": "3767129641", "resolved_id": "3767129641", "given_url": "https://semiengineering.com/safeguarding-srams-from-ip-theft/", "given_title": "Safeguarding SRAMs From IP Theft (Best Paper Award)", "favorite": "0", "status": "1", "time_added": "1671156906", "time_updated": "1671365883", "time_read": "1671365882", "time_favorited": "0", "sort_id": 35, "resolved_title": "Safeguarding SRAMs From IP Theft (Best Paper Award)", "resolved_url": "https://semiengineering.com/safeguarding-srams-from-ip-theft/", "excerpt": "A technical paper titled “Beware of Discarding Used SRAMs: Information is Stored Permanently” was published by researchers at Auburn University. The paper won “Best Paper Award” at the IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE) Oct.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "387", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_383844937-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3767129641", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3767129641", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3767129641", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 150}, "3849023485": {"item_id": "3849023485", "resolved_id": "3849023485", "given_url": "https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich/", "given_title": "State of the Art And Future Directions of Rowhammer (ETH Zurich)", "favorite": "0", "status": "1", "time_added": "1681847967", "time_updated": "1681864928", "time_read": "1681864927", "time_favorited": "0", "sort_id": 36, "resolved_title": "State of the Art And Future Directions of Rowhammer (ETH Zurich)", "resolved_url": "https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich/", "excerpt": "A new technical paper titled “Fundamentally Understanding and Solving RowHammer” was published by researchers at ETH Zurich.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "329", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_427648898-lock-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3849023485", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3849023485", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3849023485", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 127}, "3283085118": {"item_id": "3283085118", "resolved_id": "3283085147", "given_url": "https://semiengineering.com/svt-six-stacked-vertical-transistors/", "given_title": "SVT: Six Stacked Vertical Transistors", "favorite": "0", "status": "1", "time_added": "1615983083", "time_updated": "1616073025", "time_read": "1616073025", "time_favorited": "0", "sort_id": 37, "resolved_title": "SVT (six stacked vertical transistors) SRAM cell architecture introduction: design and process challenges assessment", "resolved_url": "https://www.coventor.com/paper/svt-six-stacked-vertical-transistors-sram-cell-architecture-introduction-design-and-process-challenges-assessment/", "excerpt": "This paper presents a new design architecture for advanced logic SRAM cells using six vertical transistors (with carrier transport along the Z direction), stacked one on top of each other.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "140", "lang": "en", "top_image_url": "https://www.coventor.com/wp-content/uploads/2021/03/Figure-4-1.jpg", "tags": {"semiconductor-memory": {"item_id": "3283085118", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3283085118", "tag": "semiconductors"}}, "listen_duration_estimate": 54}, "2667227591": {"item_id": "2667227591", "resolved_id": "2667227591", "given_url": "https://semiengineering.com/using-memory-differently-to-boost-speed/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561298", "time_read": "1638561297", "time_favorited": "0", "sort_id": 38, "resolved_title": "Using Memory Differently To Boost Speed", "resolved_url": "https://semiengineering.com/using-memory-differently-to-boost-speed/", "excerpt": "Boosting memory performance to handle a rising flood of data is driving chipmakers to explore new memory types and different ways of using existing memory, but it also is creating some complex new challenges.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2291", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/iStock-513307992-blue-mascot.jpg?fit=1394%2C753&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2667227591", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2667227591", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2667227591", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 887}, "3197532366": {"item_id": "3197532366", "resolved_id": "3197532366", "given_url": "https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories/", "given_title": "What Designers Need to Know About Error Correction Code (ECC) In DDR Memori", "favorite": "0", "status": "1", "time_added": "1607593765", "time_updated": "1613770090", "time_read": "1607593960", "time_favorited": "0", "sort_id": 39, "resolved_title": "What Designers Need to Know About Error Correction Code (ECC) In DDR Memories", "resolved_url": "https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories/", "excerpt": "As with any electronic system, errors in the memory subsystem are possible due to design failures/defects or electrical noise in any one of the components.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1315", "lang": "en", "time_to_read": 6, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Synopsys_DDR-ECC-fig1-side-band-ECC.png?fit=623%2C404&ssl=1", "tags": {"error-correction": {"item_id": "3197532366", "tag": "error-correction"}, "semiconductor-memory": {"item_id": "3197532366", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3197532366", "tag": "semiconductors"}}, "authors": {"112324207": {"item_id": "3197532366", "author_id": "112324207", "name": "Vadhiraj Sankaranarayanan", "url": "https://semiengineering.com/author/vadhiraj-sankaranarayanan/"}}, "listen_duration_estimate": 509}, "3096047635": {"item_id": "3096047635", "resolved_id": "3096047635", "given_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "given_title": "", "favorite": "1", "status": "1", "time_added": "1598784220", "time_updated": "1656167906", "time_read": "1604369150", "time_favorited": "1598797043", "sort_id": 40, "resolved_title": "Making Full Memory IP Robust During Design", "resolved_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "excerpt": "Looking at a typical SoC design today it’s likely to contain a massive amount of memory IP, like: RAM, ROM, register files.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "818", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "tags": {"chip-design": {"item_id": "3096047635", "tag": "chip-design"}, "semiconductor-memory": {"item_id": "3096047635", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3096047635", "tag": "semiconductors"}}, "authors": {"112398984": {"item_id": "3096047635", "author_id": "112398984", "name": "Daniel Payne", "url": "https://semiwiki.com/author/daniel-payne/"}}, "image": {"item_id": "3096047635", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464"}, "images": {"1": {"item_id": "3096047635", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464", "credit": "", "caption": ""}, "2": {"item_id": "3096047635", "image_id": "2", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-min.jpg", "width": "1000", "height": "313", "credit": "", "caption": ""}, "3": {"item_id": "3096047635", "image_id": "3", "src": "https://semiwiki.com/wp-content/uploads/2020/08/non-gaussian-min.jpg", "width": "1000", "height": "397", "credit": "", "caption": ""}, "4": {"item_id": "3096047635", "image_id": "4", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-MC-runs-min-1.jpg", "width": "950", "height": "328", "credit": "", "caption": ""}, "5": {"item_id": "3096047635", "image_id": "5", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-Amplificaiton-min.jpg", "width": "700", "height": "612", "credit": "", "caption": ""}, "6": {"item_id": "3096047635", "image_id": "6", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-vs-sample-size-min.jpg", "width": "800", "height": "679", "credit": "", "caption": ""}, "7": {"item_id": "3096047635", "image_id": "7", "src": "https://semiwiki.com/wp-content/uploads/2020/08/HSPICE-GUI-min.jpg", "width": "850", "height": "396", "credit": "", "caption": ""}, "8": {"item_id": "3096047635", "image_id": "8", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-Sigma-Amplificaiton-min.jpg", "width": "850", "height": "411", "credit": "", "caption": ""}, "9": {"item_id": "3096047635", "image_id": "9", "src": "https://semiwiki.com/wp-content/uploads/2020/08/comparision-table-min.jpg", "width": "900", "height": "313", "credit": "", "caption": ""}, "10": {"item_id": "3096047635", "image_id": "10", "src": "https://semiwiki.com/wp-content/uploads/2020/08/correlation-min-1.jpg", "width": "950", "height": "759", "credit": "", "caption": ""}}, "listen_duration_estimate": 317}, "2126062315": {"item_id": "2126062315", "resolved_id": "2126062315", "given_url": "https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing", "given_title": "", "favorite": "0", "status": "1", "time_added": "1522021574", "time_updated": "1613770090", "time_read": "1522070682", "time_favorited": "0", "sort_id": 41, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "2126062315", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2126062315", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3166149202": {"item_id": "3166149202", "resolved_id": "3166149202", "given_url": "https://thegradient.pub/dont-forget-about-associative-memories/", "given_title": "Don’t Forget About Associative Memories", "favorite": "0", "status": "1", "time_added": "1606740337", "time_updated": "1613770090", "time_read": "1606744475", "time_favorited": "0", "sort_id": 42, "resolved_title": "Don’t Forget About Associative Memories", "resolved_url": "https://thegradient.pub/dont-forget-about-associative-memories/", "excerpt": "Artificial neural networks and deep learning have taken center stage as the tools of choice for many contemporary machine learning practitioners and researchers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3952", "lang": "en", "time_to_read": 18, "top_image_url": "https://thegradient.pub/content/images/2020/11/dont-forget-about-ams-banner-v1.png", "tags": {"semiconductor-memory": {"item_id": "3166149202", "tag": "semiconductor-memory"}}, "image": {"item_id": "3166149202", "src": "https://lh3.googleusercontent.com/amu8B0Wa03sZ07C9T-aSC0pFGVmgTmfwz7G7o1lq8J4E7oYTAUBegddvo2oikmu6Te0qPdZTY03jr1apq4Yi-5QQ5_HB4WSHTHCTEONE1u6O-K_YoakWgukBv--16C_DGz-8-Kjt", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3166149202", "image_id": "1", "src": "https://lh3.googleusercontent.com/amu8B0Wa03sZ07C9T-aSC0pFGVmgTmfwz7G7o1lq8J4E7oYTAUBegddvo2oikmu6Te0qPdZTY03jr1apq4Yi-5QQ5_HB4WSHTHCTEONE1u6O-K_YoakWgukBv--16C_DGz-8-Kjt", "width": "0", "height": "0", "credit": "Steinbuch, 1990", "caption": "Principles of the Lernmatrix"}, "2": {"item_id": "3166149202", "image_id": "2", "src": "https://lh4.googleusercontent.com/Dlfq_rA6Ek2wR-o4c7_YQme20SfTpdNEhvsoBr442LNgjkW0DhCDmAsX4IqrBmlrS-SQnme1nlmbSfdCLN4zbJzO7Q21p7n8ZyDbBSvHCNg87bPV5KyK_3bx3ExydyzoUtkN8Zlp", "width": "0", "height": "0", "credit": "Google Patents, 2020", "caption": "Utility patent filing activity for “associative memory” systems from 1959-Present"}, "3": {"item_id": "3166149202", "image_id": "3", "src": "https://lh5.googleusercontent.com/9Mt-cn-X8CDgrzNkh0wThCQxuMxJ3m0S6Ua_d33oxxnQt_sxonpRTPLhURDMTrSYpTHMzC4iR4v9DA-nmAKvq3fSi1IEQly-PdOhjr5MIcWAbLHBF74PUEWtnh_clnUS8nRv_MpA", "width": "0", "height": "0", "credit": "Willshaw et al, 1969", "caption": "Constructing a correlograph using holographic mechanisms"}, "4": {"item_id": "3166149202", "image_id": "4", "src": "https://lh3.googleusercontent.com/R2F0c4h2vMGLfM8TTPCqwImTCGDU7R5jey0SCS4CQ30oqlLJIMcjIdnb0v2UBwC4y1FbWBjNy7oWqMBNKN2XmAXp584oRqO-5tdD99_uC755MHTu6T_nc6_Dymvn3At--B8ntTZo", "width": "0", "height": "0", "credit": "Willshaw et al, 1969", "caption": "Reconstructing a pattern from a correlograph"}, "5": {"item_id": "3166149202", "image_id": "5", "src": "https://lh3.googleusercontent.com/n8as22oOLmqx_AAfZI2VR0Ni5vtG21flqJ6_6LJYfRsc3WF11iCyYHxApglYUqmRJH-NSiWq57AR3y98FgrkCS2mq03oCvqMaFrXPXUA_t3L8ZqXO0kSbozRTZtPS89C0T6vl-O7", "width": "0", "height": "0", "credit": "Willshaw et al, 1969", "caption": "Proposed associative net"}, "6": {"item_id": "3166149202", "image_id": "6", "src": "https://lh4.googleusercontent.com/XleyvltNyq6xSaziOr4cAeFbXGpmrnci_fjN-N2L5-yH_B1e6tElrh3veCpa4Gc-Pc6DMrM2aKIa-67RD9mXgHyXulgsOUwvDW6cgJ7BK5h0qbSPlnpwZ0Df7zKLM4JwHDZ8W-A_", "width": "0", "height": "0", "credit": "Hopfield, 1984", "caption": "Energy contour map for a two-neuron, two-stable-state system"}, "7": {"item_id": "3166149202", "image_id": "7", "src": "https://lh4.googleusercontent.com/JB64T9UTR10eN4TQj4vi1-PkM0im3r_rUO_cusGZ7ZaYPhepweXAcbcihB9ELueTCDu-GRJRVmBkGOF37HQz0pm9EO6wVu9W6z62AMCXBWL5bxEx0u74rQGMMOV23xloJ4FNzyOa", "width": "0", "height": "0", "credit": "Kanerva, 1992", "caption": "Organization of a Kanerva SDM where the contents matrix C is essentially an embedded Hopfield network."}, "8": {"item_id": "3166149202", "image_id": "8", "src": "https://lh5.googleusercontent.com/rZtG-5n-aUnDTn_MpGBbzwsCYB1dj3YLLCVSyNz4X2MB5wBdBe0BgTfTrX55isi7sp_TiooiZ7mECrMaoEutjYQ-Q78K4OG8eGhkWr2WurCsENC_K0Vj-9lDKCUMd8Rr-2RniLzf", "width": "0", "height": "0", "credit": "Ritter & Sussner, 1998", "caption": "The ten experimental patterns used to train both the Hopfield and equivalent morphological AM"}, "9": {"item_id": "3166149202", "image_id": "9", "src": "https://lh4.googleusercontent.com/6FgY2VJUJB2IkpV8c6fEq84rdRAbcd0SO3NhL9rLJ_EPDVgg-_eG8BYst81cuLhd9B-mdH7LE_Jj3V1zCKmQCNbCNW-xQUDWhxMVRXqcBMnRqQbwPyh8VCwDkttaHOAS2x5UmYW4", "width": "0", "height": "0", "credit": "Ritter & Sussner, 1998", "caption": "Examples of noisy inputs produced by flipping bits with a probability of 0.15, and the resulting outputs from the morphological AM"}, "10": {"item_id": "3166149202", "image_id": "10", "src": "https://lh4.googleusercontent.com/FPSFiqaMAtTr6_S8dWwhKtwdEe9xuIMGbimdkqui2y-Xxu91dZzj5IaupGO_6gTezeqEN1TdUYrYxInnXI56c7DOuzYxNlCMTXGt52lZ3WZdybvNuPi0J2JlM-jzsrtNJ1pBnVsC", "width": "0", "height": "0", "credit": "Yáñez-Márquez et al, 2018", "caption": "The original Alpha-Beta nonlinear operations and their properties."}}, "listen_duration_estimate": 1530}, "2402203267": {"item_id": "2402203267", "resolved_id": "2402203267", "given_url": "https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1543408170", "time_updated": "1613770090", "time_read": "1543445316", "time_favorited": "0", "sort_id": 43, "resolved_title": "Emerging Memories Today: Understanding Bit Selectors", "resolved_url": "https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors/", "excerpt": "The previous post in this series (excerpted from the Objective Analysis and Coughlin Associates Emerging Memory report) explained why emerging memories are necessary.  Oddly enough, this series will explain bit selectors before defining all of the emerging memory technologies themselves.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1344", "lang": "en", "time_to_read": 6, "tags": {"semiconductor-memory": {"item_id": "2402203267", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2402203267", "tag": "semiconductors"}}, "authors": {"98683092": {"item_id": "2402203267", "author_id": "98683092", "name": "Jim Handy", "url": "https://thememoryguy.com/author/jimhandy/"}}, "image": {"item_id": "2402203267", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Emerging-Memory-Parade.jpg", "width": "150", "height": "150"}, "images": {"1": {"item_id": "2402203267", "image_id": "1", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Emerging-Memory-Parade.jpg", "width": "150", "height": "150", "credit": "", "caption": ""}, "2": {"item_id": "2402203267", "image_id": "2", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/2-Terminal-3-Terminal.jpg", "width": "211", "height": "300", "credit": "", "caption": ""}, "3": {"item_id": "2402203267", "image_id": "3", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Array.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "4": {"item_id": "2402203267", "image_id": "4", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Read.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "5": {"item_id": "2402203267", "image_id": "5", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Sneak-Path.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "6": {"item_id": "2402203267", "image_id": "6", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/3-Terminal-Penalty.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}}, "listen_duration_estimate": 520}, "3112714850": {"item_id": "3112714850", "resolved_id": "3112714850", "given_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/", "given_title": "How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30", "favorite": "0", "status": "1", "time_added": "1600215769", "time_updated": "1638708872", "time_read": "1600252092", "time_favorited": "0", "sort_id": 44, "resolved_title": "How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30-series cards", "resolved_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/", "excerpt": "Did you miss a session from GamesBeat's latest event? Head over to the GamesBeat & Facebook Gaming Summit & GamesBeat Summit: Into the Metaverse 2 On Demand page here. Even with consoles iterating on a regular cadence, PC hardware has found ways to stay ahead.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "444", "lang": "en", "amp_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?w=1200&strip=all", "tags": {"gpus": {"item_id": "3112714850", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3112714850", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3112714850", "tag": "semiconductors"}}, "authors": {"38580771": {"item_id": "3112714850", "author_id": "38580771", "name": "Jeff Grubb", "url": "https://venturebeat.com/author/jeff-grubb/"}}, "image": {"item_id": "3112714850", "src": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422"}, "images": {"1": {"item_id": "3112714850", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422", "credit": "", "caption": "Nvidia GeForce RTX 3000  series graphics chips.Image Credit: Nvidia"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 172}, "3115831095": {"item_id": "3115831095", "resolved_id": "3115831095", "given_url": "https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels/", "given_title": "DDR4 Makes Headway Even with DDR5 Modules on Its Heels", "favorite": "0", "status": "1", "time_added": "1600464377", "time_updated": "1613770090", "time_read": "1604362529", "time_favorited": "0", "sort_id": 45, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "3115831095", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3115831095", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3853025743": {"item_id": "3853025743", "resolved_id": "3853025743", "given_url": "https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene/", "given_title": "Memory Roundup: Ultra-low-power SRAM, ULTRARAM, & 3D Flash Hit the Scene", "favorite": "0", "status": "1", "time_added": "1682383659", "time_updated": "1682423956", "time_read": "1682423955", "time_favorited": "0", "sort_id": 46, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductor-memory": {"item_id": "3853025743", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3853025743", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3838925022": {"item_id": "3838925022", "resolved_id": "3838925022", "given_url": "https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai/", "given_title": "New Chip Purportedly Offers the “Best Memory of Any Chip for Edge AI”", "favorite": "0", "status": "1", "time_added": "1680557151", "time_updated": "1680605292", "time_read": "1680605292", "time_favorited": "0", "sort_id": 47, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductor-memory": {"item_id": "3838925022", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3838925022", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3722233755": {"item_id": "3722233755", "resolved_id": "3722233755", "given_url": "https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture/", "given_title": "Researchers Develop Transistor-free Compute-in-Memory Architecture", "favorite": "0", "status": "1", "time_added": "1665532074", "time_updated": "1665665592", "time_read": "1665665591", "time_favorited": "0", "sort_id": 48, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"circuits-electronics": {"item_id": "3722233755", "tag": "circuits-electronics"}, "semiconductor-memory": {"item_id": "3722233755", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3722233755", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2687091789": {"item_id": "2687091789", "resolved_id": "2687091789", "given_url": "https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409309", "time_read": "1638409308", "time_favorited": "0", "sort_id": 49, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "2687091789", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2687091789", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2851861852": {"item_id": "2851861852", "resolved_id": "2851861852", "given_url": "https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm", "given_title": "Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM", "favorite": "0", "status": "1", "time_added": "1578957521", "time_updated": "1613770090", "time_read": "1578959505", "time_favorited": "0", "sort_id": 50, "resolved_title": "Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM", "resolved_url": "https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm", "excerpt": "Just like all major makers of DRAM, SK Hynix produced its first DDR5 memory chips a couple of years ago and has been experimenting with the technology since then.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "270", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/15375/IMGP7931_678x452.jpg", "tags": {"semiconductor-memory": {"item_id": "2851861852", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2851861852", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "2851861852", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "2851861852", "src": "https://images.anandtech.com/doci/15375/IMGP7929.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2851861852", "image_id": "1", "src": "https://images.anandtech.com/doci/15375/IMGP7929.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2851861852", "image_id": "2", "src": "https://images.anandtech.com/doci/15375/IMGP7930.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 105}, "3282585805": {"item_id": "3282585805", "resolved_id": "3282585805", "given_url": "https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology", "given_title": "Micron Abandons 3D XPoint Memory Technology", "favorite": "0", "status": "1", "time_added": "1615934354", "time_updated": "1616073040", "time_read": "1616073040", "time_favorited": "0", "sort_id": 51, "resolved_title": "Micron Abandons 3D XPoint Memory Technology", "resolved_url": "https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology", "excerpt": "In a sudden but perhaps not too surprising announcement, Micron has stated that they are ceasing all R&D of 3D XPoint memory technology. Intel and Micron co-developed 3D XPoint memory, revealed in 2015 as a non-volatile memory technology with higher performance and endurance than NAND flash memory.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "540", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/16558/3D%20XPoint%20Wafer_678x452.jpg", "tags": {"semiconductor-memory": {"item_id": "3282585805", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3282585805", "tag": "semiconductors"}}, "authors": {"75898188": {"item_id": "3282585805", "author_id": "75898188", "name": "Billy Tallis", "url": "https://www.anandtech.com/Author/182"}}, "image": {"item_id": "3282585805", "src": "https://images.anandtech.com/doci/16558/MIcron_QuantX_Logo_Gray.Green_60%25.png", "width": "322", "height": "147"}, "images": {"1": {"item_id": "3282585805", "image_id": "1", "src": "https://images.anandtech.com/doci/16558/MIcron_QuantX_Logo_Gray.Green_60%25.png", "width": "322", "height": "147", "credit": "", "caption": ""}, "2": {"item_id": "3282585805", "image_id": "2", "src": "https://images.anandtech.com/doci/16558/x100-screenshot.png", "width": "335", "height": "182", "credit": "", "caption": ""}, "3": {"item_id": "3282585805", "image_id": "3", "src": "https://images.anandtech.com/doci/16558/intel_micron_flash_semiconductor_im_flash_manufacturing_fab_exterior_2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 209}, "3421941333": {"item_id": "3421941333", "resolved_id": "3421941333", "given_url": "https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches", "given_title": "Did IBM Just Preview The Future of Caches?", "favorite": "0", "status": "1", "time_added": "1630714952", "time_updated": "1630794888", "time_read": "1630794887", "time_favorited": "0", "sort_id": 52, "resolved_title": "Did IBM Just Preview The Future of Caches?", "resolved_url": "https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches", "excerpt": "At Hot Chips last week, IBM announced its new mainframe Z processor. It’s a big interesting piece of kit that I want to do a wider piece on at some point, but there was one feature of that core design that I want to pluck out and focus on specifically.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2568", "lang": "en", "time_to_read": 12, "top_image_url": "https://images.anandtech.com/doci/16924/IBM%20Telum%2021x9_678x452.jpg", "tags": {"cpus": {"item_id": "3421941333", "tag": "cpus"}, "semiconductor-memory": {"item_id": "3421941333", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3421941333", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3421941333", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3421941333", "src": "https://images.anandtech.com/doci/16924/s3%20Cache.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3421941333", "image_id": "1", "src": "https://images.anandtech.com/doci/16924/s3%20Cache.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3421941333", "image_id": "2", "src": "https://images.anandtech.com/doci/16924/IBM%20Z15.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3421941333", "image_id": "3", "src": "https://images.anandtech.com/doci/16924/TElumsystems.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3421941333", "image_id": "4", "src": "https://images.anandtech.com/doci/16924/CoreplusL2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 994}, "3283969198": {"item_id": "3283969198", "resolved_id": "3283969198", "given_url": "https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures/", "given_title": "Overcoming Challenges In Next-Generation SRAM Cell Architectures", "favorite": "0", "status": "1", "time_added": "1616068251", "time_updated": "1616192045", "time_read": "1616192045", "time_favorited": "0", "sort_id": 53, "resolved_title": "Overcoming Design and Process Challenges in Next-Generation SRAM Cell Architectures", "resolved_url": "https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures/", "excerpt": "Static Random-Access Memory (SRAM) has been a key element for logic circuitry since the early age of the semiconductor industry. The SRAM cell usually consists of six transistors connected to each other in order to perform logic storage and other functions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "415", "lang": "en", "top_image_url": "https://www.coventor.com/wp-content/uploads/2021/03/Figure-2.png", "tags": {"semiconductor-memory": {"item_id": "3283969198", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3283969198", "tag": "semiconductors"}}, "authors": {"131085950": {"item_id": "3283969198", "author_id": "131085950", "name": "Benjamin Vincent", "url": "https://www.coventor.com/author/bvincentcoventor-com/"}}, "listen_duration_estimate": 161}, "2423597788": {"item_id": "2423597788", "resolved_id": "3239523987", "given_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1334088#", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639221972", "time_read": "1639221972", "time_favorited": "0", "sort_id": 54, "resolved_title": "The Trouble with SRAM", "resolved_url": "https://www.eetimes.com/the-trouble-with-sram/", "excerpt": "The use of magnetic materials as computer memory goes back to the late 1940s when core memory was invented.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1043", "lang": "en", "time_to_read": 5, "top_image_url": "https://www.eetimes.com/wp-content/uploads/media-1308555-181217-sram-pyramid-1200-min.png?fit=1200%2C900", "tags": {"semiconductor-memory": {"item_id": "2423597788", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2423597788", "tag": "semiconductors"}}, "authors": {"1532": {"item_id": "2423597788", "author_id": "1532", "name": "Andrew Walker", "url": ""}}, "image": {"item_id": "2423597788", "src": "https://www.eetimes.com/wp-content/uploads/media-1308556-181217-sram-pyramid-2-800-min.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2423597788", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/media-1308556-181217-sram-pyramid-2-800-min.png", "width": "0", "height": "0", "credit": "top", "caption": "Figure 1: The memory hierarchy showing how the traditional memory types are arranged in terms of speed"}, "2": {"item_id": "2423597788", "image_id": "2", "src": "https://www.eetimes.com/wp-content/uploads/media-1308558-181217-spin3-800-min.jpg", "width": "0", "height": "0", "credit": "", "caption": "Figure 2: The shrinking evolution of 6-transistor SRAM cell size over the past 30 years. Notice the deceleration once FinFET transistors became the foundation for CMOS. Data taken from the International Electron Devices Meeting between 1987 and 2017."}, "3": {"item_id": "2423597788", "image_id": "3", "src": "https://www.eetimes.com/wp-content/uploads/media-1308559-181217-spin2-800.png", "width": "0", "height": "0", "credit": "", "caption": "Figure 3: The projected SRAM leakage current at 50oC with ever-increasing SRAM capacities on-chip. The results are simulations based on transistor leakage data in sub-10nm CMOS."}}, "listen_duration_estimate": 404}, "2830809651": {"item_id": "2830809651", "resolved_id": "2830809651", "given_url": "https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips/", "given_title": "Why the Memory Subsystem is Critical in Inferencing Chips", "favorite": "0", "status": "1", "time_added": "1577061633", "time_updated": "1613770090", "time_read": "1577120201", "time_favorited": "0", "sort_id": 55, "resolved_title": "Why the Memory Subsystem is Critical in Inferencing Chips", "resolved_url": "https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips/", "excerpt": "The number of new inferencing chip companies announced this past year is enough to make your head spin. With so many chips and no lack of any quality benchmarks, the industry often forgets one extremely critical piece: the memory subsystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1903", "lang": "en", "time_to_read": 9, "top_image_url": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg?fit=1272%2C458", "tags": {"semiconductor-memory": {"item_id": "2830809651", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2830809651", "tag": "semiconductors"}}, "authors": {"4054116": {"item_id": "2830809651", "author_id": "4054116", "name": "Geoff Tate", "url": ""}}, "image": {"item_id": "2830809651", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg", "width": "640", "height": "230"}, "images": {"1": {"item_id": "2830809651", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg", "width": "640", "height": "230", "credit": "Image: Flex Logix", "caption": "Autonomous driving represents one of the largest opportunities for AI accelerators at the edge"}, "2": {"item_id": "2830809651", "image_id": "2", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-memory-subsystem-comparison.png", "width": "640", "height": "379", "credit": "Image: Flex Logix", "caption": "The difference in memory subsystem design for general purpose processors and inference accelerators. Inference accelerators tend to have distributed memory in the form of localized SRAM"}}, "listen_duration_estimate": 737}, "3895685025": {"item_id": "3895685025", "resolved_id": "3895685025", "given_url": "https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024", "given_title": "Micron Announces GDDR7 for GPUs Coming in First Half of 2024", "favorite": "0", "status": "1", "time_added": "1688058894", "time_updated": "1688127658", "time_read": "1688127658", "time_favorited": "0", "sort_id": 56, "resolved_title": "", "resolved_url": "https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"gpus": {"item_id": "3895685025", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3895685025", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3895685025", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2697284721": {"item_id": "2697284721", "resolved_id": "2697284721", "given_url": "https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638671748", "time_read": "1638561277", "time_favorited": "0", "sort_id": 57, "resolved_title": "UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster", "resolved_url": "https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster/", "excerpt": "PALO ALTO, Calif., August 19, 2019 — UPMEM announced today a Processing-in-Memory (PIM) acceleration solution that allows big data and AI applications to run 20 times faster and with 10 times less energy.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "559", "lang": "en", "time_to_read": 3, "top_image_url": "https://6lli539m39y3hpkelqsm3c2fg-wpengine.netdna-ssl.com/wp-content/uploads/2018/02/HPCwire-logo-square.png", "tags": {"semiconductor-memory": {"item_id": "2697284721", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2697284721", "tag": "semiconductors"}}, "authors": {"52206482": {"item_id": "2697284721", "author_id": "52206482", "name": "HPCwire Editorial Submissions", "url": "https://www.hpcwire.com/about-hpcwire/editorial-submissions/"}}, "listen_duration_estimate": 216}, "1590985594": {"item_id": "1590985594", "resolved_id": "1590985594", "given_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638671748", "time_read": "1638369874", "time_favorited": "0", "sort_id": 58, "resolved_title": "Memory at the Core of New Deep Learning Research Chip", "resolved_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/", "excerpt": "Over the last two years, there has been a push for novel architectures to feed the needs of machine learning and more specifically, deep neural networks.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "871", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "tags": {"deep-learning": {"item_id": "1590985594", "tag": "deep-learning"}, "semiconductor-memory": {"item_id": "1590985594", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "1590985594", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "1590985594", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "1590985594", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1590985594", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1590985594", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/02/Neurostream1.png", "width": "516", "height": "716", "credit": "", "caption": ""}}, "listen_duration_estimate": 337}, "1652373239": {"item_id": "1652373239", "resolved_id": "1652373239", "given_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639002104", "time_read": "1639002103", "time_favorited": "0", "sort_id": 59, "resolved_title": "3D Stacking Could Boost GPU Machine Learning", "resolved_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "excerpt": "Nvidia has staked its growth in the datacenter on machine learning.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "816", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "tags": {"deep-learning": {"item_id": "1652373239", "tag": "deep-learning"}, "gpus": {"item_id": "1652373239", "tag": "gpus"}, "interconnects": {"item_id": "1652373239", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "1652373239", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "1652373239", "tag": "semiconductors"}}, "authors": {"63639129": {"item_id": "1652373239", "author_id": "63639129", "name": "Jeffrey Burt", "url": "https://www.nextplatform.com/author/jeffrey/"}}, "image": {"item_id": "1652373239", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1652373239", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 316}, "3759840258": {"item_id": "3759840258", "resolved_id": "3759840258", "given_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "given_title": "Just How Bad Is CXL Memory Latency?", "favorite": "0", "status": "1", "time_added": "1670267616", "time_updated": "1670330915", "time_read": "1670330915", "time_favorited": "0", "sort_id": 60, "resolved_title": "Just How Bad Is CXL Memory Latency?", "resolved_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "excerpt": "Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory is from the CPU, the higher the latency gets, which is why memory DIMMs are usually crammed as close to the socket as possible.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1203", "lang": "en", "time_to_read": 5, "amp_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg", "tags": {"interconnects": {"item_id": "3759840258", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3759840258", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3759840258", "tag": "semiconductors"}}, "authors": {"168341981": {"item_id": "3759840258", "author_id": "168341981", "name": "Tobias Mann", "url": "https://www.nextplatform.com/author/tobias/"}}, "image": {"item_id": "3759840258", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3759840258", "image_id": "1", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 466}, "3898921999": {"item_id": "3898921999", "resolved_id": "3898921999", "given_url": "https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and", "given_title": "AI Capacity Constraints - CoWoS and HBM Supply Chain", "favorite": "0", "status": "1", "time_added": "1688745234", "time_updated": "1708326203", "time_read": "1688916768", "time_favorited": "0", "sort_id": 61, "resolved_title": "AI Capacity Constraints - CoWoS and HBM Supply Chain", "resolved_url": "https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and", "excerpt": "Generative AI is upon us and it will change the world.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2688", "lang": "en", "time_to_read": 12, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F7200eed5-4750-42ef-9709-755af8ec5f0e_2387x2025.png", "tags": {"gpus": {"item_id": "3898921999", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3898921999", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3898921999", "tag": "semiconductors"}}, "authors": {"181239820": {"item_id": "3898921999", "author_id": "181239820", "name": "Gerald Wong", "url": "https://substack.com/profile/135179316-gerald-wong"}, "183040576": {"item_id": "3898921999", "author_id": "183040576", "name": "Myron Xie", "url": "https://substack.com/profile/152214948-myron-xie"}}, "image": {"item_id": "3898921999", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e06f96d-a715-4d5b-a6d9-017eecdf00fe_500x387.jpeg", "width": "500", "height": "387"}, "images": {"1": {"item_id": "3898921999", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e06f96d-a715-4d5b-a6d9-017eecdf00fe_500x387.jpeg", "width": "500", "height": "387", "credit": "", "caption": ""}, "2": {"item_id": "3898921999", "image_id": "2", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4feecb9f-7add-4af9-b4ce-650e13473c98_602x268.png", "width": "602", "height": "268", "credit": "", "caption": ""}}, "listen_duration_estimate": 1041}, "3890823353": {"item_id": "3890823353", "resolved_id": "0", "given_url": "https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is?utm_medium=web", "given_title": "", "favorite": "0", "status": "1", "time_added": "1687306228", "time_updated": "1687471179", "time_read": "1687471179", "time_favorited": "0", "sort_id": 62, "tags": {"cpus": {"item_id": "3890823353", "tag": "cpus"}, "gpus": {"item_id": "3890823353", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3890823353", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3890823353", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3778182644": {"item_id": "3778182644", "resolved_id": "3778182644", "given_url": "https://www.theregister.com/2023/01/02/nonbinary_ddr5_is_finally_coming/", "given_title": "Non-binary DDR5 is finally coming to save your wallet • The Register", "favorite": "0", "status": "1", "time_added": "1672795211", "time_updated": "1672857996", "time_read": "1672857995", "time_favorited": "0", "sort_id": 63, "resolved_title": "Non-binary DDR5 is finally coming to save your wallet", "resolved_url": "https://www.theregister.com/2023/01/02/nonbinary_ddr5_is_finally_coming/", "excerpt": "We're all used to dealing with system memory in neat factors of eight. As capacity goes up, it follows a predictable binary scale doubling from 8GB to 16GB to 32GB and so on. But with the introduction of DDR5 and non-binary memory in the datacenter, all of that's changing.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "807", "lang": "en", "time_to_read": 4, "amp_url": "https://www.theregister.com/AMP/2023/01/02/nonbinary_ddr5_is_finally_coming/", "top_image_url": "https://regmedia.co.uk/2022/11/01/16gblpddr5x.jpg", "tags": {"semiconductor-memory": {"item_id": "3778182644", "tag": "semiconductor-memory"}}, "listen_duration_estimate": 312}, "3895480510": {"item_id": "3895480510", "resolved_id": "3895480510", "given_url": "https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024", "given_title": "Micron to Introduce GDDR7 Memory in 1H 2024", "favorite": "0", "status": "1", "time_added": "1688072831", "time_updated": "1688158814", "time_read": "1688158814", "time_favorited": "0", "sort_id": 64, "resolved_title": "Micron to Introduce GDDR7 Memory in 1H 2024", "resolved_url": "https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024", "excerpt": "Micron said on Wednesday that it would introduce its first GDDR7 memory chips in the first half of next year. The new type of memory promises to offer higher performance than GDDR6 and GDDR6X, but it will require brand-new memory controllers and therefore GPUs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "326", "lang": "en", "top_image_url": "https://cdn.mos.cms.futurecdn.net/Dwk4v483zJSHF7iD4kp7R-1200-80.png", "tags": {"gpus": {"item_id": "3895480510", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3895480510", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3895480510", "tag": "semiconductors"}}, "authors": {"139311000": {"item_id": "3895480510", "author_id": "139311000", "name": "Anton Shilov", "url": "https://www.tomshardware.com/author/anton-shilov"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 126}, "3341424842": {"item_id": "3341424842", "resolved_id": "3341424842", "given_url": "https://www.wired.com/story/rowhammer-half-double-attack-bit-flips", "given_title": "", "favorite": "0", "status": "1", "time_added": "1622304096", "time_updated": "1622339982", "time_read": "1622339982", "time_favorited": "0", "sort_id": 65, "resolved_title": "As Chips Shrink, Rowhammer Attacks Get Harder to Stop", "resolved_url": "https://www.wired.com/story/rowhammer-half-double-attack-bit-flips", "excerpt": "In 2015, Researchers at Google made a troubling discovery: The data theft technique known as “Rowhammer,” previously thought of as a theoretical concern, could be exploited in real-world conditions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "770", "lang": "en", "time_to_read": 4, "top_image_url": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/191:100/w_1280,c_limit/GettyImages-812951392.jpg", "tags": {"semiconductor-memory": {"item_id": "3341424842", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3341424842", "tag": "semiconductors"}}, "authors": {"69838348": {"item_id": "3341424842", "author_id": "69838348", "name": "Lily Hay Newman", "url": "https://www.wired.com/author/lily-hay-newman"}}, "image": {"item_id": "3341424842", "src": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/master/w_2560%2Cc_limit/GettyImages-812951392.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3341424842", "image_id": "1", "src": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/master/w_2560%2Cc_limit/GettyImages-812951392.jpg", "width": "0", "height": "0", "credit": "Illustration: MirageC/Getty Images", "caption": "Even as chipmakers work to protect against Rowhammer attacks, other advances have made DRAM even more vulnerable."}}, "domain_metadata": {"name": "WIRED", "logo": "https://logo.clearbit.com/wired.com?size=800", "greyscale_logo": "https://logo.clearbit.com/wired.com?size=800&greyscale=true"}, "listen_duration_estimate": 298}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709419636}