
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117885                       # Number of seconds simulated
sim_ticks                                117884646498                       # Number of ticks simulated
final_tick                               687715939632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194173                       # Simulator instruction rate (inst/s)
host_op_rate                                   249488                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6534545                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913712                       # Number of bytes of host memory used
host_seconds                                 18040.22                       # Real time elapsed on the host
sim_insts                                  3502926258                       # Number of instructions simulated
sim_ops                                    4500814198                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1654784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2835072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       554368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5050112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1127424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1127424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12928                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22149                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4331                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39454                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8808                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8808                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14037316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24049544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4702631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42839438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9563790                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9563790                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9563790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14037316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24049544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4702631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52403228                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282696995                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21117291                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18754015                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828732                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11095472                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10812345                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339960                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227867581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119583465                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21117291                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12152305                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24174373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5592818                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2393133                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13946674                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258189742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234015369     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096832      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036737      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765810      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3577569      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4334197      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043833      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566308      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9753087      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258189742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074699                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.423009                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226207807                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4070398                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24136670                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3749788                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060948                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134622447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3749788                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226479186                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1984800                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1272227                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23879897                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       823842                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134510506                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87199                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177564705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608172661                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608172661                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30853506                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2571263                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23441790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73569                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929191                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134007409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127239697                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80442                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20306737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42708154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258189742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175882                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203740132     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22826812      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11703245      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6746668      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499131      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756936      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499477      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350403      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66938      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258189742                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233691     47.80%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180274     36.87%     84.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74918     15.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99867272     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005932      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22235029     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122244      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127239697                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450092                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488883                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003842                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513238461                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154332897                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124284700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127728580                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224483                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3915981                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114497                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3749788                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1402821                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64644                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134025863                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23441790                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143405                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9231                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924928                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126122176                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21960213                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117521                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26082408                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19492566                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122195                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446139                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124319984                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124284700                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71084125                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164028496                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439639                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433364                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21379606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833135                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254439954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212222574     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15996923      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511361      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471462      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114211      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053984      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4529585      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007925      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531929      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254439954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531929                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386936843                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271807502                       # The number of ROB writes
system.switch_cpus0.timesIdled                6037329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24507253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.826970                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.826970                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353736                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353736                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584035315                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162091179                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142422714                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282696995                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25564282                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20703989                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2343427                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10055165                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9624547                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2868863                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105677                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215920735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142133916                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25564282                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12493410                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31129269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7202722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5221672                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13513816                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2341684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257078442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225949173     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2902273      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2271428      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5360916      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1153777      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1795362      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1374483      0.53%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          868040      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15402990      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257078442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090430                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502778                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       213531484                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7682018                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31002789                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104349                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4757801                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4414000                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49687                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174318035                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        92288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4757801                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214120906                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1915146                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4107889                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30482436                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1694256                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174153130                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30035                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        322330                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       625250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       233603                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244975896                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    812681807                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    812681807                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198711401                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46264474                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43563                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24311                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5498656                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16932087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8412723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156580                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1874142                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172904649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43542                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162341578                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167839                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29027093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60486781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5054                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257078442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187125995     72.79%     72.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29959969     11.65%     84.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14526818      5.65%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9726788      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9002817      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3022408      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3121737      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       441401      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150509      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257078442                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         466617     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162374     20.54%     79.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161365     20.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136359727     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2458640      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19245      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15159045      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8344921      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162341578                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574260                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             790356                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    582719793                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201975846                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158168542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163131934                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       407575                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3855777                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235193                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4757801                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1197580                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112327                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172948191                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16932087                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8412723                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24298                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1270839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1331768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2602607                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159376128                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14635078                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2965450                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22978553                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22592336                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8343475                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563770                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158169444                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158168542                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93660052                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258657435                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559498                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116409843                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142960501                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29989219                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2346610                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252320641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371466                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192303003     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28244975     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12328536      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7003659      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5077248      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1990758      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1541967      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1111067      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2719428      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252320641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116409843                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142960501                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21253840                       # Number of memory references committed
system.switch_cpus1.commit.loads             13076310                       # Number of loads committed
system.switch_cpus1.commit.membars              19244                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20540492                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128812342                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2910152                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2719428                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422550933                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350657394                       # The number of ROB writes
system.switch_cpus1.timesIdled                3493405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25618553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116409843                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142960501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116409843                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.428463                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.428463                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411783                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411783                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       717837376                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220258367                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160966094                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38488                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282696995                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25236779                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20708699                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2362527                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10609250                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9947462                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2520052                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       111034                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226512214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138486376                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25236779                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12467514                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29865567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6535446                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6814240                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13698786                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2351964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267344342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.635414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.996483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237478775     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2222314      0.83%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4040904      1.51%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2377404      0.89%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1953917      0.73%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1739267      0.65%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          961684      0.36%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2404793      0.90%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14165284      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267344342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089271                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489876                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       224647129                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8693996                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29776294                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        75023                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4151896                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4144953                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     169798953                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4151896                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       224980344                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         784212                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6887940                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29498762                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1041183                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     169745683                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114043                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       603218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    239122533                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    787772625                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    787772625                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    203319372                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35803161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40416                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20238                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3012429                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15761586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8509233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88394                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1992127                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168459438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        160721722                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76287                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19799070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40782682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267344342                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.601179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.288091                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    200389299     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26621969      9.96%     84.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14019387      5.24%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9803645      3.67%     93.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9800402      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3518388      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2679297      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       314926      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       197029      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267344342                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          59448     13.79%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        192520     44.65%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179244     41.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    135590440     84.36%     84.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2204224      1.37%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20178      0.01%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14420916      8.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8485964      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     160721722                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.568530                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             431220                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002683                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    589295293                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    188299405                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    157989385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161152942                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327765                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2534173                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          487                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       103587                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4151896                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         546570                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64235                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168499854                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15761586                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8509233                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20238                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          487                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1365677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1228770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2594447                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    158894668                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14311016                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1827054                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22796884                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22511992                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8485868                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.562067                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             157989530                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            157989385                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92453960                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        251654050                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.558865                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367385                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    118242547                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    145747618                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22752610                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2382340                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263192446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.553768                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.405517                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    203705987     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29007459     11.02%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11130389      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5865725      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4973510      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2369077      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1116377      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1746857      0.66%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3277065      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263192446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    118242547                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     145747618                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21633059                       # Number of memory references committed
system.switch_cpus2.commit.loads             13227413                       # Number of loads committed
system.switch_cpus2.commit.membars              20178                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21140317                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131211020                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3012124                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3277065                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           428415609                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          341152368                       # The number of ROB writes
system.switch_cpus2.timesIdled                3338552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15352653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          118242547                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            145747618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    118242547                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.390823                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.390823                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418266                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418266                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       714535997                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220639183                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157285451                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40356                       # number of misc regfile writes
system.l20.replacements                         12942                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215867                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23182                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.311837                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          241.233255                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.339721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5222.886860                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4767.540164                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023558                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.510048                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465580                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38374                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38374                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9444                       # number of Writeback hits
system.l20.Writeback_hits::total                 9444                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38374                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38374                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38374                       # number of overall hits
system.l20.overall_hits::total                  38374                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12928                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12942                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12928                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12942                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12928                       # number of overall misses
system.l20.overall_misses::total                12942                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3035774549                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3039214285                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3035774549                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3039214285                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3035774549                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3039214285                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51302                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51316                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9444                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9444                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51302                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51316                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51302                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51316                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251998                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252202                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.251998                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.252202                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.251998                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.252202                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234821.669941                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234833.432622                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234821.669941                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234833.432622                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234821.669941                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234833.432622                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2032                       # number of writebacks
system.l20.writebacks::total                     2032                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12928                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12942                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12928                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12942                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12928                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12942                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2235258503                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2237831928                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2235258503                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2237831928                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2235258503                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2237831928                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251998                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252202                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.251998                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.252202                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.251998                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.252202                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172900.564898                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172912.372740                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172900.564898                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172912.372740                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172900.564898                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172912.372740                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22162                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          777331                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32402                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.990217                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          235.922586                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.462336                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3914.344102                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6082.270976                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023039                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000729                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.382260                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.593972                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        63236                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  63236                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23142                       # number of Writeback hits
system.l21.Writeback_hits::total                23142                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        63236                       # number of demand (read+write) hits
system.l21.demand_hits::total                   63236                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        63236                       # number of overall hits
system.l21.overall_hits::total                  63236                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22149                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22162                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22149                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22162                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22149                       # number of overall misses
system.l21.overall_misses::total                22162                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3488603                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5339600020                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5343088623                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3488603                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5339600020                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5343088623                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3488603                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5339600020                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5343088623                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85385                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85398                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23142                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23142                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85385                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85398                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85385                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85398                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259402                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259514                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259402                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259514                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259402                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259514                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 241076.347465                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 241092.348299                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 241076.347465                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 241092.348299                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 241076.347465                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 241092.348299                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3869                       # number of writebacks
system.l21.writebacks::total                     3869                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22149                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22162                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22149                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22162                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22149                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22162                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3968130830                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3970814698                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3968130830                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3970814698                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3968130830                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3970814698                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259402                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259514                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259402                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259514                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259402                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259514                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179156.207052                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 179172.218121                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 179156.207052                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 179172.218121                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 179156.207052                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 179172.218121                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4350                       # number of replacements
system.l22.tagsinuse                     12287.906325                       # Cycle average of tags in use
system.l22.total_refs                          363836                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16638                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.867773                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          687.138772                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.249611                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2008.621832                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             1.669577                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9574.226532                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.055919                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001322                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.163462                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000136                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.779153                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34562                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34562                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11293                       # number of Writeback hits
system.l22.Writeback_hits::total                11293                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        34563                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34563                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34563                       # number of overall hits
system.l22.overall_hits::total                  34563                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4312                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4331                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4331                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4350                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4331                       # number of overall misses
system.l22.overall_misses::total                 4350                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4736925                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1035360489                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1040097414                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5015525                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5015525                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4736925                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1040376014                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1045112939                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4736925                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1040376014                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1045112939                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38874                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38893                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11293                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11293                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38894                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38913                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38894                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38913                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.110922                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.111357                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.950000                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.950000                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.111354                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.111788                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.111354                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.111788                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 249311.842105                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 240111.430659                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 240151.792658                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       263975                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       263975                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 249311.842105                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 240216.119603                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 240255.848046                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 249311.842105                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 240216.119603                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 240255.848046                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2907                       # number of writebacks
system.l22.writebacks::total                     2907                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4312                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4331                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4331                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4350                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4331                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4350                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3559533                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    768382264                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    771941797                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3840222                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3840222                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3559533                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    772222486                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    775782019                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3559533                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    772222486                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    775782019                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.110922                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.111357                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.111354                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.111788                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.111354                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.111788                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187343.842105                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178196.257885                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 178236.388132                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 202116.947368                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 202116.947368                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 187343.842105                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 178301.197414                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 178340.694023                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 187343.842105                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 178301.197414                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 178340.694023                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992276                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013978775                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874267.606285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992276                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13946659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13946659                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13946659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13946659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13946659                       # number of overall hits
system.cpu0.icache.overall_hits::total       13946659                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13946674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13946674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13946674                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13946674                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13946674                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13946674                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51302                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246963405                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51558                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4790.011346                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.969671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.030329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812382                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187618                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20054117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20054117                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24064551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24064551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24064551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24064551                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185343                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185343                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185343                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185343                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185343                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24243320250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24243320250                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24243320250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24243320250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24243320250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24243320250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20239460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20239460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24249894                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24249894                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24249894                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24249894                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009158                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007643                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007643                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007643                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130802.459494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130802.459494                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130802.459494                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130802.459494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130802.459494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130802.459494                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9444                       # number of writebacks
system.cpu0.dcache.writebacks::total             9444                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134041                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134041                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134041                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51302                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51302                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51302                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51302                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5642873991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5642873991                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5642873991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5642873991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5642873991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5642873991                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109993.255448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109993.255448                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109993.255448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109993.255448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109993.255448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109993.255448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997561                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097169302                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234560.696538                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13513801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13513801                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13513801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13513801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13513801                       # number of overall hits
system.cpu1.icache.overall_hits::total       13513801                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4166040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4166040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13513816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13513816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13513816                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13513816                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13513816                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13513816                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       277736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       277736                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85385                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194914087                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85641                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2275.943613                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.317115                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.682885                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907489                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092511                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10963736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10963736                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8139041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8139041                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23999                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23999                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19244                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19244                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19102777                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19102777                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19102777                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19102777                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       205744                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205744                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       205744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       205744                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205744                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25675929063                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25675929063                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25675929063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25675929063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25675929063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25675929063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11169480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11169480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8139041                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8139041                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19308521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19308521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19308521                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19308521                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018420                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018420                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010656                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010656                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010656                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124795.518037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124795.518037                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124795.518037                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124795.518037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124795.518037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124795.518037                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23142                       # number of writebacks
system.cpu1.dcache.writebacks::total            23142                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120359                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120359                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120359                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120359                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120359                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120359                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85385                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85385                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9677023518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9677023518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9677023518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9677023518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9677023518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9677023518                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113333.999157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113333.999157                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113333.999157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113333.999157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113333.999157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113333.999157                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.144419                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098332400                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362005.161290                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.144419                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027475                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742219                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13698763                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13698763                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13698763                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13698763                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13698763                       # number of overall hits
system.cpu2.icache.overall_hits::total       13698763                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5923105                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5923105                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5923105                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5923105                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5923105                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5923105                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13698786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13698786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13698786                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13698786                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13698786                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13698786                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257526.304348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257526.304348                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257526.304348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257526.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257526.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257526.304348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4895579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4895579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4895579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4895579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4895579                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4895579                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 257662.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 257662.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 257662.052632                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 257662.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 257662.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 257662.052632                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38894                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178230434                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39150                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4552.501507                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.699103                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.300897                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901168                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098832                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10669544                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10669544                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8364855                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8364855                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20212                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20212                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20178                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20178                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19034399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19034399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19034399                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19034399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        99907                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        99907                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       100072                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100072                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       100072                       # number of overall misses
system.cpu2.dcache.overall_misses::total       100072                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9416212233                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9416212233                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     44446269                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     44446269                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9460658502                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9460658502                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9460658502                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9460658502                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10769451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10769451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8365020                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8365020                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19134471                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19134471                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19134471                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19134471                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009277                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94249.774620                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94249.774620                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 269371.327273                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 269371.327273                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94538.517288                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94538.517288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94538.517288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94538.517288                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       442042                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       221021                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11293                       # number of writebacks
system.cpu2.dcache.writebacks::total            11293                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        61033                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        61033                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        61178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        61178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        61178                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        61178                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38874                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38874                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38894                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38894                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3325608990                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3325608990                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5247325                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5247325                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3330856315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3330856315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3330856315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3330856315                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85548.412564                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85548.412564                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 262366.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 262366.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85639.335502                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85639.335502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85639.335502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85639.335502                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
