// Seed: 2018325241
module module_0 ();
  assign id_1 = 1;
  assign id_1 = !1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wire id_11,
    input wire id_12,
    input tri0 id_13,
    output logic id_14,
    input wire id_15,
    input logic id_16
);
  always @(negedge id_1) begin
    id_14 <= #1 id_16;
  end
  wire id_18;
  module_0(); id_19(
      .id_0(1'h0), .id_1(id_5)
  );
endmodule
