<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>SF2_MSS_sys_sb_CoreUARTapb_0_CoreUARTapb</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vhdl\core\components.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>rtl\vhdl\core\Clock_gen.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="2"><name>rtl\vhdl\core\Rx_async.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="3"><name>rtl\vhdl\core\Tx_async.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vhdl\core\CoreUART.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vhdl\core\CoreUARTapb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl\vhdl\core\coreuart_pkg.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vhdl\core\fifo_256x8.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>