$date
	Tue Apr 14 18:04:43 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AtStateCounterTop $end
$scope module myAtStateCounter $end
$var wire 1 ! atEight $end
$var wire 1 " atFive $end
$var wire 1 # atSeven $end
$var wire 1 $ clk $end
$var wire 4 % count [3:0] $end
$var wire 3 & out [2:0] $end
$var wire 1 ' rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
b0 %
0$
0#
0"
0!
$end
#20
1'
1$
#40
0$
#60
1$
#80
0$
#100
1$
#120
0$
#140
1$
#160
0$
#180
1$
#200
0$
#220
1$
#240
0$
#260
1$
#280
0$
#300
1$
#320
0$
#340
1$
#360
0$
#380
1$
#400
0$
#420
1$
#440
0$
#460
1$
#480
0$
#500
1$
#520
0$
#540
1$
#560
0$
#580
1$
#600
0$
#620
1$
#640
0$
#660
1$
#680
0$
#700
1$
#720
0$
#740
1$
#760
0$
#780
1$
#800
0$
#820
1$
#840
0$
#860
1$
#880
0$
#900
1$
#920
0$
#940
1$
#960
0$
#980
1$
#1000
0$
#1020
1$
#1040
0$
#1060
1$
#1080
0$
#1100
1$
#1120
0$
#1140
1$
#1160
0$
#1180
1$
#1200
0$
#1220
1$
#1240
0$
#1260
1$
#1280
0$
#1300
b1 %
1$
0'
#1320
0$
#1340
b10 %
1$
#1360
0$
1'
#1380
b0 %
1$
#1400
0$
#1420
1$
#1440
0$
