
---------- Begin Simulation Statistics ----------
final_tick                                   45915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670220                       # Number of bytes of host memory used
host_op_rate                                   198817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              882810631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8970                       # Number of instructions simulated
sim_ops                                         10338                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45915500                       # Number of ticks simulated
system.cpu.committedInsts                        8970                       # Number of instructions committed
system.cpu.committedOps                         10338                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.237570                       # CPI: cycles per instruction
system.cpu.discardedOps                          1899                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           74117                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097679                       # IPC: instructions per cycle
system.cpu.numCycles                            91831                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7166     69.32%     69.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.44%     69.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1496     14.47%     84.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1631     15.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10338                       # Class of committed instruction
system.cpu.tickCycles                           17714                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          755                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3043                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1956                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               562                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1566                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     603                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             38.505747                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             150                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         2972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2992                       # number of overall hits
system.cpu.dcache.overall_hits::total            2992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          247                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          270                       # number of overall misses
system.cpu.dcache.overall_misses::total           270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18633000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18633000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3262                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3262                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076732                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076732                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082771                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082771                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75437.246964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75437.246964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69011.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69011.111111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           64                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           64                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13902000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13902000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15216000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15216000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.056850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75967.213115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75967.213115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        76080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        76080                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8147500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8147500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.066221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74747.706422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74747.706422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.060753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        74610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        74610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.087730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75981.884058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75981.884058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           55                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           83                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.052765                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052765                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77602.409639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77602.409639                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.534884                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.534884                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1314000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1314000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.395349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.395349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77294.117647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           108.992597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3232                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.160000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   108.992597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.106438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.106438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6804                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6804                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                9600                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1290                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3131                       # number of overall hits
system.cpu.icache.overall_hits::total            3131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33747000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33747000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.124441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.124441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.124441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.124441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75835.955056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75835.955056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75835.955056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75835.955056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33303000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33303000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.124441                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.124441                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.124441                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.124441                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74838.202247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74838.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74838.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74838.202247                       # average overall mshr miss latency
system.cpu.icache.replacements                    110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.124441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.124441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75835.955056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75835.955056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.124441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.124441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74838.202247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74838.202247                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           189.966714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.051802                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   189.966714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.371029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.371029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7596                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     45915500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                     8970                       # Number of Instructions committed
system.cpu.thread_0.numOps                      10338                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.demand_misses::.cpu.inst                428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                191                       # number of demand (read+write) misses
system.l2.demand_misses::total                    619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               428                       # number of overall misses
system.l2.overall_misses::.cpu.data               191                       # number of overall misses
system.l2.overall_misses::total                   619                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     14810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47261500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32451500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     14810000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47261500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.961798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.955000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.959690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.961798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.955000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.959690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75821.261682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77539.267016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76351.373183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75821.261682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77539.267016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76351.373183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               617                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              617                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28181500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     12784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     40965500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28181500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     12784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40965500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.945000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956589                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.945000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956589                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65844.626168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67640.211640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66394.651540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65844.626168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67640.211640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66394.651540                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              83                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  83                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76102.409639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76102.409639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           83                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             83                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66102.409639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66102.409639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.961798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.961798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75821.261682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75821.261682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28181500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28181500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.961798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65844.626168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65844.626168                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.923077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78643.518519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78643.518519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7297500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7297500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.905983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68844.339623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68844.339623                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   315.574616                       # Cycle average of tags in use
system.l2.tags.total_refs                         749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       212.734495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       102.840121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004815                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009399                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6632                       # Number of tag accesses
system.l2.tags.data_accesses                     6632                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000534500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1236                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         616                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       616                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   39424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    858.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      45836000                       # Total gap between requests
system.mem_ctrls.avgGap                      74409.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        27328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 595180276.812841057777                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 263440450.392568975687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          427                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10706750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4994500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25074.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26425.93                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         39424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            616                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    595180277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    263440450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        858620727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    595180277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    595180277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    595180277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    263440450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       858620727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  616                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4151250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3080000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           15701250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6739.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25489.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 489                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   318.315789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.845780                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.921777                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           27     23.68%     23.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           32     28.07%     51.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           19     16.67%     68.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           12     10.53%     78.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      5.26%     84.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      3.51%     87.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      2.63%     90.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.75%     92.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            9      7.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 39424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              858.620727                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2506140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20731470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       173760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      27216315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.747874                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       300250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     44315250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1892100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     20059440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       739680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      26372085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   574.361272                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1759750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     42855750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                533                       # Transaction distribution
system.membus.trans_dist::ReadExReq                83                       # Transaction distribution
system.membus.trans_dist::ReadExResp               83                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           533                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1232                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1232                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        39424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   39424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 616                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              706000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3281250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               83                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              83                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          999                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          400                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1399                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  48256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    627     97.21%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                645                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     45915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             487500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            666000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            300998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
