#include "main.h"

volatile int direction = 1; // 1 or -1
volatile int percent = 0;

void	timer1_init(void){
	DDRB |= (1<<D2); // Configure PB1 as output(LED D2)	
	TCCR1A |= (1<<WGM11); // Fast PWM
	TCCR1B |= (1<<WGM12) | (1<<WGM13); 
	TCCR1A |= (1<<COM1A1); // Mode clear OC1A on compare match 
	   // OC1A passe LOW quand TCNT1 atteint OCR1A
    TCCR1B |= (1 << CS11);  // Prescaler 8
	ICR1 = 19999;// (F_CPU / Prescaler * Temps) - 1
	// Pour avoir 100 Hz => 16 MHz / (8 * 20000) - 1
	OCR1A = 0;
}

void	timer0_init(void){
	TCCR0A |= (1<<WGM01); // CTC
	TCCR0B |= (1<<CS00) | (1<<CS02); // prescale at /1024
	OCR0A = 77; // F_CPU / (Prescaler * f_interruption) - 1 avec f_interruption a 100Hz
	// 200 incrementations/decrementations par sec => 200 Hz
	// 16MHz / (1024 * 200) - 1
	TIMSK0 |= (1 << OCIE0A); // Active l'interruption sur OCR0A

}

// ISR(TIMER0_COMPA_vect){
// 	OCR1A = (uint16_t)percent * (ICR1 / 100);
// 	if (ascend)//TODO: Transformer en operateur ternaire
// 		percent++;
// 	else
// 		percent--;
// 	if (ascend && percent >= 100)
// 		ascend = 0;
// 	if (!ascend && percent <= 0)
// 		ascend = 1;
// }

ISR(TIMER0_COMPA_vect){
	percent += direction;

	if (percent == 100)
		direction = -1;
	else if (percent == 0)
		direction = 1;
 	OCR1A = percent * (ICR1 / 100);
}

int	main(void){
	timer1_init();
	timer0_init();
	sei();
	while (1)
	{
	}
	return(0);
}
/*
--------------------------------------------------------------
|               INTERRUPTIONS â€“ ATmega328P (p.58 de la doc)               |
--------------------------------------------------------------

--------------------------------------------------------------
|  Vecteur d'interruption  | NumÃ©ro | Description                           | UtilisÃ© ? |
--------------------------------------------------------------
| RESET                    |   1    | RÃ©initialisation du microcontrÃ´leur   | âŒ |
| INT0                     |   2    | Interruption externe sur PD2          | âŒ  |
| INT1                     |   3    | Interruption externe sur PD3          | âŒ |
| PCINT0                   |   4    | Interruption changement de pin (D8-D13) | âŒ |
| PCINT1                   |   5    | Interruption changement de pin (A0-A5) | âŒ |
| PCINT2                   |   6    | Interruption changement de pin (D0-D7) | âŒ |
| WDT                      |   7    | Interruption Watchdog Timer           | âŒ |
| TIMER2_COMPA             |   8    | Comparaison Timer2 (mode CTC)         | âŒ |
| TIMER2_COMPB             |   9    | Comparaison Timer2                    | âŒ |
| TIMER2_OVF               |  10    | Overflow Timer2                        | âŒ |
| TIMER1_CAPT              |  11    | Capture d'entrÃ©e Timer1               | âŒ |
| TIMER1_COMPA             |  12    | Comparaison Timer1 (mode CTC)         |  âŒ |
| TIMER1_COMPB             |  13    | Comparaison Timer1                    | âŒ |
| TIMER1_OVF               |  14    | Overflow Timer1                        | âŒ |
| TIMER0_COMPA             |  15    | Comparaison Timer0 (mode CTC)         | âœ… UtilisÃ© |
| TIMER0_COMPB             |  16    | Comparaison Timer0                    | âŒ |
| TIMER0_OVF               |  17    | Overflow Timer0                        | âŒ |
| SPI_STC                  |  18    | Fin de transmission SPI               | âŒ |
| USART_RX                 |  19    | RÃ©ception complÃ¨te UART               | âŒ|
| USART_UDRE               |  20    | Buffer de transmission UART vide      | âŒ |
| USART_TX                 |  21    | Transmission complÃ¨te UART            | âŒ |
| ADC                      |  22    | Fin de conversion ADC                 | âŒ |
| EE_READY                 |  23    | EEPROM prÃªte                          | âŒ |
| ANALOG_COMP              |  24    | Comparateur analogique                | âŒ |
| TWI                      |  25    | Interruption I2C (TWI)                | âŒ |
| SPM_READY                |  26    | MÃ©moire flash prÃªte                   | âŒ |
--------------------------------------------------------------
*/
/*
--------------------------------------------------------------
|               INTERRUPTIONS â€“ Registres ATmega328P               |
--------------------------------------------------------------

--------------------------------------------------------------
|  EIMSK â€“ External Interrupt Mask Register  (p.74 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  |  -  | INT0  |
--------------------------------------------------------------
| INT0 | Active lâ€™interruption externe `INT0` sur PD2. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `INT0` (bit 0) est activÃ© pour dÃ©tecter un changement sur `PD2`. |
--------------------------------------------------------------

--------------------------------------------------------------
|  EICRA â€“ External Interrupt Control Register A  (p.75 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  | ISC01  | ISC00  |
--------------------------------------------------------------
| ISC01:ISC00 | DÃ©finit le mode de dÃ©clenchement de `INT0`. |
| 00 = Niveau bas, 01 = Front montant, 10 = Front descendant, 11 = Flanc montant. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `ISC01` = 1, `ISC00` = 0 â†’ DÃ©clenche `INT0` sur **front descendant**. |
--------------------------------------------------------------

--------------------------------------------------------------
|  EIFR â€“ External Interrupt Flag Register  (p.76 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  |  -  | INTF0  |
--------------------------------------------------------------
| INTF0 | 1 = Indique quâ€™une interruption `INT0` s'est produite. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `INTF0` doit Ãªtre effacÃ© en Ã©crivant `1` dessus aprÃ¨s traitement. |
--------------------------------------------------------------

--------------------------------------------------------------
|  TIMSK1 â€“ Timer Interrupt Mask Register  (p.136 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  | OCIE1A |  -  |
--------------------------------------------------------------
| OCIE1A | 1 = Active lâ€™interruption de comparaison Timer1 (CTC mode). |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `OCIE1A` est activÃ© pour dÃ©clencher `ISR(TIMER1_COMPA_vect)`. |
--------------------------------------------------------------

--------------------------------------------------------------
|  TCCR1B â€“ Timer/Counter1 Control Register B  (p.134 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  | WGM12 |  -  | CS12  | CS10  |
--------------------------------------------------------------
| WGM12 | 1 = Active le mode CTC (Clear Timer on Compare Match). |
| CS12:CS10 | 10 = Prescaler 1024. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `WGM12` active le mode CTC pour gÃ©nÃ©rer une interruption pÃ©riodique. |
| ðŸ’¡ `CS12 = 1, CS10 = 1` dÃ©finit un **prescaler de 1024**. |
--------------------------------------------------------------

--------------------------------------------------------------
|  UCSR0B â€“ USART Control and Status Register B  (p.182 de la doc)  |
--------------------------------------------------------------
| RXCIE0 | TXCIE0 | UDRIE0 | RXEN0  | TXEN0  | UCSZ02 | RXB80  | TXB80  |
--------------------------------------------------------------
| RXCIE0 | 1 = Active lâ€™interruption Ã  la rÃ©ception dâ€™un caractÃ¨re (`ISR(USART_RX_vect)`). |
| TXCIE0 | 1 = Active lâ€™interruption quand la transmission est terminÃ©e (`ISR(USART_TX_vect)`). |
| UDRIE0 | 1 = Active lâ€™interruption quand `UDR0` est vide (`ISR(USART_UDRE_vect)`). |
| RXEN0  | 1 = Active la rÃ©ception UART. |
| TXEN0  | 1 = Active la transmission UART. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `TXEN0` est activÃ© pour permettre lâ€™envoi (`uart_tx()`). |
| ðŸ’¡ `UDRIE0` est activÃ© pour envoyer les caractÃ¨res un par un via `ISR(USART_UDRE_vect)`. |
--------------------------------------------------------------
*/
