EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.1.0 Build 625 09/12/2018 SJ Standard Edition
PROJECT,"top"
REVISION,"top"
PROJECT_FILE,"/home/lma792/FPGABin/nsk13/nsk/top.qpf"
TIME,"Thu Sep 26 13:58:38 2019"
TIME_SECONDS,"1569463118"
FAMILY,"Cyclone V"
DEVICE,"5CGXFC9"
PACKAGE,"FBGA"
PART,"5CGXFC9D6F27C7"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
POWER_HPS_PROC_FREQ,"0.0"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"1.80"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"2.80"
POWER_OJB_VALUE,"-1.00"
VCCIO,,B3L,0.00,B2L,0.00,B1L,0.00,B0L,0.00,3A,3.30,3B,1.50,4A,1.50,5A,1.50,5B,3.30,6A,2.50,7A,2.50,8A,2.50,9A,0.00,
VCCPD,,B3L,0.00,B2L,0.00,B1L,0.00,B0L,0.00,3A,3.30,3B,2.50,4A,2.50,5A,2.50,5B,3.30,6A,2.50,7A,2.50,8A,2.50,9A,0.00,
RAIL_VOLTAGES,,VCC,1.100,VCCA_FPLL,2.500,VCCPGM,1.800,VCCBAT,1.200,VCCE_GXBL,0.000,VCCL_GXBL,0.000,VCCH_GXBL,0.000,VCCAUX,2.500,


BLOCK,M10K block,count,48,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"380.228",ram_porta_data_width,"2",ram_porta_addr_width,"12",ram_porta_depth,"4096",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.500000",avg_ram_porta_output_toggle_ratio,"0.125000",ram_portb_fmax,"380.228",ram_portb_data_width,"2",ram_portb_addr_width,"12",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.500000",ram_portb_read_ena_static_prob,"0.500000",avg_ram_portb_output_toggle_ratio,"0.119792"
BLOCK,M10K block,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"66.6667",ram_porta_data_width,"40",ram_porta_addr_width,"5",ram_porta_depth,"32",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.625000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"66.6667",ram_portb_data_width,"40",ram_portb_addr_width,"5",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M10K block,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"40",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.492188",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"50",ram_portb_data_width,"40",ram_portb_addr_width,"3",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,2,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"20",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.062500",ram_porta_read_ena_static_prob,"0.937500",avg_ram_porta_output_toggle_ratio,"0.062500",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M10K block,count,19,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"20",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"20",ram_portb_addr_width,"9",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,2,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"20",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.031250",ram_portb_fmax,"50",ram_portb_data_width,"20",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M10K block,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"20",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"20",ram_portb_addr_width,"9",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M10K block,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"40",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.610999",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"40",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.081707"
BLOCK,M10K block,count,5,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"40",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.156250",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"40",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,35,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"5",ram_porta_depth,"32",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.019317",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"40",ram_portb_addr_width,"5",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.977845",avg_ram_portb_output_toggle_ratio,"0.105071"
BLOCK,M10K block,count,1,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"20",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.500000",avg_ram_porta_output_toggle_ratio,"0.125000",ram_portb_fmax,"190.114",ram_portb_data_width,"20",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.335938",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"50",ram_portb_data_width,"40",ram_portb_addr_width,"3",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,32,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.500000",avg_ram_porta_output_toggle_ratio,"0.062500",ram_portb_fmax,"190.114",ram_portb_data_width,"1",ram_portb_addr_width,"13",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.250000",ram_portb_read_ena_static_prob,"0.750000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,2,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"20",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.125000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M10K block,count,4,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"20",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.125000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M10K block,count,39,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.463141",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"40",ram_portb_addr_width,"8",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.961235",avg_ram_portb_output_toggle_ratio,"0.112180"
BLOCK,M10K block,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"40",ram_porta_addr_width,"2",ram_porta_depth,"4",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.023438",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100",ram_portb_data_width,"40",ram_portb_addr_width,"2",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,32,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"66.6667",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.034330",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.165749",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M10K block,count,3,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.250000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"40",ram_portb_addr_width,"3",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,4,ram_mode,"True Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"20",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.056641",ram_portb_fmax,"125",ram_portb_data_width,"20",ram_portb_addr_width,"8",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.250000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M10K block,count,20,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100",ram_porta_data_width,"40",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.264844",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100",ram_portb_data_width,"40",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"66.6667",ram_porta_data_width,"40",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.250000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"66.6667",ram_portb_data_width,"40",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,13,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100",ram_porta_data_width,"20",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.015625",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"20",ram_portb_addr_width,"9",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,8,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100",ram_porta_data_width,"40",ram_porta_addr_width,"4",ram_porta_depth,"16",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.006836",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"40",ram_portb_addr_width,"4",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,8,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"4",ram_porta_depth,"16",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.125000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100",ram_portb_data_width,"40",ram_portb_addr_width,"4",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,7,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"40",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.254421",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100",ram_portb_data_width,"40",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100",ram_porta_data_width,"40",ram_porta_addr_width,"2",ram_porta_depth,"4",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.249512",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"40",ram_portb_addr_width,"2",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,6,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"4",ram_porta_depth,"16",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.250000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"40",ram_portb_addr_width,"4",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,9,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"40",ram_porta_addr_width,"4",ram_porta_depth,"16",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.222222",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"125",ram_portb_data_width,"40",ram_portb_addr_width,"4",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,7,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"190.114",ram_porta_data_width,"40",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.392857",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"190.114",ram_portb_data_width,"40",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M10K block,count,4,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"125",ram_porta_data_width,"20",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.015625",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.125000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,Combinational cell,count,80,avg_toggle_rate,"46934409.550000",avg_toggle_rate_ratio,"0.123437",avg_fanout,"1.950000",fmax,"380.228"
BLOCK,Combinational cell,count,196,avg_toggle_rate,"23993496.512953",avg_toggle_rate_ratio,"0.000000",avg_fanout,"7.397959",fmax,"0"
BLOCK,Combinational cell,count,28192,avg_toggle_rate,"21128638.682877",avg_toggle_rate_ratio,"0.111137",avg_fanout,"2.383300",fmax,"190.114"
BLOCK,Combinational cell,count,9,avg_toggle_rate,"5555555.555556",avg_toggle_rate_ratio,"0.013889",avg_fanout,"2.555556",fmax,"400"
BLOCK,Combinational cell,count,2734,avg_toggle_rate,"8534774.277275",avg_toggle_rate_ratio,"0.170695",avg_fanout,"3.377469",fmax,"50"
BLOCK,Combinational cell,count,1153,avg_toggle_rate,"10391993.700883",avg_toggle_rate_ratio,"0.155880",avg_fanout,"4.126626",fmax,"66.6667"
BLOCK,Combinational cell,count,3827,avg_toggle_rate,"12466685.691828",avg_toggle_rate_ratio,"0.124667",avg_fanout,"4.398484",fmax,"100"
BLOCK,Combinational cell,count,4422,avg_toggle_rate,"13342159.723611",avg_toggle_rate_ratio,"0.106737",avg_fanout,"2.861375",fmax,"125"
BLOCK,Combinational cell,count,374,avg_toggle_rate,"2102310.181779",avg_toggle_rate_ratio,"0.087597",avg_fanout,"2.401070",fmax,"23.9998"
BLOCK,Combinational cell,count,175,avg_toggle_rate,"3996691.567844",avg_toggle_rate_ratio,"0.179851",avg_fanout,"3.714286",fmax,"22.2222"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"44444444.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"283.000000",fmax,"22.2222",global_type,"SIDE_CLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"283",num_lc_comb_fanout,"0",num_lc_ff_fanout,"239",sum_lc_ff_clkena_static_prob,"227.75",avg_lc_ff_clk_ena_static_prob,"0.952929",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"44"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"800000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"10.000000",fmax,"400",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"10",num_lc_comb_fanout,"0",num_lc_ff_fanout,"9",sum_lc_ff_clkena_static_prob,"9",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"200000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"8417.000000",fmax,"100",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"8417",num_lc_comb_fanout,"0",num_lc_ff_fanout,"8329",sum_lc_ff_clkena_static_prob,"4843.07",avg_lc_ff_clk_ena_static_prob,"0.581471",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"76",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"12"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"380228128.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"43466.000000",fmax,"190.114",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"43466",num_lc_comb_fanout,"0",num_lc_ff_fanout,"41137",sum_lc_ff_clkena_static_prob,"31451.8",avg_lc_ff_clk_ena_static_prob,"0.764563",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"253",num_m144k_fanout,"0",num_mlab_fanout,"2076",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"133333336.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"168.000000",fmax,"66.6667",global_type,"SIDE_CLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"168",num_lc_comb_fanout,"0",num_lc_ff_fanout,"36",sum_lc_ff_clkena_static_prob,"30",avg_lc_ff_clk_ena_static_prob,"0.833333",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"132"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"44444444.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"22.2222",global_type,"SIDE_CLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1",num_lc_comb_fanout,"0",num_lc_ff_fanout,"1",sum_lc_ff_clkena_static_prob,"1",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"250000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"4915.000000",fmax,"125",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"4915",num_lc_comb_fanout,"0",num_lc_ff_fanout,"4756",sum_lc_ff_clkena_static_prob,"3044.28",avg_lc_ff_clk_ena_static_prob,"0.640092",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"71",num_m144k_fanout,"0",num_mlab_fanout,"86",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"2"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"760456256.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"877.000000",fmax,"380.228",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"877",num_lc_comb_fanout,"0",num_lc_ff_fanout,"829",sum_lc_ff_clkena_static_prob,"829",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"48",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"200000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"4.000000",fmax,"100",global_type,"LCLK",global_clk_ena_static_prob,"1",global_type_usage,"Other",num_raw_fanout,"4",num_lc_comb_fanout,"0",num_lc_ff_fanout,"0",sum_lc_ff_clkena_static_prob,"0",avg_lc_ff_clk_ena_static_prob,"0",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"4"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"133333336.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1035.000000",fmax,"66.6667",global_type,"SIDE_CLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1035",num_lc_comb_fanout,"0",num_lc_ff_fanout,"880",sum_lc_ff_clkena_static_prob,"616.914",avg_lc_ff_clk_ena_static_prob,"0.701038",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"35",num_m144k_fanout,"0",num_mlab_fanout,"102",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"18"
BLOCK,Register cell,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0"
BLOCK,Register cell,count,829,avg_toggle_rate,"47528516.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"4.544029",fmax,"380.228"
BLOCK,Register cell,count,41137,avg_toggle_rate,"23540693.621314",avg_toggle_rate_ratio,"0.123824",avg_fanout,"2.414736",fmax,"190.114"
BLOCK,Register cell,count,9,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.111111",fmax,"400"
BLOCK,Register cell,count,1557,avg_toggle_rate,"6270070.648683",avg_toggle_rate_ratio,"0.125401",avg_fanout,"4.016699",fmax,"50"
BLOCK,Register cell,count,916,avg_toggle_rate,"8333333.500000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"4.871179",fmax,"66.6667"
BLOCK,Register cell,count,8337,avg_toggle_rate,"12084682.739595",avg_toggle_rate_ratio,"0.120847",avg_fanout,"3.495262",fmax,"100"
BLOCK,Register cell,count,4756,avg_toggle_rate,"15023785.744323",avg_toggle_rate_ratio,"0.120190",avg_fanout,"3.405803",fmax,"125"
BLOCK,Register cell,count,333,avg_toggle_rate,"2999976.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.735736",fmax,"23.9998"
BLOCK,Register cell,count,240,avg_toggle_rate,"2777777.750000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.237500",fmax,"22.2222"
BLOCK,MLAB cell,count,1,mlab_width,"15",mlab_depth,"16",avg_toggle_rate,"15624996.266667",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"125",clk_ena_static_prob,"0.250000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,6,mlab_width,"16",mlab_depth,"16",avg_toggle_rate,"47528516.000000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,4,mlab_width,"16",mlab_depth,"2",avg_toggle_rate,"47528516.000000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,1,mlab_width,"6",mlab_depth,"16",avg_toggle_rate,"38832581.333333",avg_toggle_rate_ratio,"0.204259",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"0.250000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,1,mlab_width,"7",mlab_depth,"2",avg_toggle_rate,"47528516.571429",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,7,mlab_width,"8",mlab_depth,"32",avg_toggle_rate,"18327123.071429",avg_toggle_rate_ratio,"0.096401",avg_fanout,"1.142857",fmax,"190.114",clk_ena_static_prob,"0.007384",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,3,mlab_width,"3",mlab_depth,"8",avg_toggle_rate,"30635895.200000",avg_toggle_rate_ratio,"0.161145",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"0.250000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,4,mlab_width,"20",mlab_depth,"2",avg_toggle_rate,"47528515.304348",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.500000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,8,mlab_width,"12",mlab_depth,"2",avg_toggle_rate,"47528516.842105",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.250000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,7,mlab_width,"16",mlab_depth,"4",avg_toggle_rate,"47528516.000000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,5,mlab_width,"12",mlab_depth,"32",avg_toggle_rate,"47528517.000000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,22,mlab_width,"1",mlab_depth,"16",avg_toggle_rate,"41609384.909091",avg_toggle_rate_ratio,"0.218865",avg_fanout,"1.363636",fmax,"190.114",clk_ena_static_prob,"0.409091",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,2,mlab_width,"19",mlab_depth,"32",avg_toggle_rate,"8731886.250000",avg_toggle_rate_ratio,"0.130978",avg_fanout,"2.000000",fmax,"66.6667",clk_ena_static_prob,"0.000160",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,2,mlab_width,"16",mlab_depth,"32",avg_toggle_rate,"33789800.235294",avg_toggle_rate_ratio,"0.177734",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"0.054688",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,21,mlab_width,"12",mlab_depth,"4",avg_toggle_rate,"47528516.500000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.095238",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,8,mlab_width,"16",mlab_depth,"8",avg_toggle_rate,"47528516.000000",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.125000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,1,mlab_width,"10",mlab_depth,"16",avg_toggle_rate,"15632628.800000",avg_toggle_rate_ratio,"0.125061",avg_fanout,"1.000000",fmax,"125",clk_ena_static_prob,"0.000731",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,2,mlab_width,"16",mlab_depth,"16",avg_toggle_rate,"33333337.764706",avg_toggle_rate_ratio,"0.500000",avg_fanout,"2.000000",fmax,"66.6667",clk_ena_static_prob,"0.000000",byte_ena_static_prob,"0.000021"
BLOCK,MLAB cell,count,2,mlab_width,"12",mlab_depth,"8",avg_toggle_rate,"47528517.230769",avg_toggle_rate_ratio,"0.250000",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"1.000000",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,17,mlab_width,"1",mlab_depth,"32",avg_toggle_rate,"17189771.176471",avg_toggle_rate_ratio,"0.090418",avg_fanout,"1.000000",fmax,"190.114",clk_ena_static_prob,"0.132353",byte_ena_static_prob,"1.000000"
BLOCK,MLAB cell,count,1,mlab_width,"18",mlab_depth,"16",avg_toggle_rate,"14650464.000000",avg_toggle_rate_ratio,"0.117204",avg_fanout,"2.000000",fmax,"125",clk_ena_static_prob,"0.250000",byte_ena_static_prob,"1.000000"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"400",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"1_5",drive_strength,"12MA",is_ddr,"1",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,2,avg_toggle_rate,"800000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"0.000000",fmax,"400",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"DIFF_SSTL_15_I",drive_strength,"DEFAULT",is_ddr,"1",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,4,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"1_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"50",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"SSTL_15",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"16MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,2,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"50",io_mode,"INPUT_PIN",output_load,"0",io_standard,"1_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"1_8",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,8,avg_toggle_rate,"800000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"400",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"DIFF_SSTL_15_I",drive_strength,"DEFAULT",is_ddr,"1",input_termination,"PARALLEL_50_OHMS_WITH_CALIBRATION",output_termination,"SERIES_50_OHMS_WITH_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,4,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"400",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"SSTL_15_I",drive_strength,"DEFAULT",is_ddr,"1",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITH_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,32,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"400",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"SSTL_15_I",drive_strength,"DEFAULT",is_ddr,"1",input_termination,"PARALLEL_50_OHMS_WITH_CALIBRATION",output_termination,"SERIES_50_OHMS_WITH_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,24,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"400",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"SSTL_15_I",drive_strength,"12MA",is_ddr,"1",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"12500000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"100",io_mode,"INPUT_PIN",output_load,"0",io_standard,"1_8",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,Fractional PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"760.456",pll_nominal_vco_freq,"760.456"
BLOCK,Fractional PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"100",pll_nominal_vco_freq,"300.03"
BLOCK,Fractional PLL,count,1,pll_type,"FAST",pll_is_lvds,"1",pll_dpa_buses,"0",pll_output_max_freq,"400",pll_nominal_vco_freq,"1200.48"
BLOCK,Hard Memory Controller,count,1,hmc_fmax,"4e+08",fabric_interface_width,"256",command_port_num,"1",dram_interface_width,"32"
BLOCK,GXB RECEIVER CHANNEL PMA,count,4,hssi_mode,"PIPE_G1",pcs_has_hip,"1",pma_direct_active,"0",hssi_vcca_voltage,"2500",hssi_vcch_gxb_voltage,"0",hssi_vccr_vcct_voltage,"1100",hssi_clk_network_voltage,"1100",rx_used,"1",tx_used,"1",hssi_datarate,"2500",hssi_vod,"10",hssi_preemp_pretap,"0",hssi_preemp_tap_1,"0",hssi_preemp_tap_2,"0",hssi_adce_used,"0",parallel_data_width,"8",byte_serializer_active,"0",phase_compensation_fifo,"0",8b10b_active,"1",byte_ordering_active,"0",match_fifo_active,"1",deskew_fifo_active,"0",hssi_pll_type,"CMU",hssi_eq_stages,"BYPASS_OFF"
