
UGR26_AMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08006690  08006690  00007690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066b0  080066b0  00008028  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080066b0  080066b0  00008028  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080066b0  080066b0  00008028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066b0  080066b0  000076b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080066b4  080066b4  000076b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  080066b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000484  20000028  080066e0  00008028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ac  080066e0  000084ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011bfc  00000000  00000000  00008058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5f  00000000  00000000  00019c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  0001cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d36  00000000  00000000  0001dd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023832  00000000  00000000  0001ea76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016614  00000000  00000000  000422a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2079  00000000  00000000  000588bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a935  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004838  00000000  00000000  0013a978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  0013f1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000028 	.word	0x20000028
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006678 	.word	0x08006678

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000002c 	.word	0x2000002c
 8000214:	08006678 	.word	0x08006678

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2220      	movs	r2, #32
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f005 fe05 	bl	8006620 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a16:	4b32      	ldr	r3, [pc, #200]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a18:	4a32      	ldr	r2, [pc, #200]	@ (8000ae4 <MX_ADC2_Init+0xe0>)
 8000a1a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a1c:	4b30      	ldr	r3, [pc, #192]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a22:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000a24:	4b2e      	ldr	r3, [pc, #184]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000a30:	4b2b      	ldr	r3, [pc, #172]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE; // Enable scan mode to read multiple channels
 8000a36:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a3c:	4b28      	ldr	r3, [pc, #160]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a3e:	2204      	movs	r2, #4
 8000a40:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000a42:	4b27      	ldr	r3, [pc, #156]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000a48:	4b25      	ldr	r3, [pc, #148]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2; // We want to read two channels
 8000a4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a50:	2202      	movs	r2, #2
 8000a52:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000a54:	4b22      	ldr	r3, [pc, #136]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a5c:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a62:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000a68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000a7e:	4818      	ldr	r0, [pc, #96]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000a80:	f001 fd14 	bl	80024ac <HAL_ADC_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000a8a:	f000 fe19 	bl	80016c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */

  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000a8e:	2304      	movs	r3, #4
 8000a90:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a92:	237f      	movs	r3, #127	@ 0x7f
 8000a94:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a96:	2304      	movs	r3, #4
 8000a98:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]

  sConfig.Channel = ADC_CHANNEL_1;
 8000a9e:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_ADC2_Init+0xe4>)
 8000aa0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa2:	2306      	movs	r3, #6
 8000aa4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	480d      	ldr	r0, [pc, #52]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000aac:	f002 f8e6 	bl	8002c7c <HAL_ADC_ConfigChannel>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000ab6:	f000 fe03 	bl	80016c0 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_2;
 8000aba:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <MX_ADC2_Init+0xe8>)
 8000abc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000abe:	230c      	movs	r3, #12
 8000ac0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ac2:	463b      	mov	r3, r7
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4806      	ldr	r0, [pc, #24]	@ (8000ae0 <MX_ADC2_Init+0xdc>)
 8000ac8:	f002 f8d8 	bl	8002c7c <HAL_ADC_ConfigChannel>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000ad2:	f000 fdf5 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	3720      	adds	r7, #32
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000044 	.word	0x20000044
 8000ae4:	50000100 	.word	0x50000100
 8000ae8:	04300002 	.word	0x04300002
 8000aec:	08600004 	.word	0x08600004

08000af0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b09e      	sub	sp, #120	@ 0x78
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	2254      	movs	r2, #84	@ 0x54
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4618      	mov	r0, r3
 8000b12:	f005 fd85 	bl	8006620 <memset>
  if(adcHandle->Instance==ADC2)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b94 <HAL_ADC_MspInit+0xa4>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d134      	bne.n	8000b8a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000b20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b24:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000b26:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b2a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b2c:	f107 0310 	add.w	r3, r7, #16
 8000b30:	4618      	mov	r0, r3
 8000b32:	f005 fb27 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000b3c:	f000 fdc0 	bl	80016c0 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b40:	4b15      	ldr	r3, [pc, #84]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b44:	4a14      	ldr	r2, [pc, #80]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b46:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4c:	4b12      	ldr	r3, [pc, #72]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b58:	4b0f      	ldr	r3, [pc, #60]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5c:	4a0e      	ldr	r2, [pc, #56]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b64:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <HAL_ADC_MspInit+0xa8>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    PA1     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b70:	2303      	movs	r3, #3
 8000b72:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b74:	2303      	movs	r3, #3
 8000b76:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b80:	4619      	mov	r1, r3
 8000b82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b86:	f003 fe3f 	bl	8004808 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000b8a:	bf00      	nop
 8000b8c:	3778      	adds	r7, #120	@ 0x78
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	50000100 	.word	0x50000100
 8000b98:	40021000 	.word	0x40021000

08000b9c <ch1Current>:
{
    return ((int32_t)adc * VDDA_MV) / ADC_MAX_COUNTS;
}

int32_t ch1Current(uint16_t adc)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	80fb      	strh	r3, [r7, #6]
    int32_t delta_adc = (int32_t)adc - (int32_t)ch1_offset_adc;
 8000ba6:	88fb      	ldrh	r3, [r7, #6]
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8000be0 <ch1Current+0x44>)
 8000baa:	8812      	ldrh	r2, [r2, #0]
 8000bac:	1a9b      	subs	r3, r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
    int32_t delta_mv  = (delta_adc * VDDA_MV) / ADC_MAX_COUNTS;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000bb6:	fb03 f202 	mul.w	r2, r3, r2
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <ch1Current+0x48>)
 8000bbc:	fba3 1302 	umull	r1, r3, r3, r2
 8000bc0:	1ad2      	subs	r2, r2, r3
 8000bc2:	0852      	lsrs	r2, r2, #1
 8000bc4:	4413      	add	r3, r2
 8000bc6:	0adb      	lsrs	r3, r3, #11
 8000bc8:	60bb      	str	r3, [r7, #8]

    return (delta_mv * 1000) / CH1_SENSE_mV_PER_A; // mA
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	2232      	movs	r2, #50	@ 0x32
 8000bce:	fb02 f303 	mul.w	r3, r2, r3
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3714      	adds	r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	20000000 	.word	0x20000000
 8000be4:	00100101 	.word	0x00100101

08000be8 <ch2Current>:

int32_t ch2Current(uint16_t adc)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
    int32_t delta_adc = (int32_t)adc - (int32_t)ch2_offset_adc;
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
 8000bf4:	4a14      	ldr	r2, [pc, #80]	@ (8000c48 <ch2Current+0x60>)
 8000bf6:	8812      	ldrh	r2, [r2, #0]
 8000bf8:	1a9b      	subs	r3, r3, r2
 8000bfa:	60fb      	str	r3, [r7, #12]
    int32_t delta_mv  = (delta_adc * VDDA_MV) / ADC_MAX_COUNTS;
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000c02:	fb03 f202 	mul.w	r2, r3, r2
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <ch2Current+0x64>)
 8000c08:	fba3 1302 	umull	r1, r3, r3, r2
 8000c0c:	1ad2      	subs	r2, r2, r3
 8000c0e:	0852      	lsrs	r2, r2, #1
 8000c10:	4413      	add	r3, r2
 8000c12:	0adb      	lsrs	r3, r3, #11
 8000c14:	60bb      	str	r3, [r7, #8]

    return (delta_mv * 1000) / CH2_SENSE_mV_PER_A; // mA
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c1c:	fb02 f303 	mul.w	r3, r2, r3
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fc4b 	bl	80004bc <__aeabi_i2d>
 8000c26:	f04f 0200 	mov.w	r2, #0
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <ch2Current+0x68>)
 8000c2c:	f7ff fdda 	bl	80007e4 <__aeabi_ddiv>
 8000c30:	4602      	mov	r2, r0
 8000c32:	460b      	mov	r3, r1
 8000c34:	4610      	mov	r0, r2
 8000c36:	4619      	mov	r1, r3
 8000c38:	f7ff febc 	bl	80009b4 <__aeabi_d2iz>
 8000c3c:	4603      	mov	r3, r0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000002 	.word	0x20000002
 8000c4c:	00100101 	.word	0x00100101
 8000c50:	40040000 	.word	0x40040000

08000c54 <ADC2_GetTSCurrent>:


/* USER CODE BEGIN 1 */
TSCurrentConverted_t ADC2_GetTSCurrent(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    TSCurrentRaw_t result;

    HAL_ADC_Start(&hadc2);
 8000c5c:	481d      	ldr	r0, [pc, #116]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000c5e:	f001 fde1 	bl	8002824 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc2, ADC_TIMEOUT_MS) != HAL_OK)
 8000c62:	210a      	movs	r1, #10
 8000c64:	481b      	ldr	r0, [pc, #108]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000c66:	f001 fef5 	bl	8002a54 <HAL_ADC_PollForConversion>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <ADC2_GetTSCurrent+0x20>
    {
        Error_Handler();
 8000c70:	f000 fd26 	bl	80016c0 <Error_Handler>
    }
    result.ch1 = HAL_ADC_GetValue(&hadc2);
 8000c74:	4817      	ldr	r0, [pc, #92]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000c76:	f001 fff3 	bl	8002c60 <HAL_ADC_GetValue>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	82bb      	strh	r3, [r7, #20]

    if (HAL_ADC_PollForConversion(&hadc2, ADC_TIMEOUT_MS) != HAL_OK)
 8000c80:	210a      	movs	r1, #10
 8000c82:	4814      	ldr	r0, [pc, #80]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000c84:	f001 fee6 	bl	8002a54 <HAL_ADC_PollForConversion>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <ADC2_GetTSCurrent+0x3e>
    {
        Error_Handler();
 8000c8e:	f000 fd17 	bl	80016c0 <Error_Handler>
    }
    result.ch2 = HAL_ADC_GetValue(&hadc2);
 8000c92:	4810      	ldr	r0, [pc, #64]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000c94:	f001 ffe4 	bl	8002c60 <HAL_ADC_GetValue>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	82fb      	strh	r3, [r7, #22]

    HAL_ADC_Stop(&hadc2);
 8000c9e:	480d      	ldr	r0, [pc, #52]	@ (8000cd4 <ADC2_GetTSCurrent+0x80>)
 8000ca0:	f001 fea4 	bl	80029ec <HAL_ADC_Stop>

    TSCurrentConverted_t converted;
    converted.ch1_current = ch1Current(result.ch1);
 8000ca4:	8abb      	ldrh	r3, [r7, #20]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff ff78 	bl	8000b9c <ch1Current>
 8000cac:	4603      	mov	r3, r0
 8000cae:	60fb      	str	r3, [r7, #12]
    converted.ch2_current = ch2Current(result.ch2);
 8000cb0:	8afb      	ldrh	r3, [r7, #22]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff ff98 	bl	8000be8 <ch2Current>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	613b      	str	r3, [r7, #16]
    return converted;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	f107 030c 	add.w	r3, r7, #12
 8000cc4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000cc8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000044 	.word	0x20000044

08000cd8 <ADC2_GetTSCurrentTask>:

  void ADC2_GetTSCurrentTask(void)
  {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
    (void)ADC2_GetTSCurrent();
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff ffb7 	bl	8000c54 <ADC2_GetTSCurrent>
  }
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <Diagnostics_Init>:
#include "diagnostics.h"

void Diagnostics_Init(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
    /* Initialize diagnostics system here */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <Diagnostics_PerformCheck>:

void Diagnostics_PerformCheck(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
    /* Perform diagnostics checks here */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
	...

08000d0c <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d10:	4b1f      	ldr	r3, [pc, #124]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d12:	4a20      	ldr	r2, [pc, #128]	@ (8000d94 <MX_FDCAN1_Init+0x88>)
 8000d14:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000d16:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d22:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d28:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d2e:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000d3a:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d3c:	2210      	movs	r2, #16
 8000d3e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000d40:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000d46:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d48:	220d      	movs	r2, #13
 8000d4a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000d4c:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d4e:	2202      	movs	r2, #2
 8000d50:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 6;
 8000d52:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d54:	2206      	movs	r2, #6
 8000d56:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d58:	4b0d      	ldr	r3, [pc, #52]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d60:	220d      	movs	r2, #13
 8000d62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000d64:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d66:	2202      	movs	r2, #2
 8000d68:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d6a:	4b09      	ldr	r3, [pc, #36]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d7c:	4804      	ldr	r0, [pc, #16]	@ (8000d90 <MX_FDCAN1_Init+0x84>)
 8000d7e:	f002 fe7f 	bl	8003a80 <HAL_FDCAN_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000d88:	f000 fc9a 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	200000b0 	.word	0x200000b0
 8000d94:	40006400 	.word	0x40006400

08000d98 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000d9e:	4a20      	ldr	r2, [pc, #128]	@ (8000e20 <MX_FDCAN2_Init+0x88>)
 8000da0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000da2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000da8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000dae:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000db4:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000dc0:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dc8:	2210      	movs	r2, #16
 8000dca:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000dcc:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000dd2:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dd4:	220d      	movs	r2, #13
 8000dd6:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000dd8:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dda:	2202      	movs	r2, #2
 8000ddc:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 6;
 8000dde:	4b0f      	ldr	r3, [pc, #60]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000de0:	2206      	movs	r2, #6
 8000de2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dec:	220d      	movs	r2, #13
 8000dee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000df2:	2202      	movs	r2, #2
 8000df4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e02:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000e08:	4804      	ldr	r0, [pc, #16]	@ (8000e1c <MX_FDCAN2_Init+0x84>)
 8000e0a:	f002 fe39 	bl	8003a80 <HAL_FDCAN_Init>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8000e14:	f000 fc54 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000114 	.word	0x20000114
 8000e20:	40006800 	.word	0x40006800

08000e24 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b0a0      	sub	sp, #128	@ 0x80
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e3c:	f107 0318 	add.w	r3, r7, #24
 8000e40:	2254      	movs	r2, #84	@ 0x54
 8000e42:	2100      	movs	r1, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	f005 fbeb 	bl	8006620 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a48      	ldr	r2, [pc, #288]	@ (8000f70 <HAL_FDCAN_MspInit+0x14c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d142      	bne.n	8000eda <HAL_FDCAN_MspInit+0xb6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e58:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000e5e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e60:	f107 0318 	add.w	r3, r7, #24
 8000e64:	4618      	mov	r0, r3
 8000e66:	f005 f98d 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000e70:	f000 fc26 	bl	80016c0 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000e74:	4b3f      	ldr	r3, [pc, #252]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000e7c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d10b      	bne.n	8000e9e <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e86:	4b3c      	ldr	r3, [pc, #240]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8a:	4a3b      	ldr	r2, [pc, #236]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000e8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e92:	4b39      	ldr	r3, [pc, #228]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	4b36      	ldr	r3, [pc, #216]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	4a35      	ldr	r2, [pc, #212]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eaa:	4b33      	ldr	r3, [pc, #204]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eb6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ec8:	2309      	movs	r3, #9
 8000eca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ecc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	482a      	ldr	r0, [pc, #168]	@ (8000f7c <HAL_FDCAN_MspInit+0x158>)
 8000ed4:	f003 fc98 	bl	8004808 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000ed8:	e046      	b.n	8000f68 <HAL_FDCAN_MspInit+0x144>
  else if(fdcanHandle->Instance==FDCAN2)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a28      	ldr	r2, [pc, #160]	@ (8000f80 <HAL_FDCAN_MspInit+0x15c>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d141      	bne.n	8000f68 <HAL_FDCAN_MspInit+0x144>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000eea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000eee:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f005 f945 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <HAL_FDCAN_MspInit+0xe0>
      Error_Handler();
 8000f00:	f000 fbde 	bl	80016c0 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000f04:	4b1b      	ldr	r3, [pc, #108]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000f0c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000f0e:	4b19      	ldr	r3, [pc, #100]	@ (8000f74 <HAL_FDCAN_MspInit+0x150>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d10b      	bne.n	8000f2e <HAL_FDCAN_MspInit+0x10a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f16:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f1a:	4a17      	ldr	r2, [pc, #92]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f20:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2e:	4b12      	ldr	r3, [pc, #72]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	4a11      	ldr	r2, [pc, #68]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f78 <HAL_FDCAN_MspInit+0x154>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000f46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000f58:	2309      	movs	r3, #9
 8000f5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f60:	4619      	mov	r1, r3
 8000f62:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <HAL_FDCAN_MspInit+0x158>)
 8000f64:	f003 fc50 	bl	8004808 <HAL_GPIO_Init>
}
 8000f68:	bf00      	nop
 8000f6a:	3780      	adds	r7, #128	@ 0x80
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40006400 	.word	0x40006400
 8000f74:	20000178 	.word	0x20000178
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	48000400 	.word	0x48000400
 8000f80:	40006800 	.word	0x40006800

08000f84 <FDCAN_Config>:
/**
 * @brief Configure FDCAN filters and start reception
 * @param hfdcan Pointer to FDCAN handle
 * @retval HAL status
 */
HAL_StatusTypeDef FDCAN_Config(FDCAN_HandleTypeDef *hfdcan){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	@ 0x28
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	6078      	str	r0, [r7, #4]
  FDCAN_FilterTypeDef sFilterConfig;

  /* Enable NVIC interrupts for FDCAN */
    if (hfdcan->Instance == FDCAN1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a39      	ldr	r2, [pc, #228]	@ (8001078 <FDCAN_Config+0xf4>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d11e      	bne.n	8000fd4 <FDCAN_Config+0x50>
    {
        HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2105      	movs	r1, #5
 8000f9a:	2015      	movs	r0, #21
 8000f9c:	f002 fd3b 	bl	8003a16 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000fa0:	2015      	movs	r0, #21
 8000fa2:	f002 fd52 	bl	8003a4a <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2105      	movs	r1, #5
 8000faa:	2016      	movs	r0, #22
 8000fac:	f002 fd33 	bl	8003a16 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000fb0:	2016      	movs	r0, #22
 8000fb2:	f002 fd4a 	bl	8003a4a <HAL_NVIC_EnableIRQ>

        /* Configure Rx filter for slave board messages (0x102-0x105) */
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
        sFilterConfig.FilterIndex = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	613b      	str	r3, [r7, #16]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	617b      	str	r3, [r7, #20]
        sFilterConfig.FilterID1 = 0x102;  /* Base ID for cell voltages */
 8000fc6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000fca:	61bb      	str	r3, [r7, #24]
        sFilterConfig.FilterID2 = 0x7FC;  /* Mask: Accept 0x102, 0x103, 0x104, 0x105 */
 8000fcc:	f240 73fc 	movw	r3, #2044	@ 0x7fc
 8000fd0:	61fb      	str	r3, [r7, #28]
 8000fd2:	e022      	b.n	800101a <FDCAN_Config+0x96>
    }
    else if (hfdcan->Instance == FDCAN2)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a28      	ldr	r2, [pc, #160]	@ (800107c <FDCAN_Config+0xf8>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d11d      	bne.n	800101a <FDCAN_Config+0x96>
    {
        HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2105      	movs	r1, #5
 8000fe2:	2056      	movs	r0, #86	@ 0x56
 8000fe4:	f002 fd17 	bl	8003a16 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000fe8:	2056      	movs	r0, #86	@ 0x56
 8000fea:	f002 fd2e 	bl	8003a4a <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2105      	movs	r1, #5
 8000ff2:	2057      	movs	r0, #87	@ 0x57
 8000ff4:	f002 fd0f 	bl	8003a16 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8000ff8:	2057      	movs	r0, #87	@ 0x57
 8000ffa:	f002 fd26 	bl	8003a4a <HAL_NVIC_EnableIRQ>

        /* Configure Rx filter for ECU/Charger messages */
        /* TODO: Update these IDs based on the ECU/Charger CAN protocol */
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
        sFilterConfig.FilterIndex = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
        sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800100a:	2301      	movs	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
        sFilterConfig.FilterID1 = 0x300;  /* Start of ID range */
 800100e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001012:	61bb      	str	r3, [r7, #24]
        sFilterConfig.FilterID2 = 0x3FF;  /* End of ID range */
 8001014:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8001018:	61fb      	str	r3, [r7, #28]
    }
    
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	4619      	mov	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f002 fe87 	bl	8003d34 <HAL_FDCAN_ConfigFilter>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <FDCAN_Config+0xac>
    {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e01f      	b.n	8001070 <FDCAN_Config+0xec>
    }
    
    /* Configure global filter to reject non-matching frames */
    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, 
 8001030:	2300      	movs	r3, #0
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	2300      	movs	r3, #0
 8001036:	2202      	movs	r2, #2
 8001038:	2102      	movs	r1, #2
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f002 fed4 	bl	8003de8 <HAL_FDCAN_ConfigGlobalFilter>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <FDCAN_Config+0xc6>
                                     FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
    {
        return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e012      	b.n	8001070 <FDCAN_Config+0xec>
    }
    
    /* Activate Rx FIFO 0 new message notification */
    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 800104a:	2200      	movs	r2, #0
 800104c:	2101      	movs	r1, #1
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f003 f870 	bl	8004134 <HAL_FDCAN_ActivateNotification>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <FDCAN_Config+0xda>
    {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e008      	b.n	8001070 <FDCAN_Config+0xec>
    }
    
    /* Start FDCAN module */
    if (HAL_FDCAN_Start(hfdcan) != HAL_OK)
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f002 fef3 	bl	8003e4a <HAL_FDCAN_Start>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <FDCAN_Config+0xea>
    {
        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e000      	b.n	8001070 <FDCAN_Config+0xec>
    }
    
    return HAL_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3720      	adds	r7, #32
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40006400 	.word	0x40006400
 800107c:	40006800 	.word	0x40006800

08001080 <HAL_FDCAN_RxFifo0Callback>:
/** @brief FDCAN Rx FIFO 0 callback
 * @param hfdcan pointer to FDCAN handle
 * @param RxFifo0ITs Active Rx FIFO 0 interrupts
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b09c      	sub	sp, #112	@ 0x70
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	d025      	beq.n	80010e0 <HAL_FDCAN_RxFifo0Callback+0x60>
    {
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64];
        
        /* Retrieve Rx message from FIFO 0 */
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8001094:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001098:	f107 0208 	add.w	r2, r7, #8
 800109c:	2140      	movs	r1, #64	@ 0x40
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f002 ff40 	bl	8003f24 <HAL_FDCAN_GetRxMessage>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d11a      	bne.n	80010e0 <HAL_FDCAN_RxFifo0Callback+0x60>
        {
            /* Determine source and process accordingly */
            if (hfdcan->Instance == FDCAN1)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a0e      	ldr	r2, [pc, #56]	@ (80010e8 <HAL_FDCAN_RxFifo0Callback+0x68>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d108      	bne.n	80010c6 <HAL_FDCAN_RxFifo0Callback+0x46>
            {
                /* Messages from slave boards (voltage/temperature data) */
                SystemMonitor_HandleRxCAN1(&RxHeader, RxData);
 80010b4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80010b8:	f107 0308 	add.w	r3, r7, #8
 80010bc:	4611      	mov	r1, r2
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fd14 	bl	8001aec <SystemMonitor_HandleRxCAN1>
                /* Messages from ECU (DISCHARGE mode) or Charger (CHARGE mode) */
                SystemMonitor_HandleRxCAN2(&RxHeader, RxData);
            }
        }
    }
}
 80010c4:	e00c      	b.n	80010e0 <HAL_FDCAN_RxFifo0Callback+0x60>
            else if (hfdcan->Instance == FDCAN2)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a08      	ldr	r2, [pc, #32]	@ (80010ec <HAL_FDCAN_RxFifo0Callback+0x6c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d107      	bne.n	80010e0 <HAL_FDCAN_RxFifo0Callback+0x60>
                SystemMonitor_HandleRxCAN2(&RxHeader, RxData);
 80010d0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80010d4:	f107 0308 	add.w	r3, r7, #8
 80010d8:	4611      	mov	r1, r2
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fd48 	bl	8001b70 <SystemMonitor_HandleRxCAN2>
}
 80010e0:	bf00      	nop
 80010e2:	3770      	adds	r7, #112	@ 0x70
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40006400 	.word	0x40006400
 80010ec:	40006800 	.word	0x40006800

080010f0 <FDCAN1_Config_And_Start>:
/**
 * @brief Initialize FDCAN1 with filtering and interrupts
 * @note Call this after MX_FDCAN1_Init() in main.c
 */
void FDCAN1_Config_And_Start(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    if (FDCAN_Config(&hfdcan1) != HAL_OK)
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <FDCAN1_Config_And_Start+0x18>)
 80010f6:	f7ff ff45 	bl	8000f84 <FDCAN_Config>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <FDCAN1_Config_And_Start+0x14>
    {
        Error_Handler();
 8001100:	f000 fade 	bl	80016c0 <Error_Handler>
    }
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	200000b0 	.word	0x200000b0

0800110c <FDCAN2_Config_And_Start>:
/**
 * @brief Initialize FDCAN2 with filtering and interrupts
 * @note Call this after MX_FDCAN2_Init() in main.c
 */
void FDCAN2_Config_And_Start(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
    if (FDCAN_Config(&hfdcan2) != HAL_OK)
 8001110:	4804      	ldr	r0, [pc, #16]	@ (8001124 <FDCAN2_Config_And_Start+0x18>)
 8001112:	f7ff ff37 	bl	8000f84 <FDCAN_Config>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <FDCAN2_Config_And_Start+0x14>
    {
        Error_Handler();
 800111c:	f000 fad0 	bl	80016c0 <Error_Handler>
    }
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000114 	.word	0x20000114

08001128 <CAN_Transmit>:
 * @param data Pointer to data buffer
 * @param dataLen Length of data (0-8 bytes for Classic CAN)
 * @retval HAL status
 */
HAL_StatusTypeDef CAN_Transmit(uint32_t canId, uint8_t *data, uint8_t dataLen)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08e      	sub	sp, #56	@ 0x38
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	4613      	mov	r3, r2
 8001134:	71fb      	strb	r3, [r7, #7]
    FDCAN_TxHeaderTypeDef TxHeader;
    
    /* Prepare Tx Header */
    TxHeader.Identifier = canId;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	617b      	str	r3, [r7, #20]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    TxHeader.DataLength = FDCAN_DLC_BYTES_8;  /* Always send 8 bytes for consistency */
 8001142:	2308      	movs	r3, #8
 8001144:	623b      	str	r3, [r7, #32]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001146:	2300      	movs	r3, #0
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800114a:	2300      	movs	r3, #0
 800114c:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800114e:	2300      	movs	r3, #0
 8001150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001152:	2300      	movs	r3, #0
 8001154:	633b      	str	r3, [r7, #48]	@ 0x30
    TxHeader.MessageMarker = 0;
 8001156:	2300      	movs	r3, #0
 8001158:	637b      	str	r3, [r7, #52]	@ 0x34
    
    /* Add message to Tx FIFO */
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, data) != HAL_OK)
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	4619      	mov	r1, r3
 8001162:	4806      	ldr	r0, [pc, #24]	@ (800117c <CAN_Transmit+0x54>)
 8001164:	f002 fe99 	bl	8003e9a <HAL_FDCAN_AddMessageToTxFifoQ>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <CAN_Transmit+0x4a>
    {
        return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <CAN_Transmit+0x4c>
    }
    
    return HAL_OK;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3738      	adds	r7, #56	@ 0x38
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200000b0 	.word	0x200000b0

08001180 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <MX_GPIO_Init+0xfc>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	4a38      	ldr	r2, [pc, #224]	@ (800127c <MX_GPIO_Init+0xfc>)
 800119c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a2:	4b36      	ldr	r3, [pc, #216]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011aa:	613b      	str	r3, [r7, #16]
 80011ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b33      	ldr	r3, [pc, #204]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	4a32      	ldr	r2, [pc, #200]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ba:	4b30      	ldr	r3, [pc, #192]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b2d      	ldr	r3, [pc, #180]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a2c      	ldr	r2, [pc, #176]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011de:	4b27      	ldr	r3, [pc, #156]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a26      	ldr	r2, [pc, #152]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b24      	ldr	r3, [pc, #144]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_GPIO_Port, NRST_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011fc:	4820      	ldr	r0, [pc, #128]	@ (8001280 <MX_GPIO_Init+0x100>)
 80011fe:	f003 fca7 	bl	8004b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RLED_GPIO_Port, RLED_Pin, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120c:	f003 fca0 	bl	8004b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AMS_STATUS_Pin|CHARGER_ENABLE_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2130      	movs	r1, #48	@ 0x30
 8001214:	481b      	ldr	r0, [pc, #108]	@ (8001284 <MX_GPIO_Init+0x104>)
 8001216:	f003 fc9b 	bl	8004b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 800121a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	4813      	ldr	r0, [pc, #76]	@ (8001280 <MX_GPIO_Init+0x100>)
 8001234:	f003 fae8 	bl	8004808 <HAL_GPIO_Init>

  /*Configure GPIO pin : RLED_Pin */
  GPIO_InitStruct.Pin = RLED_Pin;
 8001238:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2301      	movs	r3, #1
 8001240:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RLED_GPIO_Port, &GPIO_InitStruct);
 800124a:	f107 0314 	add.w	r3, r7, #20
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001254:	f003 fad8 	bl	8004808 <HAL_GPIO_Init>

  /*Configure GPIO pins : AMS_STATUS_Pin CHARGER_ENABLE_Pin */
  GPIO_InitStruct.Pin = AMS_STATUS_Pin|CHARGER_ENABLE_Pin;
 8001258:	2330      	movs	r3, #48	@ 0x30
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4805      	ldr	r0, [pc, #20]	@ (8001284 <MX_GPIO_Init+0x104>)
 8001270:	f003 faca 	bl	8004808 <HAL_GPIO_Init>

}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	@ 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000
 8001280:	48001800 	.word	0x48001800
 8001284:	48000400 	.word	0x48000400

08001288 <CheckChargerConnection>:

}
/**
 * @brief Check charger connection and set system mode accordingly
 */
void CheckChargerConnection(void){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
    GPIO_PinState chargerConnected = HAL_GPIO_ReadPin(CHARGER_DETECT_PORT, CHARGER_DETECT_PIN);
 800128e:	2120      	movs	r1, #32
 8001290:	480d      	ldr	r0, [pc, #52]	@ (80012c8 <CheckChargerConnection+0x40>)
 8001292:	f003 fc45 	bl	8004b20 <HAL_GPIO_ReadPin>
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
    
    if (chargerConnected == GPIO_PIN_SET){
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d107      	bne.n	80012b0 <CheckChargerConnection+0x28>
        // Charger is connected - switch to CHARGE mode
        if (values.mode != CHARGE){
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <CheckChargerConnection+0x44>)
 80012a2:	7e5b      	ldrb	r3, [r3, #25]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00a      	beq.n	80012be <CheckChargerConnection+0x36>
            setSystemMode(CHARGE);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f000 fbc3 	bl	8001a34 <setSystemMode>
        // Charger is disconnected - switch to DISCHARGE mode
        if (values.mode != DISCHARGE){
            setSystemMode(DISCHARGE);
        }
    }
}
 80012ae:	e006      	b.n	80012be <CheckChargerConnection+0x36>
        if (values.mode != DISCHARGE){
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <CheckChargerConnection+0x44>)
 80012b2:	7e5b      	ldrb	r3, [r3, #25]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d002      	beq.n	80012be <CheckChargerConnection+0x36>
            setSystemMode(DISCHARGE);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f000 fbbb 	bl	8001a34 <setSystemMode>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	48000400 	.word	0x48000400
 80012cc:	200002ac 	.word	0x200002ac

080012d0 <UpdateAMSStatus>:

/**
 * @brief Update AMS status output pin based on SDC status
 */
void UpdateAMSStatus(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    if (values.SDCstatus == true){
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <UpdateAMSStatus+0x28>)
 80012d6:	7e1b      	ldrb	r3, [r3, #24]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <UpdateAMSStatus+0x18>
        HAL_GPIO_WritePin(AMS_STATUS_PORT, AMS_STATUS_PIN, GPIO_PIN_SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2110      	movs	r1, #16
 80012e0:	4806      	ldr	r0, [pc, #24]	@ (80012fc <UpdateAMSStatus+0x2c>)
 80012e2:	f003 fc35 	bl	8004b50 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(AMS_STATUS_PORT, AMS_STATUS_PIN, GPIO_PIN_RESET);
    }
}
 80012e6:	e004      	b.n	80012f2 <UpdateAMSStatus+0x22>
        HAL_GPIO_WritePin(AMS_STATUS_PORT, AMS_STATUS_PIN, GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2110      	movs	r1, #16
 80012ec:	4803      	ldr	r0, [pc, #12]	@ (80012fc <UpdateAMSStatus+0x2c>)
 80012ee:	f003 fc2f 	bl	8004b50 <HAL_GPIO_WritePin>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200002ac 	.word	0x200002ac
 80012fc:	48000400 	.word	0x48000400

08001300 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001304:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001306:	4a1c      	ldr	r2, [pc, #112]	@ (8001378 <MX_I2C3_Init+0x78>)
 8001308:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_I2C3_Init+0x74>)
 800130c:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <MX_I2C3_Init+0x7c>)
 800130e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001310:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001318:	2201      	movs	r2, #1
 800131a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <MX_I2C3_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <MX_I2C3_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800133a:	480e      	ldr	r0, [pc, #56]	@ (8001374 <MX_I2C3_Init+0x74>)
 800133c:	f003 fc20 	bl	8004b80 <HAL_I2C_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001346:	f000 f9bb 	bl	80016c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800134a:	2100      	movs	r1, #0
 800134c:	4809      	ldr	r0, [pc, #36]	@ (8001374 <MX_I2C3_Init+0x74>)
 800134e:	f004 f83b 	bl	80053c8 <HAL_I2CEx_ConfigAnalogFilter>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001358:	f000 f9b2 	bl	80016c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800135c:	2100      	movs	r1, #0
 800135e:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_I2C3_Init+0x74>)
 8001360:	f004 f87d 	bl	800545e <HAL_I2CEx_ConfigDigitalFilter>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800136a:	f000 f9a9 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000017c 	.word	0x2000017c
 8001378:	40007800 	.word	0x40007800
 800137c:	00503d58 	.word	0x00503d58

08001380 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b09e      	sub	sp, #120	@ 0x78
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	2254      	movs	r2, #84	@ 0x54
 800139e:	2100      	movs	r1, #0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f005 f93d 	bl	8006620 <memset>
  if(i2cHandle->Instance==I2C3)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001428 <HAL_I2C_MspInit+0xa8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d137      	bne.n	8001420 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80013b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013b4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	4618      	mov	r0, r3
 80013c0:	f004 fee0 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80013ca:	f000 f979 	bl	80016c0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ce:	4b17      	ldr	r3, [pc, #92]	@ (800142c <HAL_I2C_MspInit+0xac>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d2:	4a16      	ldr	r2, [pc, #88]	@ (800142c <HAL_I2C_MspInit+0xac>)
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013da:	4b14      	ldr	r3, [pc, #80]	@ (800142c <HAL_I2C_MspInit+0xac>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ec:	2312      	movs	r3, #18
 80013ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80013f8:	2308      	movs	r3, #8
 80013fa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001400:	4619      	mov	r1, r3
 8001402:	480b      	ldr	r0, [pc, #44]	@ (8001430 <HAL_I2C_MspInit+0xb0>)
 8001404:	f003 fa00 	bl	8004808 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001408:	4b08      	ldr	r3, [pc, #32]	@ (800142c <HAL_I2C_MspInit+0xac>)
 800140a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800140c:	4a07      	ldr	r2, [pc, #28]	@ (800142c <HAL_I2C_MspInit+0xac>)
 800140e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001412:	6593      	str	r3, [r2, #88]	@ 0x58
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <HAL_I2C_MspInit+0xac>)
 8001416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001418:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001420:	bf00      	nop
 8001422:	3778      	adds	r7, #120	@ 0x78
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40007800 	.word	0x40007800
 800142c:	40021000 	.word	0x40021000
 8001430:	48000800 	.word	0x48000800

08001434 <I2C_Read>:
    /* Implement I2C write operation here */
  return HAL_I2C_Mem_Write(&hi2c3, DevAddress, regAddr, I2C_MEMADD_SIZE_8BIT, data, size, I2C_TIMEOUT_MS);
}

HAL_StatusTypeDef I2C_Read(uint16_t DevAddress,uint8_t regAddr, uint8_t *data, uint16_t size)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b088      	sub	sp, #32
 8001438:	af04      	add	r7, sp, #16
 800143a:	60ba      	str	r2, [r7, #8]
 800143c:	461a      	mov	r2, r3
 800143e:	4603      	mov	r3, r0
 8001440:	81fb      	strh	r3, [r7, #14]
 8001442:	460b      	mov	r3, r1
 8001444:	737b      	strb	r3, [r7, #13]
 8001446:	4613      	mov	r3, r2
 8001448:	80fb      	strh	r3, [r7, #6]
    /* Implement I2C read operation here */
  return HAL_I2C_Mem_Read(&hi2c3, DevAddress, regAddr, I2C_MEMADD_SIZE_8BIT, data, size, I2C_TIMEOUT_MS);
 800144a:	7b7b      	ldrb	r3, [r7, #13]
 800144c:	b29a      	uxth	r2, r3
 800144e:	89f9      	ldrh	r1, [r7, #14]
 8001450:	230a      	movs	r3, #10
 8001452:	9302      	str	r3, [sp, #8]
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	9301      	str	r3, [sp, #4]
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	2301      	movs	r3, #1
 800145e:	4804      	ldr	r0, [pc, #16]	@ (8001470 <I2C_Read+0x3c>)
 8001460:	f003 fc2a 	bl	8004cb8 <HAL_I2C_Mem_Read>
 8001464:	4603      	mov	r3, r0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	2000017c 	.word	0x2000017c

08001474 <LM75B_ConvertTemp>:

float LM75B_ConvertTemp(uint8_t msb, uint8_t lsb)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	460a      	mov	r2, r1
 800147e:	71fb      	strb	r3, [r7, #7]
 8001480:	4613      	mov	r3, r2
 8001482:	71bb      	strb	r3, [r7, #6]
    int16_t temp_raw = ((int16_t)msb << 8) | lsb; // combine bytes
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	b21b      	sxth	r3, r3
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	b21a      	sxth	r2, r3
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	81fb      	strh	r3, [r7, #14]
    temp_raw >>= 7;  // shift to get 9-bit signed value (bit 7 = 0.5C)
 8001494:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001498:	11db      	asrs	r3, r3, #7
 800149a:	81fb      	strh	r3, [r7, #14]
    
    float temperature = temp_raw * 0.5f;  // each LSB = 0.5C
 800149c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80014ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b0:	edc7 7a02 	vstr	s15, [r7, #8]
    return temperature;
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	ee07 3a90 	vmov	s15, r3
}
 80014ba:	eeb0 0a67 	vmov.f32	s0, s15
 80014be:	3714      	adds	r7, #20
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <I2C3_SensorRead>:


float I2C3_SensorRead(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
    uint8_t sensorData[2];
  if (I2C_Read((LM75B_I2C_ADDR_7BIT << 1), 0x00, sensorData, 2) == HAL_OK) // 0x00 is temp register
 80014ce:	1d3a      	adds	r2, r7, #4
 80014d0:	2302      	movs	r3, #2
 80014d2:	2100      	movs	r1, #0
 80014d4:	209e      	movs	r0, #158	@ 0x9e
 80014d6:	f7ff ffad 	bl	8001434 <I2C_Read>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d108      	bne.n	80014f2 <I2C3_SensorRead+0x2a>
    {
        return LM75B_ConvertTemp(sensorData[0], sensorData[1]);
 80014e0:	793b      	ldrb	r3, [r7, #4]
 80014e2:	797a      	ldrb	r2, [r7, #5]
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff ffc4 	bl	8001474 <LM75B_ConvertTemp>
 80014ec:	eef0 7a40 	vmov.f32	s15, s0
 80014f0:	e001      	b.n	80014f6 <I2C3_SensorRead+0x2e>
    }
  return 0.0f;
 80014f2:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8001500 <I2C3_SensorRead+0x38>
}
 80014f6:	eeb0 0a67 	vmov.f32	s0, s15
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	00000000 	.word	0x00000000

08001504 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001508:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 800150a:	4a13      	ldr	r2, [pc, #76]	@ (8001558 <MX_LPTIM1_Init+0x54>)
 800150c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001514:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 800151c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001520:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001522:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001528:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800152e:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001530:	2200      	movs	r2, #0
 8001532:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001534:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001540:	4804      	ldr	r0, [pc, #16]	@ (8001554 <MX_LPTIM1_Init+0x50>)
 8001542:	f003 ffd9 	bl	80054f8 <HAL_LPTIM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 800154c:	f000 f8b8 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200001d0 	.word	0x200001d0
 8001558:	40007c00 	.word	0x40007c00

0800155c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b098      	sub	sp, #96	@ 0x60
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2254      	movs	r2, #84	@ 0x54
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f005 f857 	bl	8006620 <memset>
  if(lptimHandle->Instance==LPTIM1)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a11      	ldr	r2, [pc, #68]	@ (80015bc <HAL_LPTIM_MspInit+0x60>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d11a      	bne.n	80015b2 <HAL_LPTIM_MspInit+0x56>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800157c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001580:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8001582:	2300      	movs	r3, #0
 8001584:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001586:	f107 030c 	add.w	r3, r7, #12
 800158a:	4618      	mov	r0, r3
 800158c:	f004 fdfa 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8001596:	f000 f893 	bl	80016c0 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800159a:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <HAL_LPTIM_MspInit+0x64>)
 800159c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800159e:	4a08      	ldr	r2, [pc, #32]	@ (80015c0 <HAL_LPTIM_MspInit+0x64>)
 80015a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80015a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015a6:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <HAL_LPTIM_MspInit+0x64>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80015b2:	bf00      	nop
 80015b4:	3760      	adds	r7, #96	@ 0x60
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40007c00 	.word	0x40007c00
 80015c0:	40021000 	.word	0x40021000

080015c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c8:	f000 fc85 	bl	8001ed6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015cc:	f000 f838 	bl	8001640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015d0:	f7ff fdd6 	bl	8001180 <MX_GPIO_Init>
  MX_ADC2_Init();
 80015d4:	f7ff fa16 	bl	8000a04 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 80015d8:	f7ff fb98 	bl	8000d0c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80015dc:	f7ff fbdc 	bl	8000d98 <MX_FDCAN2_Init>
  MX_I2C3_Init();
 80015e0:	f7ff fe8e 	bl	8001300 <MX_I2C3_Init>
  MX_LPTIM1_Init();
 80015e4:	f7ff ff8e 	bl	8001504 <MX_LPTIM1_Init>
//  MX_WWDG_Init();

  SystemMonitor_Init();
 80015e8:	f000 f9c8 	bl	800197c <SystemMonitor_Init>
  Diagnostics_Init();
 80015ec:	f7ff fb7f 	bl	8000cee <Diagnostics_Init>

  /* Initialize and configure FDCAN1 */
  MX_FDCAN1_Init();
 80015f0:	f7ff fb8c 	bl	8000d0c <MX_FDCAN1_Init>
  FDCAN1_Config_And_Start();
 80015f4:	f7ff fd7c 	bl	80010f0 <FDCAN1_Config_And_Start>

  /* Initialize and configure FDCAN2 (if using both) */
  MX_FDCAN2_Init();
 80015f8:	f7ff fbce 	bl	8000d98 <MX_FDCAN2_Init>
  FDCAN2_Config_And_Start();
 80015fc:	f7ff fd86 	bl	800110c <FDCAN2_Config_And_Start>

  CheckChargerConnection(); // set mode for AMS - should not change during one power cycle
 8001600:	f7ff fe42 	bl	8001288 <CheckChargerConnection>

  Scheduler_Init();
 8001604:	f000 f862 	bl	80016cc <Scheduler_Init>

  Scheduler_AddTask(ADC2_GetTSCurrentTask, 20);         // 20ms
 8001608:	2114      	movs	r1, #20
 800160a:	4809      	ldr	r0, [pc, #36]	@ (8001630 <main+0x6c>)
 800160c:	f000 f894 	bl	8001738 <Scheduler_AddTask>
  Scheduler_AddTask(SystemMonitor_Update, 100);         // 100ms 
 8001610:	2164      	movs	r1, #100	@ 0x64
 8001612:	4808      	ldr	r0, [pc, #32]	@ (8001634 <main+0x70>)
 8001614:	f000 f890 	bl	8001738 <Scheduler_AddTask>
  Scheduler_AddTask(UpdateAMSStatus, 100);              // 100ms 
 8001618:	2164      	movs	r1, #100	@ 0x64
 800161a:	4807      	ldr	r0, [pc, #28]	@ (8001638 <main+0x74>)
 800161c:	f000 f88c 	bl	8001738 <Scheduler_AddTask>
  Scheduler_AddTask(Diagnostics_PerformCheck, 1000);    // 1000ms 
 8001620:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001624:	4805      	ldr	r0, [pc, #20]	@ (800163c <main+0x78>)
 8001626:	f000 f887 	bl	8001738 <Scheduler_AddTask>


  while (1){
    Scheduler_RunTasks();
 800162a:	f000 f8c1 	bl	80017b0 <Scheduler_RunTasks>
 800162e:	e7fc      	b.n	800162a <main+0x66>
 8001630:	08000cd9 	.word	0x08000cd9
 8001634:	08001a55 	.word	0x08001a55
 8001638:	080012d1 	.word	0x080012d1
 800163c:	08000cfd 	.word	0x08000cfd

08001640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b094      	sub	sp, #80	@ 0x50
 8001644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001646:	f107 0318 	add.w	r3, r7, #24
 800164a:	2238      	movs	r2, #56	@ 0x38
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f004 ffe6 	bl	8006620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
 8001660:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001662:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001666:	f003 ffe3 	bl	8005630 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800166a:	2302      	movs	r3, #2
 800166c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800166e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001674:	2340      	movs	r3, #64	@ 0x40
 8001676:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001678:	2300      	movs	r3, #0
 800167a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800167c:	f107 0318 	add.w	r3, r7, #24
 8001680:	4618      	mov	r0, r3
 8001682:	f004 f889 	bl	8005798 <HAL_RCC_OscConfig>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800168c:	f000 f818 	bl	80016c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001690:	230f      	movs	r3, #15
 8001692:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001694:	2301      	movs	r3, #1
 8001696:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800169c:	2300      	movs	r3, #0
 800169e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fb87 	bl	8005dbc <HAL_RCC_ClockConfig>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80016b4:	f000 f804 	bl	80016c0 <Error_Handler>
  }
}
 80016b8:	bf00      	nop
 80016ba:	3750      	adds	r7, #80	@ 0x50
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c4:	b672      	cpsid	i
}
 80016c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <Error_Handler+0x8>

080016cc <Scheduler_Init>:
static Task_t tasks[MAX_TASKS];
static uint8_t taskCount = 0;

/* Initialize the scheduler */
void Scheduler_Init(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
    taskCount = 0;
 80016d2:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <Scheduler_Init+0x64>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MAX_TASKS; i++) {
 80016d8:	2300      	movs	r3, #0
 80016da:	71fb      	strb	r3, [r7, #7]
 80016dc:	e01d      	b.n	800171a <Scheduler_Init+0x4e>
        tasks[i].function = NULL;
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	4a14      	ldr	r2, [pc, #80]	@ (8001734 <Scheduler_Init+0x68>)
 80016e2:	011b      	lsls	r3, r3, #4
 80016e4:	4413      	add	r3, r2
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
        tasks[i].period = 0;
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4a11      	ldr	r2, [pc, #68]	@ (8001734 <Scheduler_Init+0x68>)
 80016ee:	011b      	lsls	r3, r3, #4
 80016f0:	4413      	add	r3, r2
 80016f2:	3304      	adds	r3, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
        tasks[i].lastRunTime = 0;
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001734 <Scheduler_Init+0x68>)
 80016fc:	011b      	lsls	r3, r3, #4
 80016fe:	4413      	add	r3, r2
 8001700:	3308      	adds	r3, #8
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
        tasks[i].isEnabled = 0;
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <Scheduler_Init+0x68>)
 800170a:	011b      	lsls	r3, r3, #4
 800170c:	4413      	add	r3, r2
 800170e:	330c      	adds	r3, #12
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MAX_TASKS; i++) {
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	3301      	adds	r3, #1
 8001718:	71fb      	strb	r3, [r7, #7]
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	2b09      	cmp	r3, #9
 800171e:	d9de      	bls.n	80016de <Scheduler_Init+0x12>
    }
}
 8001720:	bf00      	nop
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	200002a8 	.word	0x200002a8
 8001734:	20000208 	.word	0x20000208

08001738 <Scheduler_AddTask>:

/* Add a task to the scheduler */
void Scheduler_AddTask(TaskFunction_t function, uint32_t period)
{
 8001738:	b590      	push	{r4, r7, lr}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
    if (taskCount < MAX_TASKS && function != NULL) {
 8001742:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b09      	cmp	r3, #9
 8001748:	d82a      	bhi.n	80017a0 <Scheduler_AddTask+0x68>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d027      	beq.n	80017a0 <Scheduler_AddTask+0x68>
        tasks[taskCount].function = function;
 8001750:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <Scheduler_AddTask+0x74>)
 8001756:	011b      	lsls	r3, r3, #4
 8001758:	4413      	add	r3, r2
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	601a      	str	r2, [r3, #0]
        tasks[taskCount].period = period;
 800175e:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <Scheduler_AddTask+0x74>)
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	4413      	add	r3, r2
 8001768:	3304      	adds	r3, #4
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	601a      	str	r2, [r3, #0]
        tasks[taskCount].lastRunTime = HAL_GetTick();
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461c      	mov	r4, r3
 8001774:	f000 fc14 	bl	8001fa0 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	490c      	ldr	r1, [pc, #48]	@ (80017ac <Scheduler_AddTask+0x74>)
 800177c:	0123      	lsls	r3, r4, #4
 800177e:	440b      	add	r3, r1
 8001780:	3308      	adds	r3, #8
 8001782:	601a      	str	r2, [r3, #0]
        tasks[taskCount].isEnabled = 1;
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4a08      	ldr	r2, [pc, #32]	@ (80017ac <Scheduler_AddTask+0x74>)
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	4413      	add	r3, r2
 800178e:	330c      	adds	r3, #12
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
        taskCount++;
 8001794:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <Scheduler_AddTask+0x70>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	3301      	adds	r3, #1
 800179a:	b2da      	uxtb	r2, r3
 800179c:	4b02      	ldr	r3, [pc, #8]	@ (80017a8 <Scheduler_AddTask+0x70>)
 800179e:	701a      	strb	r2, [r3, #0]
    }
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd90      	pop	{r4, r7, pc}
 80017a8:	200002a8 	.word	0x200002a8
 80017ac:	20000208 	.word	0x20000208

080017b0 <Scheduler_RunTasks>:

/* Run scheduled tasks */
void Scheduler_RunTasks(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
    uint32_t currentTime = HAL_GetTick();
 80017b6:	f000 fbf3 	bl	8001fa0 <HAL_GetTick>
 80017ba:	6038      	str	r0, [r7, #0]
    
    for (uint8_t i = 0; i < taskCount; i++) {
 80017bc:	2300      	movs	r3, #0
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	e02e      	b.n	8001820 <Scheduler_RunTasks+0x70>
        if (tasks[i].isEnabled && tasks[i].function != NULL) {
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001834 <Scheduler_RunTasks+0x84>)
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	4413      	add	r3, r2
 80017ca:	330c      	adds	r3, #12
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d023      	beq.n	800181a <Scheduler_RunTasks+0x6a>
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	4a17      	ldr	r2, [pc, #92]	@ (8001834 <Scheduler_RunTasks+0x84>)
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	4413      	add	r3, r2
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d01c      	beq.n	800181a <Scheduler_RunTasks+0x6a>
            if ((currentTime - tasks[i].lastRunTime) >= tasks[i].period) {
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	4a14      	ldr	r2, [pc, #80]	@ (8001834 <Scheduler_RunTasks+0x84>)
 80017e4:	011b      	lsls	r3, r3, #4
 80017e6:	4413      	add	r3, r2
 80017e8:	3308      	adds	r3, #8
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	1ad2      	subs	r2, r2, r3
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4910      	ldr	r1, [pc, #64]	@ (8001834 <Scheduler_RunTasks+0x84>)
 80017f4:	011b      	lsls	r3, r3, #4
 80017f6:	440b      	add	r3, r1
 80017f8:	3304      	adds	r3, #4
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d30c      	bcc.n	800181a <Scheduler_RunTasks+0x6a>
                tasks[i].function();
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4a0c      	ldr	r2, [pc, #48]	@ (8001834 <Scheduler_RunTasks+0x84>)
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	4413      	add	r3, r2
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4798      	blx	r3
                tasks[i].lastRunTime = currentTime;
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <Scheduler_RunTasks+0x84>)
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	4413      	add	r3, r2
 8001814:	3308      	adds	r3, #8
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < taskCount; i++) {
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	3301      	adds	r3, #1
 800181e:	71fb      	strb	r3, [r7, #7]
 8001820:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <Scheduler_RunTasks+0x88>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	79fa      	ldrb	r2, [r7, #7]
 8001826:	429a      	cmp	r2, r3
 8001828:	d3cb      	bcc.n	80017c2 <Scheduler_RunTasks+0x12>
            }
        }
    }
 800182a:	bf00      	nop
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000208 	.word	0x20000208
 8001838:	200002a8 	.word	0x200002a8

0800183c <CalculateSOC>:
 * {https://www.renesas.com/en/document/apn/coulomb-counting-and-state-charge-estimation-featuring-raa489206isl94216a-bfe}
*/

//TODO: Implement SOC and SOH functions
uint32_t CalculateSOC(SystemMonitorValues_t *systemValues, uint32_t *time)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
    //Placeholder implementation - return 100% SOC for now
    return 0;
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <CalculateSOH>:

uint16_t CalculateSOH(SystemMonitorValues_t *systemValues)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
    // Placeholder implementation - return 100% SOH for now
    return 1000; // 100.0% in tenths of percent
 800185c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <HAL_MspInit+0x44>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001876:	4a0e      	ldr	r2, [pc, #56]	@ (80018b0 <HAL_MspInit+0x44>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6613      	str	r3, [r2, #96]	@ 0x60
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <HAL_MspInit+0x44>)
 8001880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_MspInit+0x44>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <HAL_MspInit+0x44>)
 8001890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001894:	6593      	str	r3, [r2, #88]	@ 0x58
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_MspInit+0x44>)
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018a2:	f003 ff69 	bl	8005778 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000

080018b4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80018b8:	4802      	ldr	r0, [pc, #8]	@ (80018c4 <FDCAN1_IT0_IRQHandler+0x10>)
 80018ba:	f002 fd21 	bl	8004300 <HAL_FDCAN_IRQHandler>
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200000b0 	.word	0x200000b0

080018c8 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80018cc:	4802      	ldr	r0, [pc, #8]	@ (80018d8 <FDCAN1_IT1_IRQHandler+0x10>)
 80018ce:	f002 fd17 	bl	8004300 <HAL_FDCAN_IRQHandler>
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200000b0 	.word	0x200000b0

080018dc <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80018e0:	4802      	ldr	r0, [pc, #8]	@ (80018ec <FDCAN2_IT0_IRQHandler+0x10>)
 80018e2:	f002 fd0d 	bl	8004300 <HAL_FDCAN_IRQHandler>
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000114 	.word	0x20000114

080018f0 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80018f4:	4802      	ldr	r0, [pc, #8]	@ (8001900 <FDCAN2_IT1_IRQHandler+0x10>)
 80018f6:	f002 fd03 	bl	8004300 <HAL_FDCAN_IRQHandler>
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000114 	.word	0x20000114

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <NMI_Handler+0x4>

0800190c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <HardFault_Handler+0x4>

08001914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <MemManage_Handler+0x4>

0800191c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <BusFault_Handler+0x4>

08001924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <UsageFault_Handler+0x4>

0800192c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800195a:	f000 fb0f 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}

08001962 <SystemMonitor_CurrentFaultDetection>:
static SystemVoltageValues_t voltageValues;
static SystemState_t currentState = SYSTEM_STATE_NORMAL;
static BatteryTopology_t batteryTopology;

static void SystemMonitor_CurrentFaultDetection(TSCurrentConverted_t current)
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	463b      	mov	r3, r7
 800196a:	e883 0003 	stmia.w	r3, {r0, r1}
    (void)current;
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
	...

0800197c <SystemMonitor_Init>:

void SystemMonitor_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
    // Initialise system monitor values
    values.packVoltage = 0.0f;
 8001980:	4b22      	ldr	r3, [pc, #136]	@ (8001a0c <SystemMonitor_Init+0x90>)
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
    values.packCurrent = 0.0f;
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <SystemMonitor_Init+0x90>)
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	605a      	str	r2, [r3, #4]
    values.packPower = 0.0f;
 8001990:	4b1e      	ldr	r3, [pc, #120]	@ (8001a0c <SystemMonitor_Init+0x90>)
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
    values.packSOC = 100.0f;
 8001998:	4b1c      	ldr	r3, [pc, #112]	@ (8001a0c <SystemMonitor_Init+0x90>)
 800199a:	4a1d      	ldr	r2, [pc, #116]	@ (8001a10 <SystemMonitor_Init+0x94>)
 800199c:	60da      	str	r2, [r3, #12]
    values.packSOH = 100.0f;
 800199e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a0c <SystemMonitor_Init+0x90>)
 80019a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a10 <SystemMonitor_Init+0x94>)
 80019a2:	611a      	str	r2, [r3, #16]
    values.boardTemp = 25.0f;
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <SystemMonitor_Init+0x90>)
 80019a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a14 <SystemMonitor_Init+0x98>)
 80019a8:	615a      	str	r2, [r3, #20]
    values.SDCstatus = true;
 80019aa:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <SystemMonitor_Init+0x90>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	761a      	strb	r2, [r3, #24]
    values.lastRxTime = 0;
 80019b0:	4b16      	ldr	r3, [pc, #88]	@ (8001a0c <SystemMonitor_Init+0x90>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
    values.mode = DISCHARGE;
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <SystemMonitor_Init+0x90>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	765a      	strb	r2, [r3, #25]

    // Initialise battery topology
    batteryTopology.cellsInParallel = ACCU_PARALLEL;
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019be:	2209      	movs	r2, #9
 80019c0:	601a      	str	r2, [r3, #0]
    batteryTopology.cellsInSeries = ACCU_SERIES;
 80019c2:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019c4:	223c      	movs	r2, #60	@ 0x3c
 80019c6:	605a      	str	r2, [r3, #4]
    batteryTopology.modulesPerSegment = NOOFVOLTAGETAPS;
 80019c8:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019ca:	220d      	movs	r2, #13
 80019cc:	609a      	str	r2, [r3, #8]
    batteryTopology.numberOfSegments = NOOFSEGMENTS;
 80019ce:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019d0:	2204      	movs	r2, #4
 80019d2:	60da      	str	r2, [r3, #12]
    batteryTopology.totalPackVoltage = NOM_TRACTIVE_V;
 80019d4:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019d6:	4a11      	ldr	r2, [pc, #68]	@ (8001a1c <SystemMonitor_Init+0xa0>)
 80019d8:	611a      	str	r2, [r3, #16]
    batteryTopology.nominalCellVoltage = (float)NOM_TRACTIVE_V / (float)(ACCU_SERIES);
 80019da:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019dc:	4a10      	ldr	r2, [pc, #64]	@ (8001a20 <SystemMonitor_Init+0xa4>)
 80019de:	615a      	str	r2, [r3, #20]
    batteryTopology.totalCapacity = (float)TOTAL_PACK_CAPACITY_MAH / 1000.0f;
 80019e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019e2:	4a10      	ldr	r2, [pc, #64]	@ (8001a24 <SystemMonitor_Init+0xa8>)
 80019e4:	619a      	str	r2, [r3, #24]
    batteryTopology.totalCellCount = ACCU_SERIES * ACCU_PARALLEL;
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <SystemMonitor_Init+0x9c>)
 80019e8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80019ec:	61da      	str	r2, [r3, #28]
    
    currentState = SYSTEM_STATE_NORMAL;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <SystemMonitor_Init+0xac>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
    memset(&temperatureValues, 0, sizeof(temperatureValues));
 80019f4:	22e4      	movs	r2, #228	@ 0xe4
 80019f6:	2100      	movs	r1, #0
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <SystemMonitor_Init+0xb0>)
 80019fa:	f004 fe11 	bl	8006620 <memset>
    memset(&voltageValues, 0, sizeof(voltageValues));
 80019fe:	22d4      	movs	r2, #212	@ 0xd4
 8001a00:	2100      	movs	r1, #0
 8001a02:	480b      	ldr	r0, [pc, #44]	@ (8001a30 <SystemMonitor_Init+0xb4>)
 8001a04:	f004 fe0c 	bl	8006620 <memset>
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200002ac 	.word	0x200002ac
 8001a10:	42c80000 	.word	0x42c80000
 8001a14:	41c80000 	.word	0x41c80000
 8001a18:	20000488 	.word	0x20000488
 8001a1c:	4852f000 	.word	0x4852f000
 8001a20:	45610000 	.word	0x45610000
 8001a24:	41d80000 	.word	0x41d80000
 8001a28:	20000484 	.word	0x20000484
 8001a2c:	200002cc 	.word	0x200002cc
 8001a30:	200003b0 	.word	0x200003b0

08001a34 <setSystemMode>:

void setSystemMode(SystemMode_t mode){
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	71fb      	strb	r3, [r7, #7]
    values.mode = mode;
 8001a3e:	4a04      	ldr	r2, [pc, #16]	@ (8001a50 <setSystemMode+0x1c>)
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	7653      	strb	r3, [r2, #25]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	200002ac 	.word	0x200002ac

08001a54 <SystemMonitor_Update>:
// - pack power calculation
// - SOC
// - board temp from I2C sensor

void SystemMonitor_Update(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
    // PACK CURRENT
    TSCurrentConverted_t TScurrent = ADC2_GetTSCurrent();
 8001a5a:	f107 0308 	add.w	r3, r7, #8
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff f8f8 	bl	8000c54 <ADC2_GetTSCurrent>
    SystemMonitor_CurrentFaultDetection(TScurrent); 
 8001a64:	f107 0308 	add.w	r3, r7, #8
 8001a68:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a6c:	f7ff ff79 	bl	8001962 <SystemMonitor_CurrentFaultDetection>
    values.packCurrent = (float)TScurrent.ch1_current / 1000.0f; // Convert mA to A
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	ee07 3a90 	vmov	s15, r3
 8001a76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a7a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001adc <SystemMonitor_Update+0x88>
 8001a7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a82:	4b17      	ldr	r3, [pc, #92]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001a84:	edc3 7a01 	vstr	s15, [r3, #4]

    // PACK VOLTAGE
    SystemMonitor_CalculateTotalPackVoltage(&values.packVoltage, &voltageValues, &batteryTopology);
 8001a88:	4a16      	ldr	r2, [pc, #88]	@ (8001ae4 <SystemMonitor_Update+0x90>)
 8001a8a:	4917      	ldr	r1, [pc, #92]	@ (8001ae8 <SystemMonitor_Update+0x94>)
 8001a8c:	4814      	ldr	r0, [pc, #80]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001a8e:	f000 f95d 	bl	8001d4c <SystemMonitor_CalculateTotalPackVoltage>
    
    // PACK POWER
    values.packPower = values.packVoltage * values.packCurrent;
 8001a92:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001a94:	ed93 7a00 	vldr	s14, [r3]
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001a9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001aa4:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // TODO: Implement SOC & SOH calculation
    // STATE OF CHARGE (SOC) & STATE OF HEALTH (SOH)
    uint32_t now = HAL_GetTick();
 8001aa8:	f000 fa7a 	bl	8001fa0 <HAL_GetTick>
 8001aac:	4603      	mov	r3, r0
 8001aae:	607b      	str	r3, [r7, #4]
    CalculateSOC(&values, &now);
 8001ab0:	1d3b      	adds	r3, r7, #4
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480a      	ldr	r0, [pc, #40]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001ab6:	f7ff fec1 	bl	800183c <CalculateSOC>
    CalculateSOH(&values);
 8001aba:	4809      	ldr	r0, [pc, #36]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001abc:	f7ff feca 	bl	8001854 <CalculateSOH>

    // BOARD TEMPERATURE
    values.boardTemp = I2C3_SensorRead();
 8001ac0:	f7ff fd02 	bl	80014c8 <I2C3_SensorRead>
 8001ac4:	eef0 7a40 	vmov.f32	s15, s0
 8001ac8:	4b05      	ldr	r3, [pc, #20]	@ (8001ae0 <SystemMonitor_Update+0x8c>)
 8001aca:	edc3 7a05 	vstr	s15, [r3, #20]

    SystemMonitor_SendCAN();
 8001ace:	f000 f983 	bl	8001dd8 <SystemMonitor_SendCAN>
}
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	447a0000 	.word	0x447a0000
 8001ae0:	200002ac 	.word	0x200002ac
 8001ae4:	20000488 	.word	0x20000488
 8001ae8:	200003b0 	.word	0x200003b0

08001aec <SystemMonitor_HandleRxCAN1>:

void SystemMonitor_HandleRxCAN1(FDCAN_RxHeaderTypeDef *rxHeader, uint8_t *data)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
    if (rxHeader == NULL || data == NULL) return;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d030      	beq.n	8001b5e <SystemMonitor_HandleRxCAN1+0x72>
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d02d      	beq.n	8001b5e <SystemMonitor_HandleRxCAN1+0x72>

    switch (rxHeader->Identifier) {
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001b0a:	d803      	bhi.n	8001b14 <SystemMonitor_HandleRxCAN1+0x28>
 8001b0c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001b10:	d205      	bcs.n	8001b1e <SystemMonitor_HandleRxCAN1+0x32>
            SystemMonitor_UpdateTemperatureData(tempData);
            break;
        }

        default:
            break;
 8001b12:	e013      	b.n	8001b3c <SystemMonitor_HandleRxCAN1+0x50>
    switch (rxHeader->Identifier) {
 8001b14:	f240 1205 	movw	r2, #261	@ 0x105
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d009      	beq.n	8001b30 <SystemMonitor_HandleRxCAN1+0x44>
            break;
 8001b1c:	e00e      	b.n	8001b3c <SystemMonitor_HandleRxCAN1+0x50>
            CAN_MSG_CellVoltages_t *cellData = (CAN_MSG_CellVoltages_t *)data;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	60bb      	str	r3, [r7, #8]
            SystemMonitor_UpdateCellVoltageData(cellData, rxHeader->Identifier);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4619      	mov	r1, r3
 8001b28:	68b8      	ldr	r0, [r7, #8]
 8001b2a:	f000 f853 	bl	8001bd4 <SystemMonitor_UpdateCellVoltageData>
            break;
 8001b2e:	e005      	b.n	8001b3c <SystemMonitor_HandleRxCAN1+0x50>
            CAN_MSG_SegTemps_t *tempData = (CAN_MSG_SegTemps_t *)data;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	60fb      	str	r3, [r7, #12]
            SystemMonitor_UpdateTemperatureData(tempData);
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	f000 f897 	bl	8001c68 <SystemMonitor_UpdateTemperatureData>
            break;
 8001b3a:	bf00      	nop
    }
    values.lastRxTime = HAL_GetTick();
 8001b3c:	f000 fa30 	bl	8001fa0 <HAL_GetTick>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <SystemMonitor_HandleRxCAN1+0x7c>)
 8001b44:	61d3      	str	r3, [r2, #28]
    if (currentState == SYSTEM_STATE_FAULT) {
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <SystemMonitor_HandleRxCAN1+0x80>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d103      	bne.n	8001b56 <SystemMonitor_HandleRxCAN1+0x6a>
        values.SDCstatus = false;
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <SystemMonitor_HandleRxCAN1+0x7c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	761a      	strb	r2, [r3, #24]
 8001b54:	e004      	b.n	8001b60 <SystemMonitor_HandleRxCAN1+0x74>
    } else {
        values.SDCstatus = true;
 8001b56:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <SystemMonitor_HandleRxCAN1+0x7c>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	761a      	strb	r2, [r3, #24]
 8001b5c:	e000      	b.n	8001b60 <SystemMonitor_HandleRxCAN1+0x74>
    if (rxHeader == NULL || data == NULL) return;
 8001b5e:	bf00      	nop
    }
}
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200002ac 	.word	0x200002ac
 8001b6c:	20000484 	.word	0x20000484

08001b70 <SystemMonitor_HandleRxCAN2>:

void SystemMonitor_HandleRxCAN2(FDCAN_RxHeaderTypeDef *rxHeader, uint8_t *data){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]

    if (rxHeader == NULL || data == NULL) return;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d01f      	beq.n	8001bc0 <SystemMonitor_HandleRxCAN2+0x50>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d01c      	beq.n	8001bc0 <SystemMonitor_HandleRxCAN2+0x50>

    switch (values.mode) {
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <SystemMonitor_HandleRxCAN2+0x58>)
 8001b88:	7e5b      	ldrb	r3, [r3, #25]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <SystemMonitor_HandleRxCAN2+0x22>
 8001b8e:	2b01      	cmp	r3, #1
                    break;
                }
            }
            break;
        case DISCHARGE:
            break;
 8001b90:	e005      	b.n	8001b9e <SystemMonitor_HandleRxCAN2+0x2e>
            switch (rxHeader->Identifier) {
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <SystemMonitor_HandleRxCAN2+0x5c>)
 8001b98:	4293      	cmp	r3, r2
                    break;
 8001b9a:	bf00      	nop
            break;
 8001b9c:	bf00      	nop
    }
    values.lastRxTime = HAL_GetTick();
 8001b9e:	f000 f9ff 	bl	8001fa0 <HAL_GetTick>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4a08      	ldr	r2, [pc, #32]	@ (8001bc8 <SystemMonitor_HandleRxCAN2+0x58>)
 8001ba6:	61d3      	str	r3, [r2, #28]
    if (currentState == SYSTEM_STATE_FAULT) {
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <SystemMonitor_HandleRxCAN2+0x60>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d103      	bne.n	8001bb8 <SystemMonitor_HandleRxCAN2+0x48>
        values.SDCstatus = false;
 8001bb0:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <SystemMonitor_HandleRxCAN2+0x58>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	761a      	strb	r2, [r3, #24]
 8001bb6:	e004      	b.n	8001bc2 <SystemMonitor_HandleRxCAN2+0x52>
    } else {
        values.SDCstatus = true;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	@ (8001bc8 <SystemMonitor_HandleRxCAN2+0x58>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	761a      	strb	r2, [r3, #24]
 8001bbe:	e000      	b.n	8001bc2 <SystemMonitor_HandleRxCAN2+0x52>
    if (rxHeader == NULL || data == NULL) return;
 8001bc0:	bf00      	nop
    }
}
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200002ac 	.word	0x200002ac
 8001bcc:	18ff50e5 	.word	0x18ff50e5
 8001bd0:	20000484 	.word	0x20000484

08001bd4 <SystemMonitor_UpdateCellVoltageData>:

void SystemMonitor_UpdateCellVoltageData(CAN_MSG_CellVoltages_t *cellData, uint32_t id)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
    if (cellData == NULL) return;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d036      	beq.n	8001c52 <SystemMonitor_UpdateCellVoltageData+0x7e>
    int index = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
    switch (id) {
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001bee:	d013      	beq.n	8001c18 <SystemMonitor_UpdateCellVoltageData+0x44>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001bf6:	d82e      	bhi.n	8001c56 <SystemMonitor_UpdateCellVoltageData+0x82>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001bfe:	d005      	beq.n	8001c0c <SystemMonitor_UpdateCellVoltageData+0x38>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	f240 1203 	movw	r2, #259	@ 0x103
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d003      	beq.n	8001c12 <SystemMonitor_UpdateCellVoltageData+0x3e>
            break;
        case CAN_MSG_ID_CELL_VOLTAGES_3:
            index = 12;
            break;
        default:
            return; // Invalid ID for cell voltages
 8001c0a:	e024      	b.n	8001c56 <SystemMonitor_UpdateCellVoltageData+0x82>
            index = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
            break;
 8001c10:	e005      	b.n	8001c1e <SystemMonitor_UpdateCellVoltageData+0x4a>
            index = 6;
 8001c12:	2306      	movs	r3, #6
 8001c14:	60fb      	str	r3, [r7, #12]
            break;
 8001c16:	e002      	b.n	8001c1e <SystemMonitor_UpdateCellVoltageData+0x4a>
            index = 12;
 8001c18:	230c      	movs	r3, #12
 8001c1a:	60fb      	str	r3, [r7, #12]
            break;
 8001c1c:	bf00      	nop
    }

    for (int i = 0; i < 6; i++) {
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	e012      	b.n	8001c4a <SystemMonitor_UpdateCellVoltageData+0x76>
        if (index < NOOFVOLTAGETAPS) {
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b0c      	cmp	r3, #12
 8001c28:	dc03      	bgt.n	8001c32 <SystemMonitor_UpdateCellVoltageData+0x5e>
            if (cellData->voltages[i] < MIN_VOLTAGE || cellData->voltages[i] > MAX_VOLTAGE) {
                currentState = SYSTEM_STATE_FAULT;
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <SystemMonitor_UpdateCellVoltageData+0x8c>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	701a      	strb	r2, [r3, #0]
                return;
 8001c30:	e012      	b.n	8001c58 <SystemMonitor_UpdateCellVoltageData+0x84>
            }
            voltageValues.cellVoltages[cellData->segNo][index] = cellData->voltages[i] / 10.0f; // Convert to volts
        }
        voltageValues.lastRxTime = HAL_GetTick();
 8001c32:	f000 f9b5 	bl	8001fa0 <HAL_GetTick>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <SystemMonitor_UpdateCellVoltageData+0x90>)
 8001c3a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
        index++;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	3301      	adds	r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < 6; i++) {
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	3301      	adds	r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b05      	cmp	r3, #5
 8001c4e:	dde9      	ble.n	8001c24 <SystemMonitor_UpdateCellVoltageData+0x50>
 8001c50:	e002      	b.n	8001c58 <SystemMonitor_UpdateCellVoltageData+0x84>
    if (cellData == NULL) return;
 8001c52:	bf00      	nop
 8001c54:	e000      	b.n	8001c58 <SystemMonitor_UpdateCellVoltageData+0x84>
            return; // Invalid ID for cell voltages
 8001c56:	bf00      	nop
    }
}
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000484 	.word	0x20000484
 8001c64:	200003b0 	.word	0x200003b0

08001c68 <SystemMonitor_UpdateTemperatureData>:

void SystemMonitor_UpdateTemperatureData(CAN_MSG_SegTemps_t *tempData)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
    if (tempData == NULL) return;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d05d      	beq.n	8001d32 <SystemMonitor_UpdateTemperatureData+0xca>
    
    int segmentIndex = tempData->segNo;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	613b      	str	r3, [r7, #16]
    
    // Check temperature limits based on mode
    switch (values.mode) {
 8001c7c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d3c <SystemMonitor_UpdateTemperatureData+0xd4>)
 8001c7e:	7e5b      	ldrb	r3, [r3, #25]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <SystemMonitor_UpdateTemperatureData+0x22>
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d014      	beq.n	8001cb2 <SystemMonitor_UpdateTemperatureData+0x4a>
 8001c88:	e02a      	b.n	8001ce0 <SystemMonitor_UpdateTemperatureData+0x78>
        case CHARGE:
            if (tempData->maxTemp > tempLimits.charge.max || tempData->minTemp < tempLimits.charge.min) { 
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b2b      	ldr	r3, [pc, #172]	@ (8001d40 <SystemMonitor_UpdateTemperatureData+0xd8>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	dc07      	bgt.n	8001caa <SystemMonitor_UpdateTemperatureData+0x42>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b27      	ldr	r3, [pc, #156]	@ (8001d40 <SystemMonitor_UpdateTemperatureData+0xd8>)
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	da17      	bge.n	8001cda <SystemMonitor_UpdateTemperatureData+0x72>
                currentState = SYSTEM_STATE_FAULT;
 8001caa:	4b26      	ldr	r3, [pc, #152]	@ (8001d44 <SystemMonitor_UpdateTemperatureData+0xdc>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
                return;
 8001cb0:	e040      	b.n	8001d34 <SystemMonitor_UpdateTemperatureData+0xcc>
            }
            break;
        case DISCHARGE:
            if (tempData->maxTemp > tempLimits.discharge.max || tempData->minTemp < tempLimits.discharge.min) { 
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b21      	ldr	r3, [pc, #132]	@ (8001d40 <SystemMonitor_UpdateTemperatureData+0xd8>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	dc07      	bgt.n	8001cd2 <SystemMonitor_UpdateTemperatureData+0x6a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <SystemMonitor_UpdateTemperatureData+0xd8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	da05      	bge.n	8001cde <SystemMonitor_UpdateTemperatureData+0x76>
                currentState = SYSTEM_STATE_FAULT;
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d44 <SystemMonitor_UpdateTemperatureData+0xdc>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	701a      	strb	r2, [r3, #0]
                return;
 8001cd8:	e02c      	b.n	8001d34 <SystemMonitor_UpdateTemperatureData+0xcc>
            break;
 8001cda:	bf00      	nop
 8001cdc:	e000      	b.n	8001ce0 <SystemMonitor_UpdateTemperatureData+0x78>
            }
            break;
 8001cde:	bf00      	nop
    }
    
    // Store the average temperature for each thermistor in this segment
    // Since CAN message provides aggregated data, we'll distribute the average
    for (int i = 0; i < TEMPERATURES_PER_MODULE; i++) {
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	e01b      	b.n	8001d1e <SystemMonitor_UpdateTemperatureData+0xb6>
        int tempIndex = segmentIndex * TEMPERATURES_PER_MODULE + i;
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4413      	add	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]
        if (tempIndex < TOTAL_TEMPERATURES) {
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b37      	cmp	r3, #55	@ 0x37
 8001cf4:	dc10      	bgt.n	8001d18 <SystemMonitor_UpdateTemperatureData+0xb0>
            temperatureValues.cellTemperatures[tempIndex] = tempData->averageTemp / 10.0f; // Convert to C
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001cfc:	ee07 3a90 	vmov	s15, r3
 8001d00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d04:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001d08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001d48 <SystemMonitor_UpdateTemperatureData+0xe0>)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < TEMPERATURES_PER_MODULE; i++) {
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2b03      	cmp	r3, #3
 8001d22:	dde0      	ble.n	8001ce6 <SystemMonitor_UpdateTemperatureData+0x7e>
        }
    }
    
    temperatureValues.lastRxTime = HAL_GetTick();
 8001d24:	f000 f93c 	bl	8001fa0 <HAL_GetTick>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	4a07      	ldr	r2, [pc, #28]	@ (8001d48 <SystemMonitor_UpdateTemperatureData+0xe0>)
 8001d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d30:	e000      	b.n	8001d34 <SystemMonitor_UpdateTemperatureData+0xcc>
    if (tempData == NULL) return;
 8001d32:	bf00      	nop
}
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200002ac 	.word	0x200002ac
 8001d40:	20000004 	.word	0x20000004
 8001d44:	20000484 	.word	0x20000484
 8001d48:	200002cc 	.word	0x200002cc

08001d4c <SystemMonitor_CalculateTotalPackVoltage>:

void SystemMonitor_CalculateTotalPackVoltage(float *packVoltage, SystemVoltageValues_t *voltageValues, BatteryTopology_t *topology)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
    if (packVoltage == NULL || voltageValues == NULL || topology == NULL) return;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d035      	beq.n	8001dca <SystemMonitor_CalculateTotalPackVoltage+0x7e>
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d032      	beq.n	8001dca <SystemMonitor_CalculateTotalPackVoltage+0x7e>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d02f      	beq.n	8001dca <SystemMonitor_CalculateTotalPackVoltage+0x7e>

    float totalVoltage = 0.0f;
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
    for (uint8_t seg = 0; seg < topology->numberOfSegments; seg++) {
 8001d70:	2300      	movs	r3, #0
 8001d72:	74fb      	strb	r3, [r7, #19]
 8001d74:	e020      	b.n	8001db8 <SystemMonitor_CalculateTotalPackVoltage+0x6c>
        for (uint8_t cell = 0; cell < topology->modulesPerSegment; cell++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	74bb      	strb	r3, [r7, #18]
 8001d7a:	e015      	b.n	8001da8 <SystemMonitor_CalculateTotalPackVoltage+0x5c>
            totalVoltage += voltageValues->cellVoltages[seg][cell];
 8001d7c:	7cfa      	ldrb	r2, [r7, #19]
 8001d7e:	7cb8      	ldrb	r0, [r7, #18]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4403      	add	r3, r0
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	440b      	add	r3, r1
 8001d92:	edd3 7a00 	vldr	s15, [r3]
 8001d96:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9e:	edc7 7a05 	vstr	s15, [r7, #20]
        for (uint8_t cell = 0; cell < topology->modulesPerSegment; cell++) {
 8001da2:	7cbb      	ldrb	r3, [r7, #18]
 8001da4:	3301      	adds	r3, #1
 8001da6:	74bb      	strb	r3, [r7, #18]
 8001da8:	7cba      	ldrb	r2, [r7, #18]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbe4      	blt.n	8001d7c <SystemMonitor_CalculateTotalPackVoltage+0x30>
    for (uint8_t seg = 0; seg < topology->numberOfSegments; seg++) {
 8001db2:	7cfb      	ldrb	r3, [r7, #19]
 8001db4:	3301      	adds	r3, #1
 8001db6:	74fb      	strb	r3, [r7, #19]
 8001db8:	7cfa      	ldrb	r2, [r7, #19]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	dbd9      	blt.n	8001d76 <SystemMonitor_CalculateTotalPackVoltage+0x2a>
        }
    }
    *packVoltage = totalVoltage;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	e000      	b.n	8001dcc <SystemMonitor_CalculateTotalPackVoltage+0x80>
    if (packVoltage == NULL || voltageValues == NULL || topology == NULL) return;
 8001dca:	bf00      	nop
}
 8001dcc:	371c      	adds	r7, #28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <SystemMonitor_SendCAN>:

void SystemMonitor_SendCAN(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
    CAN_MSG_PackStats_t msg;
    msg.packVoltage_V = (uint16_t)(values.packVoltage);
 8001dde:	4b1f      	ldr	r3, [pc, #124]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001de0:	edd3 7a00 	vldr	s15, [r3]
 8001de4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001de8:	ee17 3a90 	vmov	r3, s15
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	813b      	strh	r3, [r7, #8]
    msg.packCurrent_A = (int16_t)(values.packCurrent);
 8001df0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001df2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001df6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dfa:	ee17 3a90 	vmov	r3, s15
 8001dfe:	b21b      	sxth	r3, r3
 8001e00:	817b      	strh	r3, [r7, #10]
    msg.packSOH = (uint8_t)values.packSOH;
 8001e02:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001e04:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e0c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e10:	793b      	ldrb	r3, [r7, #4]
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	733b      	strb	r3, [r7, #12]
    msg.packSOC = (uint8_t)values.packSOC;
 8001e16:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001e18:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e20:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e24:	793b      	ldrb	r3, [r7, #4]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	737b      	strb	r3, [r7, #13]
    msg.boardTemp = (uint8_t)values.boardTemp;
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001e2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e34:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e38:	793b      	ldrb	r3, [r7, #4]
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	73bb      	strb	r3, [r7, #14]
    msg.SDCstatus = values.SDCstatus ? 1 : 0;
 8001e3e:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <SystemMonitor_SendCAN+0x84>)
 8001e40:	7e1b      	ldrb	r3, [r3, #24]
 8001e42:	73fb      	strb	r3, [r7, #15]

    CAN_Transmit(0x201, (uint8_t *)&msg, sizeof(msg));
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	2208      	movs	r2, #8
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f240 2001 	movw	r0, #513	@ 0x201
 8001e50:	f7ff f96a 	bl	8001128 <CAN_Transmit>
}
 8001e54:	bf00      	nop
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	200002ac 	.word	0x200002ac

08001e60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <SystemInit+0x20>)
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6a:	4a05      	ldr	r2, [pc, #20]	@ (8001e80 <SystemInit+0x20>)
 8001e6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e84:	480d      	ldr	r0, [pc, #52]	@ (8001ebc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e88:	f7ff ffea 	bl	8001e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e8e:	490d      	ldr	r1, [pc, #52]	@ (8001ec4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <LoopForever+0xe>)
  movs r3, #0
 8001e92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e94:	e002      	b.n	8001e9c <LoopCopyDataInit>

08001e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e9a:	3304      	adds	r3, #4

08001e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea0:	d3f9      	bcc.n	8001e96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed0 <LoopForever+0x16>)
  movs r3, #0
 8001ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea8:	e001      	b.n	8001eae <LoopFillZerobss>

08001eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eac:	3204      	adds	r2, #4

08001eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb0:	d3fb      	bcc.n	8001eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eb2:	f004 fbbd 	bl	8006630 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eb6:	f7ff fb85 	bl	80015c4 <main>

08001eba <LoopForever>:

LoopForever:
    b LoopForever
 8001eba:	e7fe      	b.n	8001eba <LoopForever>
  ldr   r0, =_estack
 8001ebc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec4:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001ec8:	080066b8 	.word	0x080066b8
  ldr r2, =_sbss
 8001ecc:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001ed0:	200004ac 	.word	0x200004ac

08001ed4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ed4:	e7fe      	b.n	8001ed4 <ADC1_2_IRQHandler>

08001ed6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001edc:	2300      	movs	r3, #0
 8001ede:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee0:	2003      	movs	r0, #3
 8001ee2:	f001 fd8d 	bl	8003a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ee6:	200f      	movs	r0, #15
 8001ee8:	f000 f80e 	bl	8001f08 <HAL_InitTick>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d002      	beq.n	8001ef8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	71fb      	strb	r3, [r7, #7]
 8001ef6:	e001      	b.n	8001efc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef8:	f7ff fcb8 	bl	800186c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001efc:	79fb      	ldrb	r3, [r7, #7]

}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f14:	4b16      	ldr	r3, [pc, #88]	@ (8001f70 <HAL_InitTick+0x68>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d022      	beq.n	8001f62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f1c:	4b15      	ldr	r3, [pc, #84]	@ (8001f74 <HAL_InitTick+0x6c>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b13      	ldr	r3, [pc, #76]	@ (8001f70 <HAL_InitTick+0x68>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f28:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f30:	4618      	mov	r0, r3
 8001f32:	f001 fd98 	bl	8003a66 <HAL_SYSTICK_Config>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10f      	bne.n	8001f5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b0f      	cmp	r3, #15
 8001f40:	d809      	bhi.n	8001f56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f42:	2200      	movs	r2, #0
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	f04f 30ff 	mov.w	r0, #4294967295
 8001f4a:	f001 fd64 	bl	8003a16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f78 <HAL_InitTick+0x70>)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6013      	str	r3, [r2, #0]
 8001f54:	e007      	b.n	8001f66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	73fb      	strb	r3, [r7, #15]
 8001f5a:	e004      	b.n	8001f66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	73fb      	strb	r3, [r7, #15]
 8001f60:	e001      	b.n	8001f66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000024 	.word	0x20000024
 8001f74:	2000001c 	.word	0x2000001c
 8001f78:	20000020 	.word	0x20000020

08001f7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <HAL_IncTick+0x1c>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a03      	ldr	r2, [pc, #12]	@ (8001f98 <HAL_IncTick+0x1c>)
 8001f8c:	6013      	str	r3, [r2, #0]
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	200004a8 	.word	0x200004a8
 8001f9c:	20000024 	.word	0x20000024

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b03      	ldr	r3, [pc, #12]	@ (8001fb4 <HAL_GetTick+0x14>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	200004a8 	.word	0x200004a8

08001fb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002020:	b480      	push	{r7}
 8002022:	b087      	sub	sp, #28
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	3360      	adds	r3, #96	@ 0x60
 8002032:	461a      	mov	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <LL_ADC_SetOffset+0x44>)
 8002042:	4013      	ands	r3, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	4313      	orrs	r3, r2
 8002050:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002058:	bf00      	nop
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	03fff000 	.word	0x03fff000

08002068 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3360      	adds	r3, #96	@ 0x60
 8002076:	461a      	mov	r2, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3360      	adds	r3, #96	@ 0x60
 80020a4:	461a      	mov	r2, r3
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	431a      	orrs	r2, r3
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80020be:	bf00      	nop
 80020c0:	371c      	adds	r7, #28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b087      	sub	sp, #28
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3360      	adds	r3, #96	@ 0x60
 80020da:	461a      	mov	r2, r3
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020f4:	bf00      	nop
 80020f6:	371c      	adds	r7, #28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002100:	b480      	push	{r7}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	3360      	adds	r3, #96	@ 0x60
 8002110:	461a      	mov	r2, r3
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	431a      	orrs	r2, r3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800212a:	bf00      	nop
 800212c:	371c      	adds	r7, #28
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	615a      	str	r2, [r3, #20]
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002182:	b480      	push	{r7}
 8002184:	b087      	sub	sp, #28
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3330      	adds	r3, #48	@ 0x30
 8002192:	461a      	mov	r2, r3
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	0a1b      	lsrs	r3, r3, #8
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	4413      	add	r3, r2
 80021a0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	211f      	movs	r1, #31
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	43db      	mvns	r3, r3
 80021b4:	401a      	ands	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	f003 011f 	and.w	r1, r3, #31
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f003 031f 	and.w	r3, r3, #31
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	431a      	orrs	r2, r3
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021ce:	bf00      	nop
 80021d0:	371c      	adds	r7, #28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021da:	b480      	push	{r7}
 80021dc:	b087      	sub	sp, #28
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	3314      	adds	r3, #20
 80021ea:	461a      	mov	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	0e5b      	lsrs	r3, r3, #25
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	4413      	add	r3, r2
 80021f8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	0d1b      	lsrs	r3, r3, #20
 8002202:	f003 031f 	and.w	r3, r3, #31
 8002206:	2107      	movs	r1, #7
 8002208:	fa01 f303 	lsl.w	r3, r1, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	401a      	ands	r2, r3
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	0d1b      	lsrs	r3, r3, #20
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	fa01 f303 	lsl.w	r3, r1, r3
 800221e:	431a      	orrs	r2, r3
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002224:	bf00      	nop
 8002226:	371c      	adds	r7, #28
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002248:	43db      	mvns	r3, r3
 800224a:	401a      	ands	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0318 	and.w	r3, r3, #24
 8002252:	4908      	ldr	r1, [pc, #32]	@ (8002274 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002254:	40d9      	lsrs	r1, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	400b      	ands	r3, r1
 800225a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225e:	431a      	orrs	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002266:	bf00      	nop
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	0007ffff 	.word	0x0007ffff

08002278 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 031f 	and.w	r3, r3, #31
}
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80022c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6093      	str	r3, [r2, #8]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022e8:	d101      	bne.n	80022ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800230c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002310:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002338:	d101      	bne.n	800233e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800233a:	2301      	movs	r3, #1
 800233c:	e000      	b.n	8002340 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800235c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002384:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002388:	f043 0202 	orr.w	r2, r3, #2
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <LL_ADC_IsEnabled+0x18>
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <LL_ADC_IsEnabled+0x1a>
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d101      	bne.n	80023da <LL_ADC_IsDisableOngoing+0x18>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <LL_ADC_IsDisableOngoing+0x1a>
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023fc:	f043 0204 	orr.w	r2, r3, #4
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002420:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002424:	f043 0210 	orr.w	r2, r3, #16
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b04      	cmp	r3, #4
 800244a:	d101      	bne.n	8002450 <LL_ADC_REG_IsConversionOngoing+0x18>
 800244c:	2301      	movs	r3, #1
 800244e:	e000      	b.n	8002452 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800246e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002472:	f043 0220 	orr.w	r2, r3, #32
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	2b08      	cmp	r3, #8
 8002498:	d101      	bne.n	800249e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b089      	sub	sp, #36	@ 0x24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e1a9      	b.n	800281a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d109      	bne.n	80024e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7fe fb0b 	bl	8000af0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fef1 	bl	80022d4 <LL_ADC_IsDeepPowerDownEnabled>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d004      	beq.n	8002502 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff fed7 	bl	80022b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff ff0c 	bl	8002324 <LL_ADC_IsInternalRegulatorEnabled>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d115      	bne.n	800253e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fef0 	bl	80022fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800251c:	4b9c      	ldr	r3, [pc, #624]	@ (8002790 <HAL_ADC_Init+0x2e4>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	4a9c      	ldr	r2, [pc, #624]	@ (8002794 <HAL_ADC_Init+0x2e8>)
 8002524:	fba2 2303 	umull	r2, r3, r2, r3
 8002528:	099b      	lsrs	r3, r3, #6
 800252a:	3301      	adds	r3, #1
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002530:	e002      	b.n	8002538 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	3b01      	subs	r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f9      	bne.n	8002532 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff feee 	bl	8002324 <LL_ADC_IsInternalRegulatorEnabled>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10d      	bne.n	800256a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002552:	f043 0210 	orr.w	r2, r3, #16
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800255e:	f043 0201 	orr.w	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ff62 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 8002574:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	f040 8142 	bne.w	8002808 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f040 813e 	bne.w	8002808 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002590:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002594:	f043 0202 	orr.w	r2, r3, #2
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fefb 	bl	800239c <LL_ADC_IsEnabled>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d141      	bne.n	8002630 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025b4:	d004      	beq.n	80025c0 <HAL_ADC_Init+0x114>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a77      	ldr	r2, [pc, #476]	@ (8002798 <HAL_ADC_Init+0x2ec>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d10f      	bne.n	80025e0 <HAL_ADC_Init+0x134>
 80025c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025c4:	f7ff feea 	bl	800239c <LL_ADC_IsEnabled>
 80025c8:	4604      	mov	r4, r0
 80025ca:	4873      	ldr	r0, [pc, #460]	@ (8002798 <HAL_ADC_Init+0x2ec>)
 80025cc:	f7ff fee6 	bl	800239c <LL_ADC_IsEnabled>
 80025d0:	4603      	mov	r3, r0
 80025d2:	4323      	orrs	r3, r4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e012      	b.n	8002606 <HAL_ADC_Init+0x15a>
 80025e0:	486e      	ldr	r0, [pc, #440]	@ (800279c <HAL_ADC_Init+0x2f0>)
 80025e2:	f7ff fedb 	bl	800239c <LL_ADC_IsEnabled>
 80025e6:	4604      	mov	r4, r0
 80025e8:	486d      	ldr	r0, [pc, #436]	@ (80027a0 <HAL_ADC_Init+0x2f4>)
 80025ea:	f7ff fed7 	bl	800239c <LL_ADC_IsEnabled>
 80025ee:	4603      	mov	r3, r0
 80025f0:	431c      	orrs	r4, r3
 80025f2:	486c      	ldr	r0, [pc, #432]	@ (80027a4 <HAL_ADC_Init+0x2f8>)
 80025f4:	f7ff fed2 	bl	800239c <LL_ADC_IsEnabled>
 80025f8:	4603      	mov	r3, r0
 80025fa:	4323      	orrs	r3, r4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	bf0c      	ite	eq
 8002600:	2301      	moveq	r3, #1
 8002602:	2300      	movne	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d012      	beq.n	8002630 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002612:	d004      	beq.n	800261e <HAL_ADC_Init+0x172>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a5f      	ldr	r2, [pc, #380]	@ (8002798 <HAL_ADC_Init+0x2ec>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d101      	bne.n	8002622 <HAL_ADC_Init+0x176>
 800261e:	4a62      	ldr	r2, [pc, #392]	@ (80027a8 <HAL_ADC_Init+0x2fc>)
 8002620:	e000      	b.n	8002624 <HAL_ADC_Init+0x178>
 8002622:	4a62      	ldr	r2, [pc, #392]	@ (80027ac <HAL_ADC_Init+0x300>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	4619      	mov	r1, r3
 800262a:	4610      	mov	r0, r2
 800262c:	f7ff fcc4 	bl	8001fb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	7f5b      	ldrb	r3, [r3, #29]
 8002634:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800263a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002640:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002646:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800264e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800265a:	2b01      	cmp	r3, #1
 800265c:	d106      	bne.n	800266c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	3b01      	subs	r3, #1
 8002664:	045b      	lsls	r3, r3, #17
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4313      	orrs	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002670:	2b00      	cmp	r3, #0
 8002672:	d009      	beq.n	8002688 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002678:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002680:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	4b48      	ldr	r3, [pc, #288]	@ (80027b0 <HAL_ADC_Init+0x304>)
 8002690:	4013      	ands	r3, r2
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6812      	ldr	r2, [r2, #0]
 8002696:	69b9      	ldr	r1, [r7, #24]
 8002698:	430b      	orrs	r3, r1
 800269a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fee5 	bl	8002486 <LL_ADC_INJ_IsConversionOngoing>
 80026bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d17f      	bne.n	80027c4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d17c      	bne.n	80027c4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026e6:	f023 0302 	bic.w	r3, r3, #2
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	6812      	ldr	r2, [r2, #0]
 80026ee:	69b9      	ldr	r1, [r7, #24]
 80026f0:	430b      	orrs	r3, r1
 80026f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d017      	beq.n	800272c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	691a      	ldr	r2, [r3, #16]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800270a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002714:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002718:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6911      	ldr	r1, [r2, #16]
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	430b      	orrs	r3, r1
 8002726:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800272a:	e013      	b.n	8002754 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	691a      	ldr	r2, [r3, #16]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800273a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800274c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002750:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800275a:	2b01      	cmp	r3, #1
 800275c:	d12a      	bne.n	80027b4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002768:	f023 0304 	bic.w	r3, r3, #4
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002774:	4311      	orrs	r1, r2
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800277a:	4311      	orrs	r1, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002780:	430a      	orrs	r2, r1
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f042 0201 	orr.w	r2, r2, #1
 800278c:	611a      	str	r2, [r3, #16]
 800278e:	e019      	b.n	80027c4 <HAL_ADC_Init+0x318>
 8002790:	2000001c 	.word	0x2000001c
 8002794:	053e2d63 	.word	0x053e2d63
 8002798:	50000100 	.word	0x50000100
 800279c:	50000400 	.word	0x50000400
 80027a0:	50000500 	.word	0x50000500
 80027a4:	50000600 	.word	0x50000600
 80027a8:	50000300 	.word	0x50000300
 80027ac:	50000700 	.word	0x50000700
 80027b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691a      	ldr	r2, [r3, #16]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f022 0201 	bic.w	r2, r2, #1
 80027c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d10c      	bne.n	80027e6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f023 010f 	bic.w	r1, r3, #15
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	1e5a      	subs	r2, r3, #1
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80027e4:	e007      	b.n	80027f6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 020f 	bic.w	r2, r2, #15
 80027f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fa:	f023 0303 	bic.w	r3, r3, #3
 80027fe:	f043 0201 	orr.w	r2, r3, #1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002806:	e007      	b.n	8002818 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280c:	f043 0210 	orr.w	r2, r3, #16
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002818:	7ffb      	ldrb	r3, [r7, #31]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3724      	adds	r7, #36	@ 0x24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd90      	pop	{r4, r7, pc}
 8002822:	bf00      	nop

08002824 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002834:	d004      	beq.n	8002840 <HAL_ADC_Start+0x1c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a67      	ldr	r2, [pc, #412]	@ (80029d8 <HAL_ADC_Start+0x1b4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d101      	bne.n	8002844 <HAL_ADC_Start+0x20>
 8002840:	4b66      	ldr	r3, [pc, #408]	@ (80029dc <HAL_ADC_Start+0x1b8>)
 8002842:	e000      	b.n	8002846 <HAL_ADC_Start+0x22>
 8002844:	4b66      	ldr	r3, [pc, #408]	@ (80029e0 <HAL_ADC_Start+0x1bc>)
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fd16 	bl	8002278 <LL_ADC_GetMultimode>
 800284c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fdf0 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	f040 80b4 	bne.w	80029c8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002866:	2b01      	cmp	r3, #1
 8002868:	d101      	bne.n	800286e <HAL_ADC_Start+0x4a>
 800286a:	2302      	movs	r3, #2
 800286c:	e0af      	b.n	80029ce <HAL_ADC_Start+0x1aa>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 fefc 	bl	8003674 <ADC_Enable>
 800287c:	4603      	mov	r3, r0
 800287e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	f040 809b 	bne.w	80029be <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a4d      	ldr	r2, [pc, #308]	@ (80029d8 <HAL_ADC_Start+0x1b4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d009      	beq.n	80028ba <HAL_ADC_Start+0x96>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a4e      	ldr	r2, [pc, #312]	@ (80029e4 <HAL_ADC_Start+0x1c0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d002      	beq.n	80028b6 <HAL_ADC_Start+0x92>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	e003      	b.n	80028be <HAL_ADC_Start+0x9a>
 80028b6:	4b4c      	ldr	r3, [pc, #304]	@ (80029e8 <HAL_ADC_Start+0x1c4>)
 80028b8:	e001      	b.n	80028be <HAL_ADC_Start+0x9a>
 80028ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6812      	ldr	r2, [r2, #0]
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d002      	beq.n	80028cc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d105      	bne.n	80028d8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028e4:	d106      	bne.n	80028f4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ea:	f023 0206 	bic.w	r2, r3, #6
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80028f2:	e002      	b.n	80028fa <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	221c      	movs	r2, #28
 8002900:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a32      	ldr	r2, [pc, #200]	@ (80029d8 <HAL_ADC_Start+0x1b4>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d009      	beq.n	8002928 <HAL_ADC_Start+0x104>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a32      	ldr	r2, [pc, #200]	@ (80029e4 <HAL_ADC_Start+0x1c0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d002      	beq.n	8002924 <HAL_ADC_Start+0x100>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	e003      	b.n	800292c <HAL_ADC_Start+0x108>
 8002924:	4b30      	ldr	r3, [pc, #192]	@ (80029e8 <HAL_ADC_Start+0x1c4>)
 8002926:	e001      	b.n	800292c <HAL_ADC_Start+0x108>
 8002928:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6812      	ldr	r2, [r2, #0]
 8002930:	4293      	cmp	r3, r2
 8002932:	d008      	beq.n	8002946 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d005      	beq.n	8002946 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	2b05      	cmp	r3, #5
 800293e:	d002      	beq.n	8002946 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	2b09      	cmp	r3, #9
 8002944:	d114      	bne.n	8002970 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d007      	beq.n	8002964 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002958:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800295c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff fd3d 	bl	80023e8 <LL_ADC_REG_StartConversion>
 800296e:	e02d      	b.n	80029cc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a15      	ldr	r2, [pc, #84]	@ (80029d8 <HAL_ADC_Start+0x1b4>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d009      	beq.n	800299a <HAL_ADC_Start+0x176>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a16      	ldr	r2, [pc, #88]	@ (80029e4 <HAL_ADC_Start+0x1c0>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d002      	beq.n	8002996 <HAL_ADC_Start+0x172>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	e003      	b.n	800299e <HAL_ADC_Start+0x17a>
 8002996:	4b14      	ldr	r3, [pc, #80]	@ (80029e8 <HAL_ADC_Start+0x1c4>)
 8002998:	e001      	b.n	800299e <HAL_ADC_Start+0x17a>
 800299a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800299e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00f      	beq.n	80029cc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029bc:	e006      	b.n	80029cc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80029c6:	e001      	b.n	80029cc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
 80029ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	50000100 	.word	0x50000100
 80029dc:	50000300 	.word	0x50000300
 80029e0:	50000700 	.word	0x50000700
 80029e4:	50000500 	.word	0x50000500
 80029e8:	50000400 	.word	0x50000400

080029ec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_Stop+0x16>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e023      	b.n	8002a4a <HAL_ADC_Stop+0x5e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002a0a:	2103      	movs	r1, #3
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 fd75 	bl	80034fc <ADC_ConversionStop>
 8002a12:	4603      	mov	r3, r0
 8002a14:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d111      	bne.n	8002a40 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 febf 	bl	80037a0 <ADC_Disable>
 8002a22:	4603      	mov	r3, r0
 8002a24:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d109      	bne.n	8002a40 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	f043 0201 	orr.w	r2, r3, #1
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
	...

08002a54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a66:	d004      	beq.n	8002a72 <HAL_ADC_PollForConversion+0x1e>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a77      	ldr	r2, [pc, #476]	@ (8002c4c <HAL_ADC_PollForConversion+0x1f8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d101      	bne.n	8002a76 <HAL_ADC_PollForConversion+0x22>
 8002a72:	4b77      	ldr	r3, [pc, #476]	@ (8002c50 <HAL_ADC_PollForConversion+0x1fc>)
 8002a74:	e000      	b.n	8002a78 <HAL_ADC_PollForConversion+0x24>
 8002a76:	4b77      	ldr	r3, [pc, #476]	@ (8002c54 <HAL_ADC_PollForConversion+0x200>)
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fbfd 	bl	8002278 <LL_ADC_GetMultimode>
 8002a7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d102      	bne.n	8002a8e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002a88:	2308      	movs	r3, #8
 8002a8a:	61fb      	str	r3, [r7, #28]
 8002a8c:	e037      	b.n	8002afe <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d005      	beq.n	8002aa0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2b05      	cmp	r3, #5
 8002a98:	d002      	beq.n	8002aa0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b09      	cmp	r3, #9
 8002a9e:	d111      	bne.n	8002ac4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d007      	beq.n	8002abe <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	f043 0220 	orr.w	r2, r3, #32
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e0c1      	b.n	8002c42 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002abe:	2304      	movs	r3, #4
 8002ac0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002ac2:	e01c      	b.n	8002afe <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002acc:	d004      	beq.n	8002ad8 <HAL_ADC_PollForConversion+0x84>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a5e      	ldr	r2, [pc, #376]	@ (8002c4c <HAL_ADC_PollForConversion+0x1f8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_ADC_PollForConversion+0x88>
 8002ad8:	4b5d      	ldr	r3, [pc, #372]	@ (8002c50 <HAL_ADC_PollForConversion+0x1fc>)
 8002ada:	e000      	b.n	8002ade <HAL_ADC_PollForConversion+0x8a>
 8002adc:	4b5d      	ldr	r3, [pc, #372]	@ (8002c54 <HAL_ADC_PollForConversion+0x200>)
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fbd8 	bl	8002294 <LL_ADC_GetMultiDMATransfer>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d007      	beq.n	8002afa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aee:	f043 0220 	orr.w	r2, r3, #32
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e0a3      	b.n	8002c42 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002afa:	2304      	movs	r3, #4
 8002afc:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002afe:	f7ff fa4f 	bl	8001fa0 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b04:	e021      	b.n	8002b4a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0c:	d01d      	beq.n	8002b4a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b0e:	f7ff fa47 	bl	8001fa0 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d302      	bcc.n	8002b24 <HAL_ADC_PollForConversion+0xd0>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d112      	bne.n	8002b4a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10b      	bne.n	8002b4a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	f043 0204 	orr.w	r2, r3, #4
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e07b      	b.n	8002c42 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0d6      	beq.n	8002b06 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff faf7 	bl	800215c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d01c      	beq.n	8002bae <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	7f5b      	ldrb	r3, [r3, #29]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d118      	bne.n	8002bae <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d111      	bne.n	8002bae <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d105      	bne.n	8002bae <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba6:	f043 0201 	orr.w	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a26      	ldr	r2, [pc, #152]	@ (8002c4c <HAL_ADC_PollForConversion+0x1f8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d009      	beq.n	8002bcc <HAL_ADC_PollForConversion+0x178>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a26      	ldr	r2, [pc, #152]	@ (8002c58 <HAL_ADC_PollForConversion+0x204>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d002      	beq.n	8002bc8 <HAL_ADC_PollForConversion+0x174>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	e003      	b.n	8002bd0 <HAL_ADC_PollForConversion+0x17c>
 8002bc8:	4b24      	ldr	r3, [pc, #144]	@ (8002c5c <HAL_ADC_PollForConversion+0x208>)
 8002bca:	e001      	b.n	8002bd0 <HAL_ADC_PollForConversion+0x17c>
 8002bcc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6812      	ldr	r2, [r2, #0]
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d008      	beq.n	8002bea <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d002      	beq.n	8002bea <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	2b09      	cmp	r3, #9
 8002be8:	d104      	bne.n	8002bf4 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
 8002bf2:	e014      	b.n	8002c1e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a14      	ldr	r2, [pc, #80]	@ (8002c4c <HAL_ADC_PollForConversion+0x1f8>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d009      	beq.n	8002c12 <HAL_ADC_PollForConversion+0x1be>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a15      	ldr	r2, [pc, #84]	@ (8002c58 <HAL_ADC_PollForConversion+0x204>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d002      	beq.n	8002c0e <HAL_ADC_PollForConversion+0x1ba>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	e003      	b.n	8002c16 <HAL_ADC_PollForConversion+0x1c2>
 8002c0e:	4b13      	ldr	r3, [pc, #76]	@ (8002c5c <HAL_ADC_PollForConversion+0x208>)
 8002c10:	e001      	b.n	8002c16 <HAL_ADC_PollForConversion+0x1c2>
 8002c12:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c16:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d104      	bne.n	8002c2e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2208      	movs	r2, #8
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	e008      	b.n	8002c40 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d103      	bne.n	8002c40 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	220c      	movs	r2, #12
 8002c3e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3720      	adds	r7, #32
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	50000100 	.word	0x50000100
 8002c50:	50000300 	.word	0x50000300
 8002c54:	50000700 	.word	0x50000700
 8002c58:	50000500 	.word	0x50000500
 8002c5c:	50000400 	.word	0x50000400

08002c60 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b0b6      	sub	sp, #216	@ 0xd8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c86:	2300      	movs	r3, #0
 8002c88:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d102      	bne.n	8002ca0 <HAL_ADC_ConfigChannel+0x24>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	f000 bc13 	b.w	80034c6 <HAL_ADC_ConfigChannel+0x84a>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff fbc3 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f040 83f3 	bne.w	80034a0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6818      	ldr	r0, [r3, #0]
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	6859      	ldr	r1, [r3, #4]
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f7ff fa5b 	bl	8002182 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fbb1 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 8002cd6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fbd1 	bl	8002486 <LL_ADC_INJ_IsConversionOngoing>
 8002ce4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ce8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f040 81d9 	bne.w	80030a4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cf2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f040 81d4 	bne.w	80030a4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d04:	d10f      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6818      	ldr	r0, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	4619      	mov	r1, r3
 8002d12:	f7ff fa62 	bl	80021da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fa09 	bl	8002136 <LL_ADC_SetSamplingTimeCommonConfig>
 8002d24:	e00e      	b.n	8002d44 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6818      	ldr	r0, [r3, #0]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	6819      	ldr	r1, [r3, #0]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	461a      	mov	r2, r3
 8002d34:	f7ff fa51 	bl	80021da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff f9f9 	bl	8002136 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	08db      	lsrs	r3, r3, #3
 8002d50:	f003 0303 	and.w	r3, r3, #3
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d022      	beq.n	8002dac <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	6919      	ldr	r1, [r3, #16]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d76:	f7ff f953 	bl	8002020 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	6919      	ldr	r1, [r3, #16]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	461a      	mov	r2, r3
 8002d88:	f7ff f99f 	bl	80020ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6818      	ldr	r0, [r3, #0]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d102      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x126>
 8002d9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da0:	e000      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x128>
 8002da2:	2300      	movs	r3, #0
 8002da4:	461a      	mov	r2, r3
 8002da6:	f7ff f9ab 	bl	8002100 <LL_ADC_SetOffsetSaturation>
 8002daa:	e17b      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2100      	movs	r1, #0
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff f958 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10a      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x15c>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff f94d 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	0e9b      	lsrs	r3, r3, #26
 8002dd2:	f003 021f 	and.w	r2, r3, #31
 8002dd6:	e01e      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x19a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2100      	movs	r1, #0
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff f942 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002de4:	4603      	mov	r3, r0
 8002de6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002dee:	fa93 f3a3 	rbit	r3, r3
 8002df2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002df6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dfa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002e06:	2320      	movs	r3, #32
 8002e08:	e004      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002e0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e0e:	fab3 f383 	clz	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d105      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x1b2>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	0e9b      	lsrs	r3, r3, #26
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	e018      	b.n	8002e60 <HAL_ADC_ConfigChannel+0x1e4>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002e52:	2320      	movs	r3, #32
 8002e54:	e004      	b.n	8002e60 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002e56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e5a:	fab3 f383 	clz	r3, r3
 8002e5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d106      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff f911 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2101      	movs	r1, #1
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff f8f5 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10a      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x222>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f8ea 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002e94:	4603      	mov	r3, r0
 8002e96:	0e9b      	lsrs	r3, r3, #26
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	e01e      	b.n	8002edc <HAL_ADC_ConfigChannel+0x260>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff f8df 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002eb4:	fa93 f3a3 	rbit	r3, r3
 8002eb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002ebc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002ec4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002ecc:	2320      	movs	r3, #32
 8002ece:	e004      	b.n	8002eda <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002ed0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ed4:	fab3 f383 	clz	r3, r3
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x278>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	0e9b      	lsrs	r3, r3, #26
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	e018      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x2aa>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002f08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002f10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e004      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f20:	fab3 f383 	clz	r3, r3
 8002f24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d106      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2101      	movs	r1, #1
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff f8ae 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2102      	movs	r1, #2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff f892 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10a      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x2e8>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2102      	movs	r1, #2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff f887 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	0e9b      	lsrs	r3, r3, #26
 8002f5e:	f003 021f 	and.w	r2, r3, #31
 8002f62:	e01e      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x326>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2102      	movs	r1, #2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff f87c 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f7a:	fa93 f3a3 	rbit	r3, r3
 8002f7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002f92:	2320      	movs	r3, #32
 8002f94:	e004      	b.n	8002fa0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d105      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x33e>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0e9b      	lsrs	r3, r3, #26
 8002fb4:	f003 031f 	and.w	r3, r3, #31
 8002fb8:	e016      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x36c>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fc6:	fa93 f3a3 	rbit	r3, r3
 8002fca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002fcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002fd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002fda:	2320      	movs	r3, #32
 8002fdc:	e004      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002fde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d106      	bne.n	8002ffa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff f84d 	bl	8002094 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2103      	movs	r1, #3
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff f831 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8003006:	4603      	mov	r3, r0
 8003008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x3aa>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2103      	movs	r1, #3
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff f826 	bl	8002068 <LL_ADC_GetOffsetChannel>
 800301c:	4603      	mov	r3, r0
 800301e:	0e9b      	lsrs	r3, r3, #26
 8003020:	f003 021f 	and.w	r2, r3, #31
 8003024:	e017      	b.n	8003056 <HAL_ADC_ConfigChannel+0x3da>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2103      	movs	r1, #3
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff f81b 	bl	8002068 <LL_ADC_GetOffsetChannel>
 8003032:	4603      	mov	r3, r0
 8003034:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003036:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003038:	fa93 f3a3 	rbit	r3, r3
 800303c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800303e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003040:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003042:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003048:	2320      	movs	r3, #32
 800304a:	e003      	b.n	8003054 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800304c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800304e:	fab3 f383 	clz	r3, r3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800305e:	2b00      	cmp	r3, #0
 8003060:	d105      	bne.n	800306e <HAL_ADC_ConfigChannel+0x3f2>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	0e9b      	lsrs	r3, r3, #26
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	e011      	b.n	8003092 <HAL_ADC_ConfigChannel+0x416>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003076:	fa93 f3a3 	rbit	r3, r3
 800307a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800307c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800307e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003080:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003086:	2320      	movs	r3, #32
 8003088:	e003      	b.n	8003092 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800308a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800308c:	fab3 f383 	clz	r3, r3
 8003090:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003092:	429a      	cmp	r2, r3
 8003094:	d106      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2200      	movs	r2, #0
 800309c:	2103      	movs	r1, #3
 800309e:	4618      	mov	r0, r3
 80030a0:	f7fe fff8 	bl	8002094 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff f977 	bl	800239c <LL_ADC_IsEnabled>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f040 813d 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6819      	ldr	r1, [r3, #0]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	461a      	mov	r2, r3
 80030c4:	f7ff f8b4 	bl	8002230 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	4aa2      	ldr	r2, [pc, #648]	@ (8003358 <HAL_ADC_ConfigChannel+0x6dc>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	f040 812e 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10b      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x480>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	0e9b      	lsrs	r3, r3, #26
 80030ea:	3301      	adds	r3, #1
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	2b09      	cmp	r3, #9
 80030f2:	bf94      	ite	ls
 80030f4:	2301      	movls	r3, #1
 80030f6:	2300      	movhi	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	e019      	b.n	8003130 <HAL_ADC_ConfigChannel+0x4b4>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003104:	fa93 f3a3 	rbit	r3, r3
 8003108:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800310a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800310c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800310e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003114:	2320      	movs	r3, #32
 8003116:	e003      	b.n	8003120 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800311a:	fab3 f383 	clz	r3, r3
 800311e:	b2db      	uxtb	r3, r3
 8003120:	3301      	adds	r3, #1
 8003122:	f003 031f 	and.w	r3, r3, #31
 8003126:	2b09      	cmp	r3, #9
 8003128:	bf94      	ite	ls
 800312a:	2301      	movls	r3, #1
 800312c:	2300      	movhi	r3, #0
 800312e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003130:	2b00      	cmp	r3, #0
 8003132:	d079      	beq.n	8003228 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313c:	2b00      	cmp	r3, #0
 800313e:	d107      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x4d4>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	0e9b      	lsrs	r3, r3, #26
 8003146:	3301      	adds	r3, #1
 8003148:	069b      	lsls	r3, r3, #26
 800314a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800314e:	e015      	b.n	800317c <HAL_ADC_ConfigChannel+0x500>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003158:	fa93 f3a3 	rbit	r3, r3
 800315c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800315e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003160:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003168:	2320      	movs	r3, #32
 800316a:	e003      	b.n	8003174 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800316c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800316e:	fab3 f383 	clz	r3, r3
 8003172:	b2db      	uxtb	r3, r3
 8003174:	3301      	adds	r3, #1
 8003176:	069b      	lsls	r3, r3, #26
 8003178:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003184:	2b00      	cmp	r3, #0
 8003186:	d109      	bne.n	800319c <HAL_ADC_ConfigChannel+0x520>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	0e9b      	lsrs	r3, r3, #26
 800318e:	3301      	adds	r3, #1
 8003190:	f003 031f 	and.w	r3, r3, #31
 8003194:	2101      	movs	r1, #1
 8003196:	fa01 f303 	lsl.w	r3, r1, r3
 800319a:	e017      	b.n	80031cc <HAL_ADC_ConfigChannel+0x550>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a4:	fa93 f3a3 	rbit	r3, r3
 80031a8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80031aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80031ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80031b4:	2320      	movs	r3, #32
 80031b6:	e003      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80031b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	3301      	adds	r3, #1
 80031c2:	f003 031f 	and.w	r3, r3, #31
 80031c6:	2101      	movs	r1, #1
 80031c8:	fa01 f303 	lsl.w	r3, r1, r3
 80031cc:	ea42 0103 	orr.w	r1, r2, r3
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d10a      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x576>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	0e9b      	lsrs	r3, r3, #26
 80031e2:	3301      	adds	r3, #1
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	4613      	mov	r3, r2
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	4413      	add	r3, r2
 80031ee:	051b      	lsls	r3, r3, #20
 80031f0:	e018      	b.n	8003224 <HAL_ADC_ConfigChannel+0x5a8>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031fa:	fa93 f3a3 	rbit	r3, r3
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800320a:	2320      	movs	r3, #32
 800320c:	e003      	b.n	8003216 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800320e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003210:	fab3 f383 	clz	r3, r3
 8003214:	b2db      	uxtb	r3, r3
 8003216:	3301      	adds	r3, #1
 8003218:	f003 021f 	and.w	r2, r3, #31
 800321c:	4613      	mov	r3, r2
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	4413      	add	r3, r2
 8003222:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003224:	430b      	orrs	r3, r1
 8003226:	e07e      	b.n	8003326 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003230:	2b00      	cmp	r3, #0
 8003232:	d107      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x5c8>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	0e9b      	lsrs	r3, r3, #26
 800323a:	3301      	adds	r3, #1
 800323c:	069b      	lsls	r3, r3, #26
 800323e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003242:	e015      	b.n	8003270 <HAL_ADC_ConfigChannel+0x5f4>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800324c:	fa93 f3a3 	rbit	r3, r3
 8003250:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003254:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800325c:	2320      	movs	r3, #32
 800325e:	e003      	b.n	8003268 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003262:	fab3 f383 	clz	r3, r3
 8003266:	b2db      	uxtb	r3, r3
 8003268:	3301      	adds	r3, #1
 800326a:	069b      	lsls	r3, r3, #26
 800326c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x614>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	0e9b      	lsrs	r3, r3, #26
 8003282:	3301      	adds	r3, #1
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	2101      	movs	r1, #1
 800328a:	fa01 f303 	lsl.w	r3, r1, r3
 800328e:	e017      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x644>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	fa93 f3a3 	rbit	r3, r3
 800329c:	61fb      	str	r3, [r7, #28]
  return result;
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80032a8:	2320      	movs	r3, #32
 80032aa:	e003      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	3301      	adds	r3, #1
 80032b6:	f003 031f 	and.w	r3, r3, #31
 80032ba:	2101      	movs	r1, #1
 80032bc:	fa01 f303 	lsl.w	r3, r1, r3
 80032c0:	ea42 0103 	orr.w	r1, r2, r3
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10d      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x670>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	0e9b      	lsrs	r3, r3, #26
 80032d6:	3301      	adds	r3, #1
 80032d8:	f003 021f 	and.w	r2, r3, #31
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	3b1e      	subs	r3, #30
 80032e4:	051b      	lsls	r3, r3, #20
 80032e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032ea:	e01b      	b.n	8003324 <HAL_ADC_ConfigChannel+0x6a8>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	fa93 f3a3 	rbit	r3, r3
 80032f8:	613b      	str	r3, [r7, #16]
  return result;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003304:	2320      	movs	r3, #32
 8003306:	e003      	b.n	8003310 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	fab3 f383 	clz	r3, r3
 800330e:	b2db      	uxtb	r3, r3
 8003310:	3301      	adds	r3, #1
 8003312:	f003 021f 	and.w	r2, r3, #31
 8003316:	4613      	mov	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4413      	add	r3, r2
 800331c:	3b1e      	subs	r3, #30
 800331e:	051b      	lsls	r3, r3, #20
 8003320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003324:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332a:	4619      	mov	r1, r3
 800332c:	f7fe ff55 	bl	80021da <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	4b09      	ldr	r3, [pc, #36]	@ (800335c <HAL_ADC_ConfigChannel+0x6e0>)
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80be 	beq.w	80034ba <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003346:	d004      	beq.n	8003352 <HAL_ADC_ConfigChannel+0x6d6>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a04      	ldr	r2, [pc, #16]	@ (8003360 <HAL_ADC_ConfigChannel+0x6e4>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d10a      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x6ec>
 8003352:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <HAL_ADC_ConfigChannel+0x6e8>)
 8003354:	e009      	b.n	800336a <HAL_ADC_ConfigChannel+0x6ee>
 8003356:	bf00      	nop
 8003358:	407f0000 	.word	0x407f0000
 800335c:	80080000 	.word	0x80080000
 8003360:	50000100 	.word	0x50000100
 8003364:	50000300 	.word	0x50000300
 8003368:	4b59      	ldr	r3, [pc, #356]	@ (80034d0 <HAL_ADC_ConfigChannel+0x854>)
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe fe4a 	bl	8002004 <LL_ADC_GetCommonPathInternalCh>
 8003370:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a56      	ldr	r2, [pc, #344]	@ (80034d4 <HAL_ADC_ConfigChannel+0x858>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d004      	beq.n	8003388 <HAL_ADC_ConfigChannel+0x70c>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a55      	ldr	r2, [pc, #340]	@ (80034d8 <HAL_ADC_ConfigChannel+0x85c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d13a      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003388:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800338c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d134      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800339c:	d005      	beq.n	80033aa <HAL_ADC_ConfigChannel+0x72e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a4e      	ldr	r2, [pc, #312]	@ (80034dc <HAL_ADC_ConfigChannel+0x860>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	f040 8085 	bne.w	80034b4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033b2:	d004      	beq.n	80033be <HAL_ADC_ConfigChannel+0x742>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a49      	ldr	r2, [pc, #292]	@ (80034e0 <HAL_ADC_ConfigChannel+0x864>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x746>
 80033be:	4a49      	ldr	r2, [pc, #292]	@ (80034e4 <HAL_ADC_ConfigChannel+0x868>)
 80033c0:	e000      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x748>
 80033c2:	4a43      	ldr	r2, [pc, #268]	@ (80034d0 <HAL_ADC_ConfigChannel+0x854>)
 80033c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033cc:	4619      	mov	r1, r3
 80033ce:	4610      	mov	r0, r2
 80033d0:	f7fe fe05 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033d4:	4b44      	ldr	r3, [pc, #272]	@ (80034e8 <HAL_ADC_ConfigChannel+0x86c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	099b      	lsrs	r3, r3, #6
 80033da:	4a44      	ldr	r2, [pc, #272]	@ (80034ec <HAL_ADC_ConfigChannel+0x870>)
 80033dc:	fba2 2303 	umull	r2, r3, r2, r3
 80033e0:	099b      	lsrs	r3, r3, #6
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	4613      	mov	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033ee:	e002      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1f9      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033fc:	e05a      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a3b      	ldr	r2, [pc, #236]	@ (80034f0 <HAL_ADC_ConfigChannel+0x874>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d125      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003408:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800340c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d11f      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a31      	ldr	r2, [pc, #196]	@ (80034e0 <HAL_ADC_ConfigChannel+0x864>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d04c      	beq.n	80034b8 <HAL_ADC_ConfigChannel+0x83c>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a34      	ldr	r2, [pc, #208]	@ (80034f4 <HAL_ADC_ConfigChannel+0x878>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d047      	beq.n	80034b8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003430:	d004      	beq.n	800343c <HAL_ADC_ConfigChannel+0x7c0>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a2a      	ldr	r2, [pc, #168]	@ (80034e0 <HAL_ADC_ConfigChannel+0x864>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d101      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x7c4>
 800343c:	4a29      	ldr	r2, [pc, #164]	@ (80034e4 <HAL_ADC_ConfigChannel+0x868>)
 800343e:	e000      	b.n	8003442 <HAL_ADC_ConfigChannel+0x7c6>
 8003440:	4a23      	ldr	r2, [pc, #140]	@ (80034d0 <HAL_ADC_ConfigChannel+0x854>)
 8003442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003446:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800344a:	4619      	mov	r1, r3
 800344c:	4610      	mov	r0, r2
 800344e:	f7fe fdc6 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003452:	e031      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a27      	ldr	r2, [pc, #156]	@ (80034f8 <HAL_ADC_ConfigChannel+0x87c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d12d      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800345e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d127      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a1c      	ldr	r2, [pc, #112]	@ (80034e0 <HAL_ADC_ConfigChannel+0x864>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d022      	beq.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800347c:	d004      	beq.n	8003488 <HAL_ADC_ConfigChannel+0x80c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a17      	ldr	r2, [pc, #92]	@ (80034e0 <HAL_ADC_ConfigChannel+0x864>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d101      	bne.n	800348c <HAL_ADC_ConfigChannel+0x810>
 8003488:	4a16      	ldr	r2, [pc, #88]	@ (80034e4 <HAL_ADC_ConfigChannel+0x868>)
 800348a:	e000      	b.n	800348e <HAL_ADC_ConfigChannel+0x812>
 800348c:	4a10      	ldr	r2, [pc, #64]	@ (80034d0 <HAL_ADC_ConfigChannel+0x854>)
 800348e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003492:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003496:	4619      	mov	r1, r3
 8003498:	4610      	mov	r0, r2
 800349a:	f7fe fda0 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
 800349e:	e00c      	b.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a4:	f043 0220 	orr.w	r2, r3, #32
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80034b2:	e002      	b.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b4:	bf00      	nop
 80034b6:	e000      	b.n	80034ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80034c2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	37d8      	adds	r7, #216	@ 0xd8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	50000700 	.word	0x50000700
 80034d4:	c3210000 	.word	0xc3210000
 80034d8:	90c00010 	.word	0x90c00010
 80034dc:	50000600 	.word	0x50000600
 80034e0:	50000100 	.word	0x50000100
 80034e4:	50000300 	.word	0x50000300
 80034e8:	2000001c 	.word	0x2000001c
 80034ec:	053e2d63 	.word	0x053e2d63
 80034f0:	c7520000 	.word	0xc7520000
 80034f4:	50000500 	.word	0x50000500
 80034f8:	cb840000 	.word	0xcb840000

080034fc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7fe ff90 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 8003518:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe ffb1 	bl	8002486 <LL_ADC_INJ_IsConversionOngoing>
 8003524:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d103      	bne.n	8003534 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 8098 	beq.w	8003664 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d02a      	beq.n	8003598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7f5b      	ldrb	r3, [r3, #29]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d126      	bne.n	8003598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7f1b      	ldrb	r3, [r3, #28]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d122      	bne.n	8003598 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003552:	2301      	movs	r3, #1
 8003554:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003556:	e014      	b.n	8003582 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	4a45      	ldr	r2, [pc, #276]	@ (8003670 <ADC_ConversionStop+0x174>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d90d      	bls.n	800357c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003564:	f043 0210 	orr.w	r2, r3, #16
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003570:	f043 0201 	orr.w	r2, r3, #1
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e074      	b.n	8003666 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	3301      	adds	r3, #1
 8003580:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358c:	2b40      	cmp	r3, #64	@ 0x40
 800358e:	d1e3      	bne.n	8003558 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2240      	movs	r2, #64	@ 0x40
 8003596:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d014      	beq.n	80035c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fe ff48 	bl	8002438 <LL_ADC_REG_IsConversionOngoing>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00c      	beq.n	80035c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fe ff05 	bl	80023c2 <LL_ADC_IsDisableOngoing>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d104      	bne.n	80035c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fe ff24 	bl	8002410 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d014      	beq.n	80035f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe ff57 	bl	8002486 <LL_ADC_INJ_IsConversionOngoing>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00c      	beq.n	80035f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe feed 	bl	80023c2 <LL_ADC_IsDisableOngoing>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fe ff33 	bl	800245e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d005      	beq.n	800360a <ADC_ConversionStop+0x10e>
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	2b03      	cmp	r3, #3
 8003602:	d105      	bne.n	8003610 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003604:	230c      	movs	r3, #12
 8003606:	617b      	str	r3, [r7, #20]
        break;
 8003608:	e005      	b.n	8003616 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800360a:	2308      	movs	r3, #8
 800360c:	617b      	str	r3, [r7, #20]
        break;
 800360e:	e002      	b.n	8003616 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003610:	2304      	movs	r3, #4
 8003612:	617b      	str	r3, [r7, #20]
        break;
 8003614:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003616:	f7fe fcc3 	bl	8001fa0 <HAL_GetTick>
 800361a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800361c:	e01b      	b.n	8003656 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800361e:	f7fe fcbf 	bl	8001fa0 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b05      	cmp	r3, #5
 800362a:	d914      	bls.n	8003656 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	4013      	ands	r3, r2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00d      	beq.n	8003656 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800363e:	f043 0210 	orr.w	r2, r3, #16
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800364a:	f043 0201 	orr.w	r2, r3, #1
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e007      	b.n	8003666 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1dc      	bne.n	800361e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3720      	adds	r7, #32
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	a33fffff 	.word	0xa33fffff

08003674 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800367c:	2300      	movs	r3, #0
 800367e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe fe89 	bl	800239c <LL_ADC_IsEnabled>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d176      	bne.n	800377e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	4b3c      	ldr	r3, [pc, #240]	@ (8003788 <ADC_Enable+0x114>)
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	f043 0210 	orr.w	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e062      	b.n	8003780 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fe fe44 	bl	800234c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036cc:	d004      	beq.n	80036d8 <ADC_Enable+0x64>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a2e      	ldr	r2, [pc, #184]	@ (800378c <ADC_Enable+0x118>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d101      	bne.n	80036dc <ADC_Enable+0x68>
 80036d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003790 <ADC_Enable+0x11c>)
 80036da:	e000      	b.n	80036de <ADC_Enable+0x6a>
 80036dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003794 <ADC_Enable+0x120>)
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe fc90 	bl	8002004 <LL_ADC_GetCommonPathInternalCh>
 80036e4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d013      	beq.n	8003716 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003798 <ADC_Enable+0x124>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	099b      	lsrs	r3, r3, #6
 80036f4:	4a29      	ldr	r2, [pc, #164]	@ (800379c <ADC_Enable+0x128>)
 80036f6:	fba2 2303 	umull	r2, r3, r2, r3
 80036fa:	099b      	lsrs	r3, r3, #6
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	4613      	mov	r3, r2
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	4413      	add	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003708:	e002      	b.n	8003710 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3b01      	subs	r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f9      	bne.n	800370a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003716:	f7fe fc43 	bl	8001fa0 <HAL_GetTick>
 800371a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800371c:	e028      	b.n	8003770 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe fe3a 	bl	800239c <LL_ADC_IsEnabled>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d104      	bne.n	8003738 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fe fe0a 	bl	800234c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003738:	f7fe fc32 	bl	8001fa0 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d914      	bls.n	8003770 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0301 	and.w	r3, r3, #1
 8003750:	2b01      	cmp	r3, #1
 8003752:	d00d      	beq.n	8003770 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	f043 0210 	orr.w	r2, r3, #16
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003764:	f043 0201 	orr.w	r2, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e007      	b.n	8003780 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b01      	cmp	r3, #1
 800377c:	d1cf      	bne.n	800371e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	8000003f 	.word	0x8000003f
 800378c:	50000100 	.word	0x50000100
 8003790:	50000300 	.word	0x50000300
 8003794:	50000700 	.word	0x50000700
 8003798:	2000001c 	.word	0x2000001c
 800379c:	053e2d63 	.word	0x053e2d63

080037a0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fe fe08 	bl	80023c2 <LL_ADC_IsDisableOngoing>
 80037b2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fe fdef 	bl	800239c <LL_ADC_IsEnabled>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d047      	beq.n	8003854 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d144      	bne.n	8003854 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 030d 	and.w	r3, r3, #13
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d10c      	bne.n	80037f2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7fe fdc9 	bl	8002374 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2203      	movs	r2, #3
 80037e8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037ea:	f7fe fbd9 	bl	8001fa0 <HAL_GetTick>
 80037ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037f0:	e029      	b.n	8003846 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f6:	f043 0210 	orr.w	r2, r3, #16
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003802:	f043 0201 	orr.w	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e023      	b.n	8003856 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800380e:	f7fe fbc7 	bl	8001fa0 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d914      	bls.n	8003846 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00d      	beq.n	8003846 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800382e:	f043 0210 	orr.w	r2, r3, #16
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800383a:	f043 0201 	orr.w	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e007      	b.n	8003856 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1dc      	bne.n	800380e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800388c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003892:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000ed00 	.word	0xe000ed00

080038a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038ac:	4b04      	ldr	r3, [pc, #16]	@ (80038c0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 0307 	and.w	r3, r3, #7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db0b      	blt.n	80038ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	f003 021f 	and.w	r2, r3, #31
 80038dc:	4907      	ldr	r1, [pc, #28]	@ (80038fc <__NVIC_EnableIRQ+0x38>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	2001      	movs	r0, #1
 80038e6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e100 	.word	0xe000e100

08003900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	6039      	str	r1, [r7, #0]
 800390a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800390c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003910:	2b00      	cmp	r3, #0
 8003912:	db0a      	blt.n	800392a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	490c      	ldr	r1, [pc, #48]	@ (800394c <__NVIC_SetPriority+0x4c>)
 800391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391e:	0112      	lsls	r2, r2, #4
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	440b      	add	r3, r1
 8003924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003928:	e00a      	b.n	8003940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	b2da      	uxtb	r2, r3
 800392e:	4908      	ldr	r1, [pc, #32]	@ (8003950 <__NVIC_SetPriority+0x50>)
 8003930:	79fb      	ldrb	r3, [r7, #7]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	3b04      	subs	r3, #4
 8003938:	0112      	lsls	r2, r2, #4
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	440b      	add	r3, r1
 800393e:	761a      	strb	r2, [r3, #24]
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000e100 	.word	0xe000e100
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003954:	b480      	push	{r7}
 8003956:	b089      	sub	sp, #36	@ 0x24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f1c3 0307 	rsb	r3, r3, #7
 800396e:	2b04      	cmp	r3, #4
 8003970:	bf28      	it	cs
 8003972:	2304      	movcs	r3, #4
 8003974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3304      	adds	r3, #4
 800397a:	2b06      	cmp	r3, #6
 800397c:	d902      	bls.n	8003984 <NVIC_EncodePriority+0x30>
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3b03      	subs	r3, #3
 8003982:	e000      	b.n	8003986 <NVIC_EncodePriority+0x32>
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	f04f 32ff 	mov.w	r2, #4294967295
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43da      	mvns	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	401a      	ands	r2, r3
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800399c:	f04f 31ff 	mov.w	r1, #4294967295
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa01 f303 	lsl.w	r3, r1, r3
 80039a6:	43d9      	mvns	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	4313      	orrs	r3, r2
         );
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3724      	adds	r7, #36	@ 0x24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
	...

080039bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039cc:	d301      	bcc.n	80039d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ce:	2301      	movs	r3, #1
 80039d0:	e00f      	b.n	80039f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039d2:	4a0a      	ldr	r2, [pc, #40]	@ (80039fc <SysTick_Config+0x40>)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3b01      	subs	r3, #1
 80039d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039da:	210f      	movs	r1, #15
 80039dc:	f04f 30ff 	mov.w	r0, #4294967295
 80039e0:	f7ff ff8e 	bl	8003900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <SysTick_Config+0x40>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ea:	4b04      	ldr	r3, [pc, #16]	@ (80039fc <SysTick_Config+0x40>)
 80039ec:	2207      	movs	r2, #7
 80039ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	e000e010 	.word	0xe000e010

08003a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff ff29 	bl	8003860 <__NVIC_SetPriorityGrouping>
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b086      	sub	sp, #24
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a24:	f7ff ff40 	bl	80038a8 <__NVIC_GetPriorityGrouping>
 8003a28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	68b9      	ldr	r1, [r7, #8]
 8003a2e:	6978      	ldr	r0, [r7, #20]
 8003a30:	f7ff ff90 	bl	8003954 <NVIC_EncodePriority>
 8003a34:	4602      	mov	r2, r0
 8003a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff ff5f 	bl	8003900 <__NVIC_SetPriority>
}
 8003a42:	bf00      	nop
 8003a44:	3718      	adds	r7, #24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	4603      	mov	r3, r0
 8003a52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff ff33 	bl	80038c4 <__NVIC_EnableIRQ>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff ffa4 	bl	80039bc <SysTick_Config>
 8003a74:	4603      	mov	r3, r0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e147      	b.n	8003d22 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d106      	bne.n	8003aac <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7fd f9bc 	bl	8000e24 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699a      	ldr	r2, [r3, #24]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0210 	bic.w	r2, r2, #16
 8003aba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003abc:	f7fe fa70 	bl	8001fa0 <HAL_GetTick>
 8003ac0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003ac2:	e012      	b.n	8003aea <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003ac4:	f7fe fa6c 	bl	8001fa0 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b0a      	cmp	r3, #10
 8003ad0:	d90b      	bls.n	8003aea <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad6:	f043 0201 	orr.w	r2, r3, #1
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e11b      	b.n	8003d22 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b08      	cmp	r3, #8
 8003af6:	d0e5      	beq.n	8003ac4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699a      	ldr	r2, [r3, #24]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0201 	orr.w	r2, r2, #1
 8003b06:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b08:	f7fe fa4a 	bl	8001fa0 <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b0e:	e012      	b.n	8003b36 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b10:	f7fe fa46 	bl	8001fa0 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b0a      	cmp	r3, #10
 8003b1c:	d90b      	bls.n	8003b36 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b22:	f043 0201 	orr.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e0f5      	b.n	8003d22 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0e5      	beq.n	8003b10 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	699a      	ldr	r2, [r3, #24]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0202 	orr.w	r2, r2, #2
 8003b52:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a74      	ldr	r2, [pc, #464]	@ (8003d2c <HAL_FDCAN_Init+0x2ac>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d103      	bne.n	8003b66 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003b5e:	4a74      	ldr	r2, [pc, #464]	@ (8003d30 <HAL_FDCAN_Init+0x2b0>)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	7c1b      	ldrb	r3, [r3, #16]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d108      	bne.n	8003b80 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	699a      	ldr	r2, [r3, #24]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b7c:	619a      	str	r2, [r3, #24]
 8003b7e:	e007      	b.n	8003b90 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b8e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	7c5b      	ldrb	r3, [r3, #17]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d108      	bne.n	8003baa <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ba6:	619a      	str	r2, [r3, #24]
 8003ba8:	e007      	b.n	8003bba <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699a      	ldr	r2, [r3, #24]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003bb8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	7c9b      	ldrb	r3, [r3, #18]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d108      	bne.n	8003bd4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699a      	ldr	r2, [r3, #24]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003bd0:	619a      	str	r2, [r3, #24]
 8003bd2:	e007      	b.n	8003be4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	699a      	ldr	r2, [r3, #24]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003be2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699a      	ldr	r2, [r3, #24]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003c08:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0210 	bic.w	r2, r2, #16
 8003c18:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d108      	bne.n	8003c34 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699a      	ldr	r2, [r3, #24]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f042 0204 	orr.w	r2, r2, #4
 8003c30:	619a      	str	r2, [r3, #24]
 8003c32:	e02c      	b.n	8003c8e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d028      	beq.n	8003c8e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d01c      	beq.n	8003c7e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c52:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0210 	orr.w	r2, r2, #16
 8003c62:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d110      	bne.n	8003c8e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699a      	ldr	r2, [r3, #24]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0220 	orr.w	r2, r2, #32
 8003c7a:	619a      	str	r2, [r3, #24]
 8003c7c:	e007      	b.n	8003c8e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699a      	ldr	r2, [r3, #24]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f042 0220 	orr.w	r2, r2, #32
 8003c8c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	3b01      	subs	r3, #1
 8003c94:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003c9e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003ca6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003cb6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cb8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc2:	d115      	bne.n	8003cf0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003cd2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003cdc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003cec:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003cee:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fc96 	bl	8004638 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40006400 	.word	0x40006400
 8003d30:	40006500 	.word	0x40006500

08003d34 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d44:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003d46:	7dfb      	ldrb	r3, [r7, #23]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d002      	beq.n	8003d52 <HAL_FDCAN_ConfigFilter+0x1e>
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d13d      	bne.n	8003dce <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d119      	bne.n	8003d8e <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d66:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003d6e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d74:	4313      	orrs	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	e01d      	b.n	8003dca <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	075a      	lsls	r2, r3, #29
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	079a      	lsls	r2, r3, #30
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4413      	add	r3, r2
 8003db6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e006      	b.n	8003ddc <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd2:	f043 0202 	orr.w	r2, r3, #2
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
  }
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	371c      	adds	r7, #28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
 8003df4:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d116      	bne.n	8003e30 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e0a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	011a      	lsls	r2, r3, #4
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	431a      	orrs	r2, r3
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e006      	b.n	8003e3e <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e34:	f043 0204 	orr.w	r2, r3, #4
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
  }
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d110      	bne.n	8003e80 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2202      	movs	r2, #2
 8003e62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	699a      	ldr	r2, [r3, #24]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0201 	bic.w	r2, r2, #1
 8003e74:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e006      	b.n	8003e8e <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
  }
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d12c      	bne.n	8003f0c <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d007      	beq.n	8003ed2 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e023      	b.n	8003f1a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003eda:	0c1b      	lsrs	r3, r3, #16
 8003edc:	f003 0303 	and.w	r3, r3, #3
 8003ee0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	68b9      	ldr	r1, [r7, #8]
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fc11 	bl	8004710 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003efe:	2201      	movs	r2, #1
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	409a      	lsls	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	e006      	b.n	8003f1a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f10:	f043 0208 	orr.w	r2, r3, #8
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
  }
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b08b      	sub	sp, #44	@ 0x2c
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f38:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003f3a:	7efb      	ldrb	r3, [r7, #27]
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	f040 80ea 	bne.w	8004116 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b40      	cmp	r3, #64	@ 0x40
 8003f46:	d138      	bne.n	8003fba <HAL_FDCAN_GetRxMessage+0x96>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d107      	bne.n	8003f68 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e0dd      	b.n	8004124 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 0 element index */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	0a1b      	lsrs	r3, r3, #8
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f88:	d10d      	bne.n	8003fa6 <HAL_FDCAN_GetRxMessage+0x82>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f9a:	d104      	bne.n	8003fa6 <HAL_FDCAN_GetRxMessage+0x82>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF0_NBR;
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	f003 0303 	and.w	r3, r3, #3
 8003fa4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003faa:	69fa      	ldr	r2, [r7, #28]
 8003fac:	4613      	mov	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	440b      	add	r3, r1
 8003fb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fb8:	e037      	b.n	800402a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d107      	bne.n	8003fda <HAL_FDCAN_GetRxMessage+0xb6>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e0a4      	b.n	8004124 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 1 element index */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fe2:	0a1b      	lsrs	r3, r3, #8
 8003fe4:	f003 0303 	and.w	r3, r3, #3
 8003fe8:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ff2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ff6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ffa:	d10d      	bne.n	8004018 <HAL_FDCAN_GetRxMessage+0xf4>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800400c:	d104      	bne.n	8004018 <HAL_FDCAN_GetRxMessage+0xf4>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF1_NBR;
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3301      	adds	r3, #1
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	4613      	mov	r3, r2
 8004020:	00db      	lsls	r3, r3, #3
 8004022:	4413      	add	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	440b      	add	r3, r1
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d107      	bne.n	800404e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	0c9b      	lsrs	r3, r3, #18
 8004044:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	e005      	b.n	800405a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004074:	3304      	adds	r3, #4
 8004076:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	b29a      	uxth	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	0c1b      	lsrs	r3, r3, #16
 8004088:	f003 020f 	and.w	r2, r3, #15
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800409c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80040a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	0e1b      	lsrs	r3, r3, #24
 80040ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	0fda      	lsrs	r2, r3, #31
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80040c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c2:	3304      	adds	r3, #4
 80040c4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80040c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80040ca:	2300      	movs	r3, #0
 80040cc:	623b      	str	r3, [r7, #32]
 80040ce:	e00a      	b.n	80040e6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	441a      	add	r2, r3
 80040d6:	6839      	ldr	r1, [r7, #0]
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	440b      	add	r3, r1
 80040dc:	7812      	ldrb	r2, [r2, #0]
 80040de:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	3301      	adds	r3, #1
 80040e4:	623b      	str	r3, [r7, #32]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_FDCAN_GetRxMessage+0x20c>)
 80040ec:	5cd3      	ldrb	r3, [r2, r3]
 80040ee:	461a      	mov	r2, r3
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d3ec      	bcc.n	80040d0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	2b40      	cmp	r3, #64	@ 0x40
 80040fa:	d105      	bne.n	8004108 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8004106:	e004      	b.n	8004112 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	69fa      	ldr	r2, [r7, #28]
 800410e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	e006      	b.n	8004124 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800411a:	f043 0208 	orr.w	r2, r3, #8
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
  }
}
 8004124:	4618      	mov	r0, r3
 8004126:	372c      	adds	r7, #44	@ 0x2c
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	080066a0 	.word	0x080066a0

08004134 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004134:	b480      	push	{r7}
 8004136:	b087      	sub	sp, #28
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004146:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004148:	7dfb      	ldrb	r3, [r7, #23]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d003      	beq.n	8004156 <HAL_FDCAN_ActivateNotification+0x22>
 800414e:	7dfb      	ldrb	r3, [r7, #23]
 8004150:	2b02      	cmp	r3, #2
 8004152:	f040 80c8 	bne.w	80042e6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d03b      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004178:	2b00      	cmp	r3, #0
 800417a:	d004      	beq.n	8004186 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d031      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800418c:	2b00      	cmp	r3, #0
 800418e:	d004      	beq.n	800419a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b00      	cmp	r3, #0
 8004198:	d027      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d004      	beq.n	80041ae <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d01d      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d004      	beq.n	80041c2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f003 0310 	and.w	r3, r3, #16
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d013      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d004      	beq.n	80041d6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	f003 0320 	and.w	r3, r3, #32
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00c      	beq.n	80041fa <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d107      	bne.n	80041fa <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f042 0201 	orr.w	r2, r2, #1
 80041f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	2b00      	cmp	r3, #0
 8004202:	d004      	beq.n	800420e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	d13b      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004214:	2b00      	cmp	r3, #0
 8004216:	d004      	beq.n	8004222 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d131      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b00      	cmp	r3, #0
 8004234:	d127      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800423c:	2b00      	cmp	r3, #0
 800423e:	d004      	beq.n	800424a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f003 0308 	and.w	r3, r3, #8
 8004246:	2b00      	cmp	r3, #0
 8004248:	d11d      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004250:	2b00      	cmp	r3, #0
 8004252:	d004      	beq.n	800425e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f003 0310 	and.w	r3, r3, #16
 800425a:	2b00      	cmp	r3, #0
 800425c:	d113      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004264:	2b00      	cmp	r3, #0
 8004266:	d004      	beq.n	8004272 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f003 0320 	and.w	r3, r3, #32
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00c      	beq.n	8004296 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0202 	orr.w	r2, r2, #2
 8004294:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800429c:	2b00      	cmp	r3, #0
 800429e:	d009      	beq.n	80042b4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d009      	beq.n	80042d2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	430a      	orrs	r2, r1
 80042ce:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	430a      	orrs	r2, r1
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	e006      	b.n	80042f4 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ea:	f043 0202 	orr.w	r2, r3, #2
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
  }
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08c      	sub	sp, #48	@ 0x30
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800430e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800431c:	4013      	ands	r3, r2
 800431e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004332:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004334:	4013      	ands	r3, r2
 8004336:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004342:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800434c:	4013      	ands	r3, r2
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004356:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800435a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004362:	6a3a      	ldr	r2, [r7, #32]
 8004364:	4013      	ands	r3, r2
 8004366:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004372:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437a:	69fa      	ldr	r2, [r7, #28]
 800437c:	4013      	ands	r3, r2
 800437e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004386:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	099b      	lsrs	r3, r3, #6
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00c      	beq.n	80043b6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	099b      	lsrs	r3, r3, #6
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d006      	beq.n	80043b6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2240      	movs	r2, #64	@ 0x40
 80043ae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f922 	bl	80045fa <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	0a1b      	lsrs	r3, r3, #8
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d01a      	beq.n	80043f8 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	0a1b      	lsrs	r3, r3, #8
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d014      	beq.n	80043f8 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043d6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043ee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80043f0:	6939      	ldr	r1, [r7, #16]
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f8e2 	bl	80045bc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80043f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004404:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f8ac 	bl	8004566 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800440e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004410:	2b00      	cmp	r3, #0
 8004412:	d007      	beq.n	8004424 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800441a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800441c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7fc fe2e 	bl	8001080 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	2b00      	cmp	r3, #0
 8004428:	d007      	beq.n	800443a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004430:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004432:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f8a1 	bl	800457c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	0a5b      	lsrs	r3, r3, #9
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00d      	beq.n	8004462 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	0a5b      	lsrs	r3, r3, #9
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d007      	beq.n	8004462 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800445a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f898 	bl	8004592 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	09db      	lsrs	r3, r3, #7
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d019      	beq.n	80044a2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	09db      	lsrs	r3, r3, #7
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d013      	beq.n	80044a2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004482:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4013      	ands	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2280      	movs	r2, #128	@ 0x80
 8004498:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800449a:	68f9      	ldr	r1, [r7, #12]
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f882 	bl	80045a6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	0b5b      	lsrs	r3, r3, #13
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00d      	beq.n	80044ca <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	0b5b      	lsrs	r3, r3, #13
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d007      	beq.n	80044ca <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044c2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 f884 	bl	80045d2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	0bdb      	lsrs	r3, r3, #15
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00d      	beq.n	80044f2 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	0bdb      	lsrs	r3, r3, #15
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80044ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f87a 	bl	80045e6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	0b9b      	lsrs	r3, r3, #14
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d010      	beq.n	8004520 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	0b9b      	lsrs	r3, r3, #14
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004512:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004518:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d007      	beq.n	8004536 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69fa      	ldr	r2, [r7, #28]
 800452c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800452e:	69f9      	ldr	r1, [r7, #28]
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f876 	bl	8004622 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d009      	beq.n	8004550 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6a3a      	ldr	r2, [r7, #32]
 8004542:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004554:	2b00      	cmp	r3, #0
 8004556:	d002      	beq.n	800455e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f858 	bl	800460e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800455e:	bf00      	nop
 8004560:	3730      	adds	r7, #48	@ 0x30
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b083      	sub	sp, #12
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800460e:	b480      	push	{r7}
 8004610:	b083      	sub	sp, #12
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004622:	b480      	push	{r7}
 8004624:	b083      	sub	sp, #12
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004640:	4b30      	ldr	r3, [pc, #192]	@ (8004704 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004642:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a2f      	ldr	r2, [pc, #188]	@ (8004708 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d103      	bne.n	8004656 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004654:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a2c      	ldr	r2, [pc, #176]	@ (800470c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d103      	bne.n	8004668 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8004666:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004676:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467e:	041a      	lsls	r2, r3, #16
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800469c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	061a      	lsls	r2, r3, #24
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	e005      	b.n	80046ea <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	3304      	adds	r3, #4
 80046e8:	60fb      	str	r3, [r7, #12]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d3f3      	bcc.n	80046de <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80046f6:	bf00      	nop
 80046f8:	bf00      	nop
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	4000a400 	.word	0x4000a400
 8004708:	40006800 	.word	0x40006800
 800470c:	40006c00 	.word	0x40006c00

08004710 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004710:	b480      	push	{r7}
 8004712:	b089      	sub	sp, #36	@ 0x24
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10a      	bne.n	800473c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800472e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004736:	4313      	orrs	r3, r2
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	e00a      	b.n	8004752 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004744:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800474a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800474c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004750:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800475c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004762:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004768:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4413      	add	r3, r2
 8004780:	00db      	lsls	r3, r3, #3
 8004782:	440b      	add	r3, r1
 8004784:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	69fa      	ldr	r2, [r7, #28]
 800478a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	3304      	adds	r3, #4
 8004790:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	3304      	adds	r3, #4
 800479c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
 80047a2:	e020      	b.n	80047e6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	3303      	adds	r3, #3
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	4413      	add	r3, r2
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	3302      	adds	r3, #2
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	440b      	add	r3, r1
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80047bc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	3301      	adds	r3, #1
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	440b      	add	r3, r1
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80047ca:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	440a      	add	r2, r1
 80047d2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80047d4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	3304      	adds	r3, #4
 80047de:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	3304      	adds	r3, #4
 80047e4:	617b      	str	r3, [r7, #20]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	4a06      	ldr	r2, [pc, #24]	@ (8004804 <FDCAN_CopyMessageToRAM+0xf4>)
 80047ec:	5cd3      	ldrb	r3, [r2, r3]
 80047ee:	461a      	mov	r2, r3
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d3d6      	bcc.n	80047a4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80047f6:	bf00      	nop
 80047f8:	bf00      	nop
 80047fa:	3724      	adds	r7, #36	@ 0x24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	080066a0 	.word	0x080066a0

08004808 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef const *GPIO_Init)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004816:	e164      	b.n	8004ae2 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	2101      	movs	r1, #1
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	fa01 f303 	lsl.w	r3, r1, r3
 8004824:	4013      	ands	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 8156 	beq.w	8004adc <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f003 0303 	and.w	r3, r3, #3
 8004838:	2b01      	cmp	r3, #1
 800483a:	d005      	beq.n	8004848 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004844:	2b02      	cmp	r3, #2
 8004846:	d130      	bne.n	80048aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	2203      	movs	r2, #3
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	43db      	mvns	r3, r3
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4013      	ands	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	68da      	ldr	r2, [r3, #12]
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800487e:	2201      	movs	r2, #1
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	fa02 f303 	lsl.w	r3, r2, r3
 8004886:	43db      	mvns	r3, r3
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	4013      	ands	r3, r2
 800488c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	091b      	lsrs	r3, r3, #4
 8004894:	f003 0201 	and.w	r2, r3, #1
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0303 	and.w	r3, r3, #3
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	d109      	bne.n	80048ca <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80048be:	2b03      	cmp	r3, #3
 80048c0:	d11b      	bne.n	80048fa <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d017      	beq.n	80048fa <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	2203      	movs	r2, #3
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	43db      	mvns	r3, r3
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4013      	ands	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d123      	bne.n	800494e <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	08da      	lsrs	r2, r3, #3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3208      	adds	r2, #8
 800490e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004912:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	220f      	movs	r2, #15
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43db      	mvns	r3, r3
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4013      	ands	r3, r2
 8004928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f003 0307 	and.w	r3, r3, #7
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	08da      	lsrs	r2, r3, #3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3208      	adds	r2, #8
 8004948:	6939      	ldr	r1, [r7, #16]
 800494a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	2203      	movs	r2, #3
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	43db      	mvns	r3, r3
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4013      	ands	r3, r2
 8004964:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f003 0203 	and.w	r2, r3, #3
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	fa02 f303 	lsl.w	r3, r2, r3
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	4313      	orrs	r3, r2
 800497a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 80a6 	beq.w	8004adc <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004990:	4b5b      	ldr	r3, [pc, #364]	@ (8004b00 <HAL_GPIO_Init+0x2f8>)
 8004992:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004994:	4a5a      	ldr	r2, [pc, #360]	@ (8004b00 <HAL_GPIO_Init+0x2f8>)
 8004996:	f043 0301 	orr.w	r3, r3, #1
 800499a:	6613      	str	r3, [r2, #96]	@ 0x60
 800499c:	4b58      	ldr	r3, [pc, #352]	@ (8004b00 <HAL_GPIO_Init+0x2f8>)
 800499e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	60bb      	str	r3, [r7, #8]
 80049a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049a8:	4a56      	ldr	r2, [pc, #344]	@ (8004b04 <HAL_GPIO_Init+0x2fc>)
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	089b      	lsrs	r3, r3, #2
 80049ae:	3302      	adds	r3, #2
 80049b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	220f      	movs	r2, #15
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	43db      	mvns	r3, r3
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	4013      	ands	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80049d2:	d01f      	beq.n	8004a14 <HAL_GPIO_Init+0x20c>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a4c      	ldr	r2, [pc, #304]	@ (8004b08 <HAL_GPIO_Init+0x300>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d019      	beq.n	8004a10 <HAL_GPIO_Init+0x208>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a4b      	ldr	r2, [pc, #300]	@ (8004b0c <HAL_GPIO_Init+0x304>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d013      	beq.n	8004a0c <HAL_GPIO_Init+0x204>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004b10 <HAL_GPIO_Init+0x308>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00d      	beq.n	8004a08 <HAL_GPIO_Init+0x200>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a49      	ldr	r2, [pc, #292]	@ (8004b14 <HAL_GPIO_Init+0x30c>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d007      	beq.n	8004a04 <HAL_GPIO_Init+0x1fc>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a48      	ldr	r2, [pc, #288]	@ (8004b18 <HAL_GPIO_Init+0x310>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d101      	bne.n	8004a00 <HAL_GPIO_Init+0x1f8>
 80049fc:	2305      	movs	r3, #5
 80049fe:	e00a      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a00:	2306      	movs	r3, #6
 8004a02:	e008      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a04:	2304      	movs	r3, #4
 8004a06:	e006      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e004      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	e002      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a10:	2301      	movs	r3, #1
 8004a12:	e000      	b.n	8004a16 <HAL_GPIO_Init+0x20e>
 8004a14:	2300      	movs	r3, #0
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	f002 0203 	and.w	r2, r2, #3
 8004a1c:	0092      	lsls	r2, r2, #2
 8004a1e:	4093      	lsls	r3, r2
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a26:	4937      	ldr	r1, [pc, #220]	@ (8004b04 <HAL_GPIO_Init+0x2fc>)
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	089b      	lsrs	r3, r3, #2
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a34:	4b39      	ldr	r3, [pc, #228]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4013      	ands	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a58:	4a30      	ldr	r2, [pc, #192]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	43db      	mvns	r3, r3
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a82:	4a26      	ldr	r2, [pc, #152]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004a88:	4b24      	ldr	r3, [pc, #144]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	43db      	mvns	r3, r3
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4013      	ands	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d003      	beq.n	8004aac <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004aac:	4a1b      	ldr	r2, [pc, #108]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	43db      	mvns	r3, r3
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ad6:	4a11      	ldr	r2, [pc, #68]	@ (8004b1c <HAL_GPIO_Init+0x314>)
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f47f ae93 	bne.w	8004818 <HAL_GPIO_Init+0x10>
  }
}
 8004af2:	bf00      	nop
 8004af4:	bf00      	nop
 8004af6:	371c      	adds	r7, #28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	40021000 	.word	0x40021000
 8004b04:	40010000 	.word	0x40010000
 8004b08:	48000400 	.word	0x48000400
 8004b0c:	48000800 	.word	0x48000800
 8004b10:	48000c00 	.word	0x48000c00
 8004b14:	48001000 	.word	0x48001000
 8004b18:	48001400 	.word	0x48001400
 8004b1c:	40010400 	.word	0x40010400

08004b20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef const *GPIOx, uint16_t GPIO_Pin)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	691a      	ldr	r2, [r3, #16]
 8004b30:	887b      	ldrh	r3, [r7, #2]
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d002      	beq.n	8004b3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	73fb      	strb	r3, [r7, #15]
 8004b3c:	e001      	b.n	8004b42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	807b      	strh	r3, [r7, #2]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b60:	787b      	ldrb	r3, [r7, #1]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b66:	887a      	ldrh	r2, [r7, #2]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b6c:	e002      	b.n	8004b74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b6e:	887a      	ldrh	r2, [r7, #2]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d101      	bne.n	8004b92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e08d      	b.n	8004cae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7fc fbea 	bl	8001380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2224      	movs	r2, #36	@ 0x24
 8004bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0201 	bic.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004bd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004be0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d107      	bne.n	8004bfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bf6:	609a      	str	r2, [r3, #8]
 8004bf8:	e006      	b.n	8004c08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d108      	bne.n	8004c22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	e007      	b.n	8004c32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004c40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69d9      	ldr	r1, [r3, #28]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1a      	ldr	r2, [r3, #32]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0201 	orr.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	817b      	strh	r3, [r7, #10]
 8004cca:	460b      	mov	r3, r1
 8004ccc:	813b      	strh	r3, [r7, #8]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b20      	cmp	r3, #32
 8004cdc:	f040 80fd 	bne.w	8004eda <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <HAL_I2C_Mem_Read+0x34>
 8004ce6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d105      	bne.n	8004cf8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cf2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e0f1      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d101      	bne.n	8004d06 <HAL_I2C_Mem_Read+0x4e>
 8004d02:	2302      	movs	r3, #2
 8004d04:	e0ea      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d0e:	f7fd f947 	bl	8001fa0 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	9300      	str	r3, [sp, #0]
 8004d18:	2319      	movs	r3, #25
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 f95b 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d001      	beq.n	8004d30 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e0d5      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2222      	movs	r2, #34	@ 0x22
 8004d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2240      	movs	r2, #64	@ 0x40
 8004d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a3a      	ldr	r2, [r7, #32]
 8004d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d58:	88f8      	ldrh	r0, [r7, #6]
 8004d5a:	893a      	ldrh	r2, [r7, #8]
 8004d5c:	8979      	ldrh	r1, [r7, #10]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	4603      	mov	r3, r0
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f8bf 	bl	8004eec <I2C_RequestMemoryRead>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e0ad      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	2bff      	cmp	r3, #255	@ 0xff
 8004d88:	d90e      	bls.n	8004da8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	22ff      	movs	r2, #255	@ 0xff
 8004d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	8979      	ldrh	r1, [r7, #10]
 8004d98:	4b52      	ldr	r3, [pc, #328]	@ (8004ee4 <HAL_I2C_Mem_Read+0x22c>)
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 fadf 	bl	8005364 <I2C_TransferConfig>
 8004da6:	e00f      	b.n	8004dc8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	8979      	ldrh	r1, [r7, #10]
 8004dba:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee4 <HAL_I2C_Mem_Read+0x22c>)
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 face 	bl	8005364 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dce:	2200      	movs	r2, #0
 8004dd0:	2104      	movs	r1, #4
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f902 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e07c      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dec:	b2d2      	uxtb	r2, r2
 8004dee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d034      	beq.n	8004e88 <HAL_I2C_Mem_Read+0x1d0>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d130      	bne.n	8004e88 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2180      	movs	r1, #128	@ 0x80
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f8d3 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e04d      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2bff      	cmp	r3, #255	@ 0xff
 8004e48:	d90e      	bls.n	8004e68 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	22ff      	movs	r2, #255	@ 0xff
 8004e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	8979      	ldrh	r1, [r7, #10]
 8004e58:	2300      	movs	r3, #0
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 fa7f 	bl	8005364 <I2C_TransferConfig>
 8004e66:	e00f      	b.n	8004e88 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	8979      	ldrh	r1, [r7, #10]
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fa6e 	bl	8005364 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d19a      	bne.n	8004dc8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f940 	bl	800511c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e01a      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	6859      	ldr	r1, [r3, #4]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee8 <HAL_I2C_Mem_Read+0x230>)
 8004eba:	400b      	ands	r3, r1
 8004ebc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e000      	b.n	8004edc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004eda:	2302      	movs	r3, #2
  }
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	80002400 	.word	0x80002400
 8004ee8:	fe00e800 	.word	0xfe00e800

08004eec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	4608      	mov	r0, r1
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4603      	mov	r3, r0
 8004efc:	817b      	strh	r3, [r7, #10]
 8004efe:	460b      	mov	r3, r1
 8004f00:	813b      	strh	r3, [r7, #8]
 8004f02:	4613      	mov	r3, r2
 8004f04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004f06:	88fb      	ldrh	r3, [r7, #6]
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	8979      	ldrh	r1, [r7, #10]
 8004f0c:	4b20      	ldr	r3, [pc, #128]	@ (8004f90 <I2C_RequestMemoryRead+0xa4>)
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	2300      	movs	r3, #0
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 fa26 	bl	8005364 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f18:	69fa      	ldr	r2, [r7, #28]
 8004f1a:	69b9      	ldr	r1, [r7, #24]
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f8b6 	bl	800508e <I2C_WaitOnTXISFlagUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e02c      	b.n	8004f86 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d105      	bne.n	8004f3e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f32:	893b      	ldrh	r3, [r7, #8]
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f3c:	e015      	b.n	8004f6a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f3e:	893b      	ldrh	r3, [r7, #8]
 8004f40:	0a1b      	lsrs	r3, r3, #8
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f4c:	69fa      	ldr	r2, [r7, #28]
 8004f4e:	69b9      	ldr	r1, [r7, #24]
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f89c 	bl	800508e <I2C_WaitOnTXISFlagUntilTimeout>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e012      	b.n	8004f86 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f60:	893b      	ldrh	r3, [r7, #8]
 8004f62:	b2da      	uxtb	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	2200      	movs	r2, #0
 8004f72:	2140      	movs	r1, #64	@ 0x40
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f831 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e000      	b.n	8004f86 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	80002000 	.word	0x80002000

08004f94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d103      	bne.n	8004fb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d007      	beq.n	8004fd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0201 	orr.w	r2, r2, #1
 8004fce:	619a      	str	r2, [r3, #24]
  }
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	603b      	str	r3, [r7, #0]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fec:	e03b      	b.n	8005066 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	6839      	ldr	r1, [r7, #0]
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 f8d6 	bl	80051a4 <I2C_IsErrorOccurred>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e041      	b.n	8005086 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005008:	d02d      	beq.n	8005066 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500a:	f7fc ffc9 	bl	8001fa0 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	429a      	cmp	r2, r3
 8005018:	d302      	bcc.n	8005020 <I2C_WaitOnFlagUntilTimeout+0x44>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d122      	bne.n	8005066 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	4013      	ands	r3, r2
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	429a      	cmp	r2, r3
 800502e:	bf0c      	ite	eq
 8005030:	2301      	moveq	r3, #1
 8005032:	2300      	movne	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	461a      	mov	r2, r3
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	429a      	cmp	r2, r3
 800503c:	d113      	bne.n	8005066 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005042:	f043 0220 	orr.w	r2, r3, #32
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e00f      	b.n	8005086 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699a      	ldr	r2, [r3, #24]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	4013      	ands	r3, r2
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	429a      	cmp	r2, r3
 8005074:	bf0c      	ite	eq
 8005076:	2301      	moveq	r3, #1
 8005078:	2300      	movne	r3, #0
 800507a:	b2db      	uxtb	r3, r3
 800507c:	461a      	mov	r2, r3
 800507e:	79fb      	ldrb	r3, [r7, #7]
 8005080:	429a      	cmp	r2, r3
 8005082:	d0b4      	beq.n	8004fee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800509a:	e033      	b.n	8005104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	68b9      	ldr	r1, [r7, #8]
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 f87f 	bl	80051a4 <I2C_IsErrorOccurred>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e031      	b.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b6:	d025      	beq.n	8005104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b8:	f7fc ff72 	bl	8001fa0 <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d302      	bcc.n	80050ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d11a      	bne.n	8005104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d013      	beq.n	8005104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e0:	f043 0220 	orr.w	r2, r3, #32
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e007      	b.n	8005114 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b02      	cmp	r3, #2
 8005110:	d1c4      	bne.n	800509c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005128:	e02f      	b.n	800518a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	68b9      	ldr	r1, [r7, #8]
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f838 	bl	80051a4 <I2C_IsErrorOccurred>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e02d      	b.n	800519a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800513e:	f7fc ff2f 	bl	8001fa0 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	429a      	cmp	r2, r3
 800514c:	d302      	bcc.n	8005154 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d11a      	bne.n	800518a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b20      	cmp	r3, #32
 8005160:	d013      	beq.n	800518a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005166:	f043 0220 	orr.w	r2, r3, #32
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e007      	b.n	800519a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	f003 0320 	and.w	r3, r3, #32
 8005194:	2b20      	cmp	r3, #32
 8005196:	d1c8      	bne.n	800512a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08a      	sub	sp, #40	@ 0x28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80051be:	2300      	movs	r3, #0
 80051c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d068      	beq.n	80052a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2210      	movs	r2, #16
 80051d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80051d8:	e049      	b.n	800526e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e0:	d045      	beq.n	800526e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80051e2:	f7fc fedd 	bl	8001fa0 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d302      	bcc.n	80051f8 <I2C_IsErrorOccurred+0x54>
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d13a      	bne.n	800526e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005202:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800520a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005216:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521a:	d121      	bne.n	8005260 <I2C_IsErrorOccurred+0xbc>
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005222:	d01d      	beq.n	8005260 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005224:	7cfb      	ldrb	r3, [r7, #19]
 8005226:	2b20      	cmp	r3, #32
 8005228:	d01a      	beq.n	8005260 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005238:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800523a:	f7fc feb1 	bl	8001fa0 <HAL_GetTick>
 800523e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005240:	e00e      	b.n	8005260 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005242:	f7fc fead 	bl	8001fa0 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b19      	cmp	r3, #25
 800524e:	d907      	bls.n	8005260 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	f043 0320 	orr.w	r3, r3, #32
 8005256:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800525e:	e006      	b.n	800526e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b20      	cmp	r3, #32
 800526c:	d1e9      	bne.n	8005242 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b20      	cmp	r3, #32
 800527a:	d003      	beq.n	8005284 <I2C_IsErrorOccurred+0xe0>
 800527c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0aa      	beq.n	80051da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2220      	movs	r2, #32
 8005292:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	f043 0304 	orr.w	r3, r3, #4
 800529a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00b      	beq.n	80052cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	f043 0301 	orr.w	r3, r3, #1
 80052ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00b      	beq.n	80052ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	f043 0308 	orr.w	r3, r3, #8
 80052dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00b      	beq.n	8005310 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	f043 0302 	orr.w	r3, r3, #2
 80052fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005308:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01c      	beq.n	8005352 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f7ff fe3b 	bl	8004f94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6859      	ldr	r1, [r3, #4]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <I2C_IsErrorOccurred+0x1bc>)
 800532a:	400b      	ands	r3, r1
 800532c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005332:	6a3b      	ldr	r3, [r7, #32]
 8005334:	431a      	orrs	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2220      	movs	r2, #32
 800533e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005352:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005356:	4618      	mov	r0, r3
 8005358:	3728      	adds	r7, #40	@ 0x28
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	fe00e800 	.word	0xfe00e800

08005364 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	607b      	str	r3, [r7, #4]
 800536e:	460b      	mov	r3, r1
 8005370:	817b      	strh	r3, [r7, #10]
 8005372:	4613      	mov	r3, r2
 8005374:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005376:	897b      	ldrh	r3, [r7, #10]
 8005378:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800537c:	7a7b      	ldrb	r3, [r7, #9]
 800537e:	041b      	lsls	r3, r3, #16
 8005380:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005384:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	4313      	orrs	r3, r2
 800538e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005392:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	0d5b      	lsrs	r3, r3, #21
 800539e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80053a2:	4b08      	ldr	r3, [pc, #32]	@ (80053c4 <I2C_TransferConfig+0x60>)
 80053a4:	430b      	orrs	r3, r1
 80053a6:	43db      	mvns	r3, r3
 80053a8:	ea02 0103 	and.w	r1, r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80053b6:	bf00      	nop
 80053b8:	371c      	adds	r7, #28
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	03ff63ff 	.word	0x03ff63ff

080053c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b20      	cmp	r3, #32
 80053dc:	d138      	bne.n	8005450 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e032      	b.n	8005452 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2224      	movs	r2, #36	@ 0x24
 80053f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0201 	bic.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800541a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6819      	ldr	r1, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	430a      	orrs	r2, r1
 800542a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e000      	b.n	8005452 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005450:	2302      	movs	r3, #2
  }
}
 8005452:	4618      	mov	r0, r3
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800545e:	b480      	push	{r7}
 8005460:	b085      	sub	sp, #20
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b20      	cmp	r3, #32
 8005472:	d139      	bne.n	80054e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800547a:	2b01      	cmp	r3, #1
 800547c:	d101      	bne.n	8005482 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800547e:	2302      	movs	r3, #2
 8005480:	e033      	b.n	80054ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2224      	movs	r2, #36	@ 0x24
 800548e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0201 	bic.w	r2, r2, #1
 80054a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80054b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	021b      	lsls	r3, r3, #8
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0201 	orr.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e000      	b.n	80054ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
  }
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3714      	adds	r7, #20
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
	...

080054f8 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e087      	b.n	800561a <HAL_LPTIM_Init+0x122>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d106      	bne.n	800552a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f7fc f819 	bl	800155c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2202      	movs	r2, #2
 800552e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d004      	beq.n	800554c <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005546:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800554a:	d103      	bne.n	8005554 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 031e 	bic.w	r3, r3, #30
 8005552:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800555c:	4293      	cmp	r3, r2
 800555e:	d003      	beq.n	8005568 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4b30      	ldr	r3, [pc, #192]	@ (8005624 <HAL_LPTIM_Init+0x12c>)
 8005564:	4013      	ands	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4b2f      	ldr	r3, [pc, #188]	@ (8005628 <HAL_LPTIM_Init+0x130>)
 800556c:	4013      	ands	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005578:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800557e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8005584:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800558a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d107      	bne.n	80055aa <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80055a2:	4313      	orrs	r3, r2
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d004      	beq.n	80055bc <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055ba:	d107      	bne.n	80055cc <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80055c4:	4313      	orrs	r3, r2
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d00a      	beq.n	80055ee <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80055e0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80055e6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a0c      	ldr	r2, [pc, #48]	@ (800562c <HAL_LPTIM_Init+0x134>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d107      	bne.n	8005610 <HAL_LPTIM_Init+0x118>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	dfff1f3f 	.word	0xdfff1f3f
 8005628:	ff19f1fe 	.word	0xff19f1fe
 800562c:	40007c00 	.word	0x40007c00

08005630 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d141      	bne.n	80056c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800563e:	4b4b      	ldr	r3, [pc, #300]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564a:	d131      	bne.n	80056b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800564c:	4b47      	ldr	r3, [pc, #284]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800564e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005652:	4a46      	ldr	r2, [pc, #280]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005658:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800565c:	4b43      	ldr	r3, [pc, #268]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005664:	4a41      	ldr	r2, [pc, #260]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005666:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800566a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800566c:	4b40      	ldr	r3, [pc, #256]	@ (8005770 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2232      	movs	r2, #50	@ 0x32
 8005672:	fb02 f303 	mul.w	r3, r2, r3
 8005676:	4a3f      	ldr	r2, [pc, #252]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005678:	fba2 2303 	umull	r2, r3, r2, r3
 800567c:	0c9b      	lsrs	r3, r3, #18
 800567e:	3301      	adds	r3, #1
 8005680:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005682:	e002      	b.n	800568a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	3b01      	subs	r3, #1
 8005688:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800568a:	4b38      	ldr	r3, [pc, #224]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005696:	d102      	bne.n	800569e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f2      	bne.n	8005684 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800569e:	4b33      	ldr	r3, [pc, #204]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056aa:	d158      	bne.n	800575e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e057      	b.n	8005760 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056b0:	4b2e      	ldr	r3, [pc, #184]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056b6:	4a2d      	ldr	r2, [pc, #180]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80056c0:	e04d      	b.n	800575e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056c8:	d141      	bne.n	800574e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056ca:	4b28      	ldr	r3, [pc, #160]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80056d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d6:	d131      	bne.n	800573c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056d8:	4b24      	ldr	r3, [pc, #144]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056de:	4a23      	ldr	r2, [pc, #140]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056e8:	4b20      	ldr	r3, [pc, #128]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056f0:	4a1e      	ldr	r2, [pc, #120]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005770 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2232      	movs	r2, #50	@ 0x32
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	4a1c      	ldr	r2, [pc, #112]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005704:	fba2 2303 	umull	r2, r3, r2, r3
 8005708:	0c9b      	lsrs	r3, r3, #18
 800570a:	3301      	adds	r3, #1
 800570c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800570e:	e002      	b.n	8005716 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	3b01      	subs	r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005716:	4b15      	ldr	r3, [pc, #84]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800571e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005722:	d102      	bne.n	800572a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1f2      	bne.n	8005710 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800572a:	4b10      	ldr	r3, [pc, #64]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005736:	d112      	bne.n	800575e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e011      	b.n	8005760 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800573c:	4b0b      	ldr	r3, [pc, #44]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800573e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005742:	4a0a      	ldr	r2, [pc, #40]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005748:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800574c:	e007      	b.n	800575e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800574e:	4b07      	ldr	r3, [pc, #28]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005756:	4a05      	ldr	r2, [pc, #20]	@ (800576c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005758:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800575c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr
 800576c:	40007000 	.word	0x40007000
 8005770:	2000001c 	.word	0x2000001c
 8005774:	431bde83 	.word	0x431bde83

08005778 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800577c:	4b05      	ldr	r3, [pc, #20]	@ (8005794 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	4a04      	ldr	r2, [pc, #16]	@ (8005794 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005782:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005786:	6093      	str	r3, [r2, #8]
}
 8005788:	bf00      	nop
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	40007000 	.word	0x40007000

08005798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e2fe      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d075      	beq.n	80058a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057b6:	4b97      	ldr	r3, [pc, #604]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 030c 	and.w	r3, r3, #12
 80057be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057c0:	4b94      	ldr	r3, [pc, #592]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0303 	and.w	r3, r3, #3
 80057c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	2b0c      	cmp	r3, #12
 80057ce:	d102      	bne.n	80057d6 <HAL_RCC_OscConfig+0x3e>
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	2b03      	cmp	r3, #3
 80057d4:	d002      	beq.n	80057dc <HAL_RCC_OscConfig+0x44>
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	2b08      	cmp	r3, #8
 80057da:	d10b      	bne.n	80057f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057dc:	4b8d      	ldr	r3, [pc, #564]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d05b      	beq.n	80058a0 <HAL_RCC_OscConfig+0x108>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d157      	bne.n	80058a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e2d9      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057fc:	d106      	bne.n	800580c <HAL_RCC_OscConfig+0x74>
 80057fe:	4b85      	ldr	r3, [pc, #532]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a84      	ldr	r2, [pc, #528]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	e01d      	b.n	8005848 <HAL_RCC_OscConfig+0xb0>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005814:	d10c      	bne.n	8005830 <HAL_RCC_OscConfig+0x98>
 8005816:	4b7f      	ldr	r3, [pc, #508]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a7e      	ldr	r2, [pc, #504]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800581c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005820:	6013      	str	r3, [r2, #0]
 8005822:	4b7c      	ldr	r3, [pc, #496]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a7b      	ldr	r2, [pc, #492]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	e00b      	b.n	8005848 <HAL_RCC_OscConfig+0xb0>
 8005830:	4b78      	ldr	r3, [pc, #480]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a77      	ldr	r2, [pc, #476]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	4b75      	ldr	r3, [pc, #468]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a74      	ldr	r2, [pc, #464]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d013      	beq.n	8005878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005850:	f7fc fba6 	bl	8001fa0 <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005858:	f7fc fba2 	bl	8001fa0 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b64      	cmp	r3, #100	@ 0x64
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e29e      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800586a:	4b6a      	ldr	r3, [pc, #424]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0f0      	beq.n	8005858 <HAL_RCC_OscConfig+0xc0>
 8005876:	e014      	b.n	80058a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005878:	f7fc fb92 	bl	8001fa0 <HAL_GetTick>
 800587c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800587e:	e008      	b.n	8005892 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005880:	f7fc fb8e 	bl	8001fa0 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b64      	cmp	r3, #100	@ 0x64
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e28a      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005892:	4b60      	ldr	r3, [pc, #384]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1f0      	bne.n	8005880 <HAL_RCC_OscConfig+0xe8>
 800589e:	e000      	b.n	80058a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0302 	and.w	r3, r3, #2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d075      	beq.n	800599a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058ae:	4b59      	ldr	r3, [pc, #356]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f003 030c 	and.w	r3, r3, #12
 80058b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058b8:	4b56      	ldr	r3, [pc, #344]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	f003 0303 	and.w	r3, r3, #3
 80058c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	2b0c      	cmp	r3, #12
 80058c6:	d102      	bne.n	80058ce <HAL_RCC_OscConfig+0x136>
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d002      	beq.n	80058d4 <HAL_RCC_OscConfig+0x13c>
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d11f      	bne.n	8005914 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058d4:	4b4f      	ldr	r3, [pc, #316]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d005      	beq.n	80058ec <HAL_RCC_OscConfig+0x154>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e25d      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058ec:	4b49      	ldr	r3, [pc, #292]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	061b      	lsls	r3, r3, #24
 80058fa:	4946      	ldr	r1, [pc, #280]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005900:	4b45      	ldr	r3, [pc, #276]	@ (8005a18 <HAL_RCC_OscConfig+0x280>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4618      	mov	r0, r3
 8005906:	f7fc faff 	bl	8001f08 <HAL_InitTick>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d043      	beq.n	8005998 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e249      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d023      	beq.n	8005964 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800591c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a3c      	ldr	r2, [pc, #240]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fc fb3a 	bl	8001fa0 <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005930:	f7fc fb36 	bl	8001fa0 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e232      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005942:	4b34      	ldr	r3, [pc, #208]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800594e:	4b31      	ldr	r3, [pc, #196]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	061b      	lsls	r3, r3, #24
 800595c:	492d      	ldr	r1, [pc, #180]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800595e:	4313      	orrs	r3, r2
 8005960:	604b      	str	r3, [r1, #4]
 8005962:	e01a      	b.n	800599a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005964:	4b2b      	ldr	r3, [pc, #172]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a2a      	ldr	r2, [pc, #168]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800596a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800596e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005970:	f7fc fb16 	bl	8001fa0 <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005978:	f7fc fb12 	bl	8001fa0 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e20e      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800598a:	4b22      	ldr	r3, [pc, #136]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1f0      	bne.n	8005978 <HAL_RCC_OscConfig+0x1e0>
 8005996:	e000      	b.n	800599a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005998:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0308 	and.w	r3, r3, #8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d041      	beq.n	8005a2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d01c      	beq.n	80059e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059ae:	4b19      	ldr	r3, [pc, #100]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80059b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b4:	4a17      	ldr	r2, [pc, #92]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059be:	f7fc faef 	bl	8001fa0 <HAL_GetTick>
 80059c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059c6:	f7fc faeb 	bl	8001fa0 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e1e7      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80059da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0ef      	beq.n	80059c6 <HAL_RCC_OscConfig+0x22e>
 80059e6:	e020      	b.n	8005a2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80059ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059ee:	4a09      	ldr	r2, [pc, #36]	@ (8005a14 <HAL_RCC_OscConfig+0x27c>)
 80059f0:	f023 0301 	bic.w	r3, r3, #1
 80059f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f8:	f7fc fad2 	bl	8001fa0 <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059fe:	e00d      	b.n	8005a1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a00:	f7fc face 	bl	8001fa0 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d906      	bls.n	8005a1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e1ca      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
 8005a12:	bf00      	nop
 8005a14:	40021000 	.word	0x40021000
 8005a18:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a1c:	4b8c      	ldr	r3, [pc, #560]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1ea      	bne.n	8005a00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0304 	and.w	r3, r3, #4
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 80a6 	beq.w	8005b84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a3c:	4b84      	ldr	r3, [pc, #528]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <HAL_RCC_OscConfig+0x2b4>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e000      	b.n	8005a4e <HAL_RCC_OscConfig+0x2b6>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00d      	beq.n	8005a6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a52:	4b7f      	ldr	r3, [pc, #508]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a56:	4a7e      	ldr	r2, [pc, #504]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a5e:	4b7c      	ldr	r3, [pc, #496]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a6e:	4b79      	ldr	r3, [pc, #484]	@ (8005c54 <HAL_RCC_OscConfig+0x4bc>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d118      	bne.n	8005aac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a7a:	4b76      	ldr	r3, [pc, #472]	@ (8005c54 <HAL_RCC_OscConfig+0x4bc>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a75      	ldr	r2, [pc, #468]	@ (8005c54 <HAL_RCC_OscConfig+0x4bc>)
 8005a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a86:	f7fc fa8b 	bl	8001fa0 <HAL_GetTick>
 8005a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a8e:	f7fc fa87 	bl	8001fa0 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e183      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aa0:	4b6c      	ldr	r3, [pc, #432]	@ (8005c54 <HAL_RCC_OscConfig+0x4bc>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f0      	beq.n	8005a8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d108      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x32e>
 8005ab4:	4b66      	ldr	r3, [pc, #408]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aba:	4a65      	ldr	r2, [pc, #404]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005abc:	f043 0301 	orr.w	r3, r3, #1
 8005ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ac4:	e024      	b.n	8005b10 <HAL_RCC_OscConfig+0x378>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	2b05      	cmp	r3, #5
 8005acc:	d110      	bne.n	8005af0 <HAL_RCC_OscConfig+0x358>
 8005ace:	4b60      	ldr	r3, [pc, #384]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ad4:	4a5e      	ldr	r2, [pc, #376]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ad6:	f043 0304 	orr.w	r3, r3, #4
 8005ada:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ade:	4b5c      	ldr	r3, [pc, #368]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae4:	4a5a      	ldr	r2, [pc, #360]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ae6:	f043 0301 	orr.w	r3, r3, #1
 8005aea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005aee:	e00f      	b.n	8005b10 <HAL_RCC_OscConfig+0x378>
 8005af0:	4b57      	ldr	r3, [pc, #348]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005af6:	4a56      	ldr	r2, [pc, #344]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005af8:	f023 0301 	bic.w	r3, r3, #1
 8005afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b00:	4b53      	ldr	r3, [pc, #332]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b06:	4a52      	ldr	r2, [pc, #328]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b08:	f023 0304 	bic.w	r3, r3, #4
 8005b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d016      	beq.n	8005b46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b18:	f7fc fa42 	bl	8001fa0 <HAL_GetTick>
 8005b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b1e:	e00a      	b.n	8005b36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b20:	f7fc fa3e 	bl	8001fa0 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e138      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b36:	4b46      	ldr	r3, [pc, #280]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d0ed      	beq.n	8005b20 <HAL_RCC_OscConfig+0x388>
 8005b44:	e015      	b.n	8005b72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b46:	f7fc fa2b 	bl	8001fa0 <HAL_GetTick>
 8005b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b4c:	e00a      	b.n	8005b64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4e:	f7fc fa27 	bl	8001fa0 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e121      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b64:	4b3a      	ldr	r3, [pc, #232]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ed      	bne.n	8005b4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b72:	7ffb      	ldrb	r3, [r7, #31]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d105      	bne.n	8005b84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b78:	4b35      	ldr	r3, [pc, #212]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b7c:	4a34      	ldr	r2, [pc, #208]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0320 	and.w	r3, r3, #32
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d03c      	beq.n	8005c0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d01c      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b98:	4b2d      	ldr	r3, [pc, #180]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b9e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005ba0:	f043 0301 	orr.w	r3, r3, #1
 8005ba4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba8:	f7fc f9fa 	bl	8001fa0 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bb0:	f7fc f9f6 	bl	8001fa0 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e0f2      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bc2:	4b23      	ldr	r3, [pc, #140]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005bc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d0ef      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x418>
 8005bd0:	e01b      	b.n	8005c0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005bda:	f023 0301 	bic.w	r3, r3, #1
 8005bde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be2:	f7fc f9dd 	bl	8001fa0 <HAL_GetTick>
 8005be6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005be8:	e008      	b.n	8005bfc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bea:	f7fc f9d9 	bl	8001fa0 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e0d5      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005bfc:	4b14      	ldr	r3, [pc, #80]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005bfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1ef      	bne.n	8005bea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 80c9 	beq.w	8005da6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c14:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 030c 	and.w	r3, r3, #12
 8005c1c:	2b0c      	cmp	r3, #12
 8005c1e:	f000 8083 	beq.w	8005d28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d15e      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a08      	ldr	r2, [pc, #32]	@ (8005c50 <HAL_RCC_OscConfig+0x4b8>)
 8005c30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c36:	f7fc f9b3 	bl	8001fa0 <HAL_GetTick>
 8005c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c3c:	e00c      	b.n	8005c58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3e:	f7fc f9af 	bl	8001fa0 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d905      	bls.n	8005c58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e0ab      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
 8005c50:	40021000 	.word	0x40021000
 8005c54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c58:	4b55      	ldr	r3, [pc, #340]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1ec      	bne.n	8005c3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c64:	4b52      	ldr	r3, [pc, #328]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	4b52      	ldr	r3, [pc, #328]	@ (8005db4 <HAL_RCC_OscConfig+0x61c>)
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	6a11      	ldr	r1, [r2, #32]
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c74:	3a01      	subs	r2, #1
 8005c76:	0112      	lsls	r2, r2, #4
 8005c78:	4311      	orrs	r1, r2
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005c7e:	0212      	lsls	r2, r2, #8
 8005c80:	4311      	orrs	r1, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c86:	0852      	lsrs	r2, r2, #1
 8005c88:	3a01      	subs	r2, #1
 8005c8a:	0552      	lsls	r2, r2, #21
 8005c8c:	4311      	orrs	r1, r2
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005c92:	0852      	lsrs	r2, r2, #1
 8005c94:	3a01      	subs	r2, #1
 8005c96:	0652      	lsls	r2, r2, #25
 8005c98:	4311      	orrs	r1, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c9e:	06d2      	lsls	r2, r2, #27
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	4943      	ldr	r1, [pc, #268]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ca8:	4b41      	ldr	r3, [pc, #260]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a40      	ldr	r2, [pc, #256]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cb2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	4a3d      	ldr	r2, [pc, #244]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc0:	f7fc f96e 	bl	8001fa0 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fc f96a 	bl	8001fa0 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e066      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cda:	4b35      	ldr	r3, [pc, #212]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x530>
 8005ce6:	e05e      	b.n	8005da6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ce8:	4b31      	ldr	r3, [pc, #196]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a30      	ldr	r2, [pc, #192]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf4:	f7fc f954 	bl	8001fa0 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cfc:	f7fc f950 	bl	8001fa0 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e04c      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d0e:	4b28      	ldr	r3, [pc, #160]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1f0      	bne.n	8005cfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005d1a:	4b25      	ldr	r3, [pc, #148]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	4924      	ldr	r1, [pc, #144]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005d20:	4b25      	ldr	r3, [pc, #148]	@ (8005db8 <HAL_RCC_OscConfig+0x620>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	60cb      	str	r3, [r1, #12]
 8005d26:	e03e      	b.n	8005da6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	69db      	ldr	r3, [r3, #28]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d101      	bne.n	8005d34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e039      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005d34:	4b1e      	ldr	r3, [pc, #120]	@ (8005db0 <HAL_RCC_OscConfig+0x618>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f003 0203 	and.w	r2, r3, #3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d12c      	bne.n	8005da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d52:	3b01      	subs	r3, #1
 8005d54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d123      	bne.n	8005da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d11b      	bne.n	8005da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d113      	bne.n	8005da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d84:	085b      	lsrs	r3, r3, #1
 8005d86:	3b01      	subs	r3, #1
 8005d88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d109      	bne.n	8005da2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d98:	085b      	lsrs	r3, r3, #1
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d001      	beq.n	8005da6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3720      	adds	r7, #32
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40021000 	.word	0x40021000
 8005db4:	019f800c 	.word	0x019f800c
 8005db8:	feeefffc 	.word	0xfeeefffc

08005dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e11e      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dd4:	4b91      	ldr	r3, [pc, #580]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d910      	bls.n	8005e04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de2:	4b8e      	ldr	r3, [pc, #568]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f023 020f 	bic.w	r2, r3, #15
 8005dea:	498c      	ldr	r1, [pc, #560]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df2:	4b8a      	ldr	r3, [pc, #552]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e106      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d073      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b03      	cmp	r3, #3
 8005e16:	d129      	bne.n	8005e6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e18:	4b81      	ldr	r3, [pc, #516]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d101      	bne.n	8005e28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e0f4      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005e28:	f000 f966 	bl	80060f8 <RCC_GetSysClockFreqFromPLLSource>
 8005e2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	4a7c      	ldr	r2, [pc, #496]	@ (8006024 <HAL_RCC_ClockConfig+0x268>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d93f      	bls.n	8005eb6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e36:	4b7a      	ldr	r3, [pc, #488]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d009      	beq.n	8005e56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d033      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d12f      	bne.n	8005eb6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e56:	4b72      	ldr	r3, [pc, #456]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e5e:	4a70      	ldr	r2, [pc, #448]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e66:	2380      	movs	r3, #128	@ 0x80
 8005e68:	617b      	str	r3, [r7, #20]
 8005e6a:	e024      	b.n	8005eb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d107      	bne.n	8005e84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e74:	4b6a      	ldr	r3, [pc, #424]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d109      	bne.n	8005e94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0c6      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e84:	4b66      	ldr	r3, [pc, #408]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e0be      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005e94:	f000 f8ce 	bl	8006034 <HAL_RCC_GetSysClockFreq>
 8005e98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	4a61      	ldr	r2, [pc, #388]	@ (8006024 <HAL_RCC_ClockConfig+0x268>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d909      	bls.n	8005eb6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ea2:	4b5f      	ldr	r3, [pc, #380]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eaa:	4a5d      	ldr	r2, [pc, #372]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005eb2:	2380      	movs	r3, #128	@ 0x80
 8005eb4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005eb6:	4b5a      	ldr	r3, [pc, #360]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f023 0203 	bic.w	r2, r3, #3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	4957      	ldr	r1, [pc, #348]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ec8:	f7fc f86a 	bl	8001fa0 <HAL_GetTick>
 8005ecc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ece:	e00a      	b.n	8005ee6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed0:	f7fc f866 	bl	8001fa0 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e095      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f003 020c 	and.w	r2, r3, #12
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d1eb      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d023      	beq.n	8005f4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f10:	4b43      	ldr	r3, [pc, #268]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	4a42      	ldr	r2, [pc, #264]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d007      	beq.n	8005f38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005f28:	4b3d      	ldr	r3, [pc, #244]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f30:	4a3b      	ldr	r2, [pc, #236]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f38:	4b39      	ldr	r3, [pc, #228]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	4936      	ldr	r1, [pc, #216]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	608b      	str	r3, [r1, #8]
 8005f4a:	e008      	b.n	8005f5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	2b80      	cmp	r3, #128	@ 0x80
 8005f50:	d105      	bne.n	8005f5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f52:	4b33      	ldr	r3, [pc, #204]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	4a32      	ldr	r2, [pc, #200]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005f58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d21d      	bcs.n	8005fa8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f023 020f 	bic.w	r2, r3, #15
 8005f74:	4929      	ldr	r1, [pc, #164]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f7c:	f7fc f810 	bl	8001fa0 <HAL_GetTick>
 8005f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f82:	e00a      	b.n	8005f9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f84:	f7fc f80c 	bl	8001fa0 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e03b      	b.n	8006012 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f9a:	4b20      	ldr	r3, [pc, #128]	@ (800601c <HAL_RCC_ClockConfig+0x260>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d1ed      	bne.n	8005f84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d008      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	4917      	ldr	r1, [pc, #92]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0308 	and.w	r3, r3, #8
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d009      	beq.n	8005fe6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fd2:	4b13      	ldr	r3, [pc, #76]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	490f      	ldr	r1, [pc, #60]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fe6:	f000 f825 	bl	8006034 <HAL_RCC_GetSysClockFreq>
 8005fea:	4602      	mov	r2, r0
 8005fec:	4b0c      	ldr	r3, [pc, #48]	@ (8006020 <HAL_RCC_ClockConfig+0x264>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	091b      	lsrs	r3, r3, #4
 8005ff2:	f003 030f 	and.w	r3, r3, #15
 8005ff6:	490c      	ldr	r1, [pc, #48]	@ (8006028 <HAL_RCC_ClockConfig+0x26c>)
 8005ff8:	5ccb      	ldrb	r3, [r1, r3]
 8005ffa:	f003 031f 	and.w	r3, r3, #31
 8005ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8006002:	4a0a      	ldr	r2, [pc, #40]	@ (800602c <HAL_RCC_ClockConfig+0x270>)
 8006004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006006:	4b0a      	ldr	r3, [pc, #40]	@ (8006030 <HAL_RCC_ClockConfig+0x274>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4618      	mov	r0, r3
 800600c:	f7fb ff7c 	bl	8001f08 <HAL_InitTick>
 8006010:	4603      	mov	r3, r0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	40022000 	.word	0x40022000
 8006020:	40021000 	.word	0x40021000
 8006024:	04c4b400 	.word	0x04c4b400
 8006028:	08006690 	.word	0x08006690
 800602c:	2000001c 	.word	0x2000001c
 8006030:	20000020 	.word	0x20000020

08006034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006034:	b480      	push	{r7}
 8006036:	b087      	sub	sp, #28
 8006038:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800603a:	4b2c      	ldr	r3, [pc, #176]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 030c 	and.w	r3, r3, #12
 8006042:	2b04      	cmp	r3, #4
 8006044:	d102      	bne.n	800604c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006046:	4b2a      	ldr	r3, [pc, #168]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006048:	613b      	str	r3, [r7, #16]
 800604a:	e047      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800604c:	4b27      	ldr	r3, [pc, #156]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 030c 	and.w	r3, r3, #12
 8006054:	2b08      	cmp	r3, #8
 8006056:	d102      	bne.n	800605e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006058:	4b26      	ldr	r3, [pc, #152]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	e03e      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800605e:	4b23      	ldr	r3, [pc, #140]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f003 030c 	and.w	r3, r3, #12
 8006066:	2b0c      	cmp	r3, #12
 8006068:	d136      	bne.n	80060d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800606a:	4b20      	ldr	r3, [pc, #128]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	f003 0303 	and.w	r3, r3, #3
 8006072:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006074:	4b1d      	ldr	r3, [pc, #116]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	091b      	lsrs	r3, r3, #4
 800607a:	f003 030f 	and.w	r3, r3, #15
 800607e:	3301      	adds	r3, #1
 8006080:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2b03      	cmp	r3, #3
 8006086:	d10c      	bne.n	80060a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006088:	4a1a      	ldr	r2, [pc, #104]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006090:	4a16      	ldr	r2, [pc, #88]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8006092:	68d2      	ldr	r2, [r2, #12]
 8006094:	0a12      	lsrs	r2, r2, #8
 8006096:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800609a:	fb02 f303 	mul.w	r3, r2, r3
 800609e:	617b      	str	r3, [r7, #20]
      break;
 80060a0:	e00c      	b.n	80060bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060a2:	4a13      	ldr	r2, [pc, #76]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060aa:	4a10      	ldr	r2, [pc, #64]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80060ac:	68d2      	ldr	r2, [r2, #12]
 80060ae:	0a12      	lsrs	r2, r2, #8
 80060b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	617b      	str	r3, [r7, #20]
      break;
 80060ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060bc:	4b0b      	ldr	r3, [pc, #44]	@ (80060ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	0e5b      	lsrs	r3, r3, #25
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	3301      	adds	r3, #1
 80060c8:	005b      	lsls	r3, r3, #1
 80060ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d4:	613b      	str	r3, [r7, #16]
 80060d6:	e001      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80060d8:	2300      	movs	r3, #0
 80060da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80060dc:	693b      	ldr	r3, [r7, #16]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	371c      	adds	r7, #28
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40021000 	.word	0x40021000
 80060f0:	00f42400 	.word	0x00f42400
 80060f4:	02dc6c00 	.word	0x02dc6c00

080060f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006108:	4b1b      	ldr	r3, [pc, #108]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	091b      	lsrs	r3, r3, #4
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	3301      	adds	r3, #1
 8006114:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	2b03      	cmp	r3, #3
 800611a:	d10c      	bne.n	8006136 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800611c:	4a17      	ldr	r2, [pc, #92]	@ (800617c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	fbb2 f3f3 	udiv	r3, r2, r3
 8006124:	4a14      	ldr	r2, [pc, #80]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006126:	68d2      	ldr	r2, [r2, #12]
 8006128:	0a12      	lsrs	r2, r2, #8
 800612a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800612e:	fb02 f303 	mul.w	r3, r2, r3
 8006132:	617b      	str	r3, [r7, #20]
    break;
 8006134:	e00c      	b.n	8006150 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006136:	4a12      	ldr	r2, [pc, #72]	@ (8006180 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	fbb2 f3f3 	udiv	r3, r2, r3
 800613e:	4a0e      	ldr	r2, [pc, #56]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006140:	68d2      	ldr	r2, [r2, #12]
 8006142:	0a12      	lsrs	r2, r2, #8
 8006144:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006148:	fb02 f303 	mul.w	r3, r2, r3
 800614c:	617b      	str	r3, [r7, #20]
    break;
 800614e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006150:	4b09      	ldr	r3, [pc, #36]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	0e5b      	lsrs	r3, r3, #25
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	3301      	adds	r3, #1
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	fbb2 f3f3 	udiv	r3, r2, r3
 8006168:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800616a:	687b      	ldr	r3, [r7, #4]
}
 800616c:	4618      	mov	r0, r3
 800616e:	371c      	adds	r7, #28
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	40021000 	.word	0x40021000
 800617c:	02dc6c00 	.word	0x02dc6c00
 8006180:	00f42400 	.word	0x00f42400

08006184 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef const *PeriphClkInit)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800618c:	2300      	movs	r3, #0
 800618e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006190:	2300      	movs	r3, #0
 8006192:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 8098 	beq.w	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061a2:	2300      	movs	r3, #0
 80061a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061a6:	4b43      	ldr	r3, [pc, #268]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10d      	bne.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061b2:	4b40      	ldr	r3, [pc, #256]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061b6:	4a3f      	ldr	r2, [pc, #252]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80061be:	4b3d      	ldr	r3, [pc, #244]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061c6:	60bb      	str	r3, [r7, #8]
 80061c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061ca:	2301      	movs	r3, #1
 80061cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061ce:	4b3a      	ldr	r3, [pc, #232]	@ (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a39      	ldr	r2, [pc, #228]	@ (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061da:	f7fb fee1 	bl	8001fa0 <HAL_GetTick>
 80061de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061e0:	e009      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061e2:	f7fb fedd 	bl	8001fa0 <HAL_GetTick>
 80061e6:	4602      	mov	r2, r0
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d902      	bls.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	74fb      	strb	r3, [r7, #19]
        break;
 80061f4:	e005      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061f6:	4b30      	ldr	r3, [pc, #192]	@ (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d0ef      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006202:	7cfb      	ldrb	r3, [r7, #19]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d159      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006208:	4b2a      	ldr	r3, [pc, #168]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800620a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800620e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006212:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d01e      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	429a      	cmp	r2, r3
 8006222:	d019      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006224:	4b23      	ldr	r3, [pc, #140]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800622a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800622e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006230:	4b20      	ldr	r3, [pc, #128]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006236:	4a1f      	ldr	r2, [pc, #124]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800623c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006240:	4b1c      	ldr	r3, [pc, #112]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006246:	4a1b      	ldr	r2, [pc, #108]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800624c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006250:	4a18      	ldr	r2, [pc, #96]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d016      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006262:	f7fb fe9d 	bl	8001fa0 <HAL_GetTick>
 8006266:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006268:	e00b      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800626a:	f7fb fe99 	bl	8001fa0 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006278:	4293      	cmp	r3, r2
 800627a:	d902      	bls.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	74fb      	strb	r3, [r7, #19]
            break;
 8006280:	e006      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006282:	4b0c      	ldr	r3, [pc, #48]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d0ec      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006290:	7cfb      	ldrb	r3, [r7, #19]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10b      	bne.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006296:	4b07      	ldr	r3, [pc, #28]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800629c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062a4:	4903      	ldr	r1, [pc, #12]	@ (80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062a6:	4313      	orrs	r3, r2
 80062a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80062ac:	e008      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062ae:	7cfb      	ldrb	r3, [r7, #19]
 80062b0:	74bb      	strb	r3, [r7, #18]
 80062b2:	e005      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062b4:	40021000 	.word	0x40021000
 80062b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062bc:	7cfb      	ldrb	r3, [r7, #19]
 80062be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062c0:	7c7b      	ldrb	r3, [r7, #17]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d105      	bne.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c6:	4ba7      	ldr	r3, [pc, #668]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ca:	4aa6      	ldr	r2, [pc, #664]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062de:	4ba1      	ldr	r3, [pc, #644]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e4:	f023 0203 	bic.w	r2, r3, #3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	499d      	ldr	r1, [pc, #628]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0302 	and.w	r3, r3, #2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00a      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006300:	4b98      	ldr	r3, [pc, #608]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006306:	f023 020c 	bic.w	r2, r3, #12
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	4995      	ldr	r1, [pc, #596]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006310:	4313      	orrs	r3, r2
 8006312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 0304 	and.w	r3, r3, #4
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00a      	beq.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006322:	4b90      	ldr	r3, [pc, #576]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006328:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	498c      	ldr	r1, [pc, #560]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006332:	4313      	orrs	r3, r2
 8006334:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0308 	and.w	r3, r3, #8
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00a      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006344:	4b87      	ldr	r3, [pc, #540]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	4984      	ldr	r1, [pc, #528]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006354:	4313      	orrs	r3, r2
 8006356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0310 	and.w	r3, r3, #16
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00a      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006366:	4b7f      	ldr	r3, [pc, #508]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800636c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	497b      	ldr	r1, [pc, #492]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006376:	4313      	orrs	r3, r2
 8006378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0320 	and.w	r3, r3, #32
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00a      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006388:	4b76      	ldr	r3, [pc, #472]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800638a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800638e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	699b      	ldr	r3, [r3, #24]
 8006396:	4973      	ldr	r1, [pc, #460]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006398:	4313      	orrs	r3, r2
 800639a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00a      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063aa:	4b6e      	ldr	r3, [pc, #440]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	496a      	ldr	r1, [pc, #424]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00a      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063cc:	4b65      	ldr	r3, [pc, #404]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	4962      	ldr	r1, [pc, #392]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00a      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063ee:	4b5d      	ldr	r3, [pc, #372]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fc:	4959      	ldr	r1, [pc, #356]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d00a      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006410:	4b54      	ldr	r3, [pc, #336]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006412:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006416:	f023 0203 	bic.w	r2, r3, #3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641e:	4951      	ldr	r1, [pc, #324]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006420:	4313      	orrs	r3, r2
 8006422:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00a      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006432:	4b4c      	ldr	r3, [pc, #304]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006438:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	4948      	ldr	r1, [pc, #288]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006442:	4313      	orrs	r3, r2
 8006444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006450:	2b00      	cmp	r3, #0
 8006452:	d015      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006454:	4b43      	ldr	r3, [pc, #268]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800645a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006462:	4940      	ldr	r1, [pc, #256]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006464:	4313      	orrs	r3, r2
 8006466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800646e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006472:	d105      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006474:	4b3b      	ldr	r3, [pc, #236]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	4a3a      	ldr	r2, [pc, #232]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800647a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800647e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006488:	2b00      	cmp	r3, #0
 800648a:	d015      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800648c:	4b35      	ldr	r3, [pc, #212]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800648e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006492:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800649a:	4932      	ldr	r1, [pc, #200]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800649c:	4313      	orrs	r3, r2
 800649e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064aa:	d105      	bne.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d015      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80064c4:	4b27      	ldr	r3, [pc, #156]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d2:	4924      	ldr	r1, [pc, #144]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064e2:	d105      	bne.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064e4:	4b1f      	ldr	r3, [pc, #124]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d015      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064fc:	4b19      	ldr	r3, [pc, #100]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006502:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650a:	4916      	ldr	r1, [pc, #88]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800650c:	4313      	orrs	r3, r2
 800650e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006516:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800651a:	d105      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800651c:	4b11      	ldr	r3, [pc, #68]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	4a10      	ldr	r2, [pc, #64]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006526:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d019      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006534:	4b0b      	ldr	r3, [pc, #44]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800653a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006542:	4908      	ldr	r1, [pc, #32]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006544:	4313      	orrs	r3, r2
 8006546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006552:	d109      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006554:	4b03      	ldr	r3, [pc, #12]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	4a02      	ldr	r2, [pc, #8]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800655a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800655e:	60d3      	str	r3, [r2, #12]
 8006560:	e002      	b.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006562:	bf00      	nop
 8006564:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d015      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006574:	4b29      	ldr	r3, [pc, #164]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800657a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006582:	4926      	ldr	r1, [pc, #152]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006592:	d105      	bne.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006594:	4b21      	ldr	r3, [pc, #132]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	4a20      	ldr	r2, [pc, #128]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800659a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800659e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d015      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80065ac:	4b1b      	ldr	r3, [pc, #108]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065ba:	4918      	ldr	r1, [pc, #96]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065ca:	d105      	bne.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065cc:	4b13      	ldr	r3, [pc, #76]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	4a12      	ldr	r2, [pc, #72]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d015      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80065e4:	4b0d      	ldr	r3, [pc, #52]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065f2:	490a      	ldr	r1, [pc, #40]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006602:	d105      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006604:	4b05      	ldr	r3, [pc, #20]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	4a04      	ldr	r2, [pc, #16]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800660a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800660e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006610:	7cbb      	ldrb	r3, [r7, #18]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3718      	adds	r7, #24
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40021000 	.word	0x40021000

08006620 <memset>:
 8006620:	4402      	add	r2, r0
 8006622:	4603      	mov	r3, r0
 8006624:	4293      	cmp	r3, r2
 8006626:	d100      	bne.n	800662a <memset+0xa>
 8006628:	4770      	bx	lr
 800662a:	f803 1b01 	strb.w	r1, [r3], #1
 800662e:	e7f9      	b.n	8006624 <memset+0x4>

08006630 <__libc_init_array>:
 8006630:	b570      	push	{r4, r5, r6, lr}
 8006632:	4d0d      	ldr	r5, [pc, #52]	@ (8006668 <__libc_init_array+0x38>)
 8006634:	4c0d      	ldr	r4, [pc, #52]	@ (800666c <__libc_init_array+0x3c>)
 8006636:	1b64      	subs	r4, r4, r5
 8006638:	10a4      	asrs	r4, r4, #2
 800663a:	2600      	movs	r6, #0
 800663c:	42a6      	cmp	r6, r4
 800663e:	d109      	bne.n	8006654 <__libc_init_array+0x24>
 8006640:	4d0b      	ldr	r5, [pc, #44]	@ (8006670 <__libc_init_array+0x40>)
 8006642:	4c0c      	ldr	r4, [pc, #48]	@ (8006674 <__libc_init_array+0x44>)
 8006644:	f000 f818 	bl	8006678 <_init>
 8006648:	1b64      	subs	r4, r4, r5
 800664a:	10a4      	asrs	r4, r4, #2
 800664c:	2600      	movs	r6, #0
 800664e:	42a6      	cmp	r6, r4
 8006650:	d105      	bne.n	800665e <__libc_init_array+0x2e>
 8006652:	bd70      	pop	{r4, r5, r6, pc}
 8006654:	f855 3b04 	ldr.w	r3, [r5], #4
 8006658:	4798      	blx	r3
 800665a:	3601      	adds	r6, #1
 800665c:	e7ee      	b.n	800663c <__libc_init_array+0xc>
 800665e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006662:	4798      	blx	r3
 8006664:	3601      	adds	r6, #1
 8006666:	e7f2      	b.n	800664e <__libc_init_array+0x1e>
 8006668:	080066b0 	.word	0x080066b0
 800666c:	080066b0 	.word	0x080066b0
 8006670:	080066b0 	.word	0x080066b0
 8006674:	080066b4 	.word	0x080066b4

08006678 <_init>:
 8006678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667a:	bf00      	nop
 800667c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667e:	bc08      	pop	{r3}
 8006680:	469e      	mov	lr, r3
 8006682:	4770      	bx	lr

08006684 <_fini>:
 8006684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006686:	bf00      	nop
 8006688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800668a:	bc08      	pop	{r3}
 800668c:	469e      	mov	lr, r3
 800668e:	4770      	bx	lr
