<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Tue May  9 22:23:48 2023 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         4884</cell>
 <cell>            3</cell>
 <cell>         4887</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2386</cell>
 <cell>            0</cell>
 <cell>         2386</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           15</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         7270</cell>
 <cell>           18</cell>
 <cell>         7288</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         4884</cell>
 <cell>            3</cell>
 <cell>         4887</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2386</cell>
 <cell>            0</cell>
 <cell>         2386</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           15</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         7270</cell>
 <cell>           18</cell>
 <cell>         7288</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         3111</cell>
 <cell>            1</cell>
 <cell>         3112</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         1360</cell>
 <cell>            0</cell>
 <cell>         1360</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            9</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         4471</cell>
 <cell>           10</cell>
 <cell>         4481</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         3111</cell>
 <cell>            1</cell>
 <cell>         3112</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         1360</cell>
 <cell>            0</cell>
 <cell>         1360</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            9</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         4471</cell>
 <cell>           10</cell>
 <cell>         4481</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_sdio</item>
</list>
<text></text>
<text> - Min input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_sdio</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_sdio</item>
 <item>DBGport_1</item>
 <item>DBGport_2</item>
 <item>DBGport_6</item>
 <item>DBGport_7</item>
 <item>LED_1</item>
 <item>LED_2</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>ADC_sdio</item>
 <item>DBGport_1</item>
 <item>DBGport_2</item>
 <item>DBGport_6</item>
 <item>DBGport_7</item>
 <item>LED_1</item>
 <item>LED_2</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1773</cell>
 <cell>            2</cell>
 <cell>         1775</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         1026</cell>
 <cell>            0</cell>
 <cell>         1026</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2799</cell>
 <cell>            7</cell>
 <cell>         2806</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1773</cell>
 <cell>            2</cell>
 <cell>         1775</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         1026</cell>
 <cell>            0</cell>
 <cell>         1026</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2799</cell>
 <cell>            7</cell>
 <cell>         2806</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RX_0</item>
 <item>RX_1</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RX_0</item>
 <item>RX_1</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DBGport_1</item>
 <item>LED_1</item>
 <item>LED_2</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DBGport_1</item>
 <item>LED_1</item>
 <item>LED_2</item>
 <item>TX_0</item>
 <item>TX_1</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on input port:</text>
<text>   </text>
<list>
 <item>RX_0</item>
</list>
<text></text>
<text> - Min delay constraint missing on input port:</text>
<text>   </text>
<list>
 <item>RX_0</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>DBGport_0</item>
</list>
<text></text>
<text> - Min delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>DBGport_0</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
