# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![de pro 2](https://github.com/JAGADEESHJ97/Experiment--02-Implementation-of-combinational-logic-/assets/152129419/5754e053-af0b-4661-be50-14a09ebc2c64)

## RTL
![de pro 2 rtl](https://github.com/JAGADEESHJ97/Experiment--02-Implementation-of-combinational-logic-/assets/152129419/0da34c30-3e2c-41d8-b43d-58a8bbc5c85f)

## Timing Diagram
![de pro 2 time](https://github.com/JAGADEESHJ97/Experiment--02-Implementation-of-combinational-logic-/assets/152129419/10caa812-f36d-4fa3-809b-5ac5370119ab)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
