vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_2_0/sim/design_1_axi_bram_ctrl_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ipshared/f815/src/LedMatrixCode.vhd" \
"../../../bd/design_1/ipshared/f815/hdl/NeopixelDriver_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/f815/hdl/NeopixelDriver_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_NeopixelDriver_0_0/sim/design_1_NeopixelDriver_0_0.vhd" \
"../../../bd/design_1/ipshared/cec3/hdl/Pmod_I2S2_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/cec3/src/i2s_transceiver.vhd" \
"../../../bd/design_1/ipshared/cec3/hdl/Pmod_I2S2_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_Pmod_I2S2_0_0/sim/design_1_Pmod_I2S2_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
