# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config  -id {Synth 8-312}  -suppress 
set_msg_config  -id {IP_Flow 19-3664}  -suppress 
create_project -in_memory -part xc7a100tcsg324-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.cache/wt} [current_project]
set_property parent.project_path {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_ip {{C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword.xci}}
set_property used_in_implementation false [get_files -all {{c:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword.dcp}}]
set_property is_locked true [get_files {{C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword.xci}}]

synth_design -top blk_mem_8Kword -part xc7a100tcsg324-1 -mode out_of_context
rename_ref -prefix_all blk_mem_8Kword_
write_checkpoint -noxdef blk_mem_8Kword.dcp
catch { report_utilization -file blk_mem_8Kword_utilization_synth.rpt -pb blk_mem_8Kword_utilization_synth.pb }
if { [catch {
  file copy -force {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.runs/blk_mem_8Kword_synth_1/blk_mem_8Kword.dcp} {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword.dcp}
} _RESULT ] } { 
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}
if { [catch {
  write_verilog -force -mode synth_stub {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword_stub.v}
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}
if { [catch {
  write_vhdl -force -mode synth_stub {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword_stub.vhdl}
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}
if { [catch {
  write_verilog -force -mode funcsim {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword_funcsim.v}
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}
if { [catch {
  write_vhdl -force -mode funcsim {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/ip/blk_mem_8Kword/blk_mem_8Kword_funcsim.vhdl}
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}
