// Seed: 22881251
module module_0 ();
  reg id_1;
  always @(posedge id_1) begin
    if (1'b0) begin
      id_1 <= 1;
    end
    if (1) id_1 <= id_1;
    else id_1 <= id_1 - id_1;
  end
  always @(1 - id_1) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri0 id_2,
    input  wor  id_3,
    output tri0 id_4
);
  wire id_6;
  supply1 id_7 = ~id_7, id_8;
  wire id_9 = 1 + 1;
  id_10(
      .id_0("" == 1), .id_1(1)
  ); module_0();
endmodule
