
---------- Begin Simulation Statistics ----------
final_tick                               547256543000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738528                       # Number of bytes of host memory used
host_op_rate                                    87979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6995.26                       # Real time elapsed on the host
host_tick_rate                               78232450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613395362                       # Number of instructions simulated
sim_ops                                     615434130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.547257                       # Number of seconds simulated
sim_ticks                                547256543000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.193448                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               74973947                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            85985758                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6473277                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        117092009                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10188468                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10283636                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           95168                       # Number of indirect misses.
system.cpu0.branchPred.lookups              150454827                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1056333                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509407                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4585286                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138969129                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15151577                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34408118                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561786278                       # Number of instructions committed
system.cpu0.commit.committedOps             562296965                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    992135300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566754                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.313626                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    716949437     72.26%     72.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161492679     16.28%     88.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     43191860      4.35%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39774485      4.01%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9429544      0.95%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2939518      0.30%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       974671      0.10%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2231529      0.22%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15151577      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    992135300                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672306                       # Number of function calls committed.
system.cpu0.commit.int_insts                543431665                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758287                       # Number of loads committed
system.cpu0.commit.membars                    1019966                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019972      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311041028     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267686     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814546     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562296965                       # Class of committed instruction
system.cpu0.commit.refs                     245082260                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561786278                       # Number of Instructions Simulated
system.cpu0.committedOps                    562296965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924571                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924571                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112274386                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1893408                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74489330                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             607529364                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               459590960                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                420704618                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4593118                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6794561                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2170883                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  150454827                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                107649430                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    543274373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1524239                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     618901817                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          460                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12962360                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139156                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         449577811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85162415                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572422                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         999333965                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.619826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               562940835     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               326274621     32.65%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                56831915      5.69%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41733499      4.18%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7630957      0.76%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1829181      0.18%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   49373      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040714      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2870      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           999333965                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       81863854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4640944                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142305027                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543748                       # Inst execution rate
system.cpu0.iew.exec_refs                   260088957                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72992529                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               84822050                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            188067640                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512650                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1919182                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74646242                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          596693239                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187096428                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5423904                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587898840                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                461679                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3961478                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4593118                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5021604                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       138327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8547184                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26286                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8270                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2359741                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13309353                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4322269                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8270                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       808601                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3832343                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                243033405                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581783535                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883370                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214688350                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538092                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581840599                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               716870975                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371464594                       # number of integer regfile writes
system.cpu0.ipc                              0.519596                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519596                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021069      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324080952     54.62%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4141226      0.70%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.17%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189628780     31.96%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73432592     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593322745                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1013217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001708                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 176248     17.39%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                694825     68.58%     85.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142142     14.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             593314840                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2187070422                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581783485                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        631096849                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 595160470                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593322745                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532769                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34396270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77855                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15944196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    999333965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818804                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          569204687     56.96%     56.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          304756059     30.50%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           96992701      9.71%     97.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21385677      2.14%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5681456      0.57%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             543531      0.05%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             484992      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             208074      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76788      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      999333965                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548764                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8466544                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1786377                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           188067640                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74646242                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1081197819                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13318903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93886545                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357812595                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3717951                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               465066057                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6649762                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4248                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            736357579                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             603147217                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          385783975                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                417065038                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8149654                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4593118                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18629042                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27971375                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       736357535                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94165                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3201                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8188877                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3145                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1573675689                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1200619223                       # The number of ROB writes
system.cpu0.timesIdled                       15450065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.961093                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2963688                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3572383                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389229                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4936460                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135019                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         138861                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3842                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5563428                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9062                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509174                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289591                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419279                       # Number of branches committed
system.cpu1.commit.bw_lim_events               549007                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2616426                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243614                       # Number of instructions committed
system.cpu1.commit.committedOps              19752988                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112433942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.839019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104354187     92.81%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3994291      3.55%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1359169      1.21%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1260834      1.12%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       289456      0.26%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       101265      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478479      0.43%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47254      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       549007      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112433942                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227433                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552572                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320191                       # Number of loads committed
system.cpu1.commit.membars                    1018425                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018425      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645463     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829365     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259597      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19752988                       # Class of committed instruction
system.cpu1.commit.refs                       7088974                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243614                       # Number of Instructions Simulated
system.cpu1.committedOps                     19752988                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.881712                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.881712                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99407470                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105691                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2832145                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23412320                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3647400                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8406528                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290066                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               254175                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1200381                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5563428                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3332476                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108917967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34538                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23903298                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 779408                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049153                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3644142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3098707                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211187                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112951845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98024682     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8897597      7.88%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3556632      3.15%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1771568      1.57%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  431314      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  258444      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10981      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     193      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112951845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         233543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              311095                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4789545                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190495                       # Inst execution rate
system.cpu1.iew.exec_refs                     7746626                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1844328                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85119063                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5987055                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509957                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247870                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1908767                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22363227                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5902298                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           305795                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21561198                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                460934                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1760470                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290066                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2816747                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          140624                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4174                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1388                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       666864                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139984                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94869                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216226                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12328323                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21300379                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845192                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10419801                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188190                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21308760                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26876484                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14293555                       # number of integer regfile writes
system.cpu1.ipc                              0.170019                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170019                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018627      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13005644     59.48%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6492286     29.69%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1350292      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21866993                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     619212                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028317                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138730     22.40%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420564     67.92%     90.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                59916      9.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21467564                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157342951                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21300367                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24973783                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20834732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21866993                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528495                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2610238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37934                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           293                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1132996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112951845                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193596                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655745                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99705182     88.27%     88.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8488732      7.52%     95.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2715813      2.40%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             927475      0.82%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             743101      0.66%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             135516      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             165090      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43802      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27134      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112951845                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193196                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261470                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          329557                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5987055                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1908767                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       113185388                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   981321077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91453783                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165319                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3350750                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4226893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                599968                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3653                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28748772                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22989685                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15396114                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8758346                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4112899                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290066                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8201793                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2230795                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28748760                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20964                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               741                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6654803                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           734                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134253361                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45257995                       # The number of ROB writes
system.cpu1.timesIdled                           4452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.010825                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3553465                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4131416                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           757468                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5970603                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98339                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101502                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3163                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6742367                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2570                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509178                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           419374                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647089                       # Number of branches committed
system.cpu2.commit.bw_lim_events               459869                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10098670                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504558                       # Number of instructions committed
system.cpu2.commit.committedOps              17013930                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110062000                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154585                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.795092                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103250013     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3320295      3.02%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1096130      1.00%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1083729      0.98%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253272      0.23%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        77479      0.07%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       477738      0.43%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43475      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       459869      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110062000                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174056                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892333                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697074                       # Number of loads committed
system.cpu2.commit.membars                    1018423                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018423      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796234     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206252     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992883      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013930                       # Class of committed instruction
system.cpu2.commit.refs                       6199147                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504558                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013930                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.775641                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.775641                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             94656490                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               341840                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3090883                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              29124369                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4841511                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10590184                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                419696                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               470510                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1160075                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6742367                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4670807                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105696935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               154953                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      32840884                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1515580                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.060292                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5213226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3651804                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.293671                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111667956                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.306387                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.827225                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                92454271     82.79%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10644643      9.53%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5167262      4.63%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1880385      1.68%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  387231      0.35%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  760928      0.68%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  373026      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      83      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     127      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111667956                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         161002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              438598                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4704356                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.176751                       # Inst execution rate
system.cpu2.iew.exec_refs                     6691193                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1523147                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               80651023                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7660699                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1008626                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139738                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2542017                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           27107517                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5168046                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           180128                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19765834                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                612970                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1837071                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                419696                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3034166                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           96367                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3115                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2963625                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1039944                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50763                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        387835                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11654533                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19579628                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826405                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9631359                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.175085                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19584783                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                24691857                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12949333                       # number of integer regfile writes
system.cpu2.ipc                              0.147588                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147588                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018636      5.11%      5.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12189726     61.11%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5718604     28.67%     94.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1018855      5.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              19945962                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     588606                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029510                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130740     22.21%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407475     69.23%     91.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50389      8.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19515918                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152190477                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19579616                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         37201214                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  24083047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 19945962                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3024470                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10093586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42017                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1496260                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7472638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111667956                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.178618                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.631904                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99514600     89.12%     89.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7969728      7.14%     96.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2257250      2.02%     98.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             871410      0.78%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             720373      0.65%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             119704      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             156779      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              38078      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20034      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111667956                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.178361                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5642713                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          833470                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7660699                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2542017                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       111828958                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   982677023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               86619861                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441576                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2846824                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5676313                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                671044                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2212                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             34002259                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              27792025                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           18696372                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10586426                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4687773                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                419696                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8341651                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7254796                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        34002247                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24009                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               764                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5554720                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           757                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   136713613                       # The number of ROB reads
system.cpu2.rob.rob_writes                   55831444                       # The number of ROB writes
system.cpu2.timesIdled                           2277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.248877                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3318939                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3939446                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1036869                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6658449                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111103                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         270066                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          158963                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7371853                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1263                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509156                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           573502                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470746                       # Number of branches committed
system.cpu3.commit.bw_lim_events               435046                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12400758                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860912                       # Number of instructions committed
system.cpu3.commit.committedOps              16370247                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105054029                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155827                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.791071                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98310369     93.58%     93.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3382888      3.22%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1155485      1.10%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       969002      0.92%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244807      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75117      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       435003      0.41%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        46312      0.04%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       435046      0.41%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105054029                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151223                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255139                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568834                       # Number of loads committed
system.cpu3.commit.membars                    1018373                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018373      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354068     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077990     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919678      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370247                       # Class of committed instruction
system.cpu3.commit.refs                       5997680                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860912                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370247                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.754159                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.754159                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             87611421                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               466689                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2944585                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              31771138                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5516996                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11997071                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                573800                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               952256                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1277694                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7371853                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4878096                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    100579744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               267419                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37906649                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2074334                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.068814                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5360059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3430042                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.353847                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106976982                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.370178                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.902663                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                85280176     79.72%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11585044     10.83%     90.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5850931      5.47%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2379325      2.22%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  466942      0.44%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1179941      1.10%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  234375      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106976982                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         150133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              590411                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4783984                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.185848                       # Inst execution rate
system.cpu3.iew.exec_refs                     6484411                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442269                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               74192044                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8218786                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1075947                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           242350                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2566644                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           28765510                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5042142                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           338483                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19909393                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                392274                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1843745                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                573800                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2814779                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           82767                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2130                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3649952                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1137798                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           104                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       130682                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        459729                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11732874                       # num instructions consuming a value
system.cpu3.iew.wb_count                     19735788                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.834774                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9794294                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.184228                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      19740970                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                24829143                       # number of integer regfile reads
system.cpu3.int_regfile_writes               13101170                       # number of integer regfile writes
system.cpu3.ipc                              0.148057                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148057                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018602      5.03%      5.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             12703008     62.74%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5589450     27.61%     95.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936676      4.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              20247876                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     590899                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029183                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133367     22.57%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405938     68.70%     91.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                51592      8.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              19820159                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         148125834                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     19735776                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         41160839                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  25535911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 20247876                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3229599                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12395262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62227                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1701434                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8905536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106976982                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.189273                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.645700                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           94386709     88.23%     88.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8567463      8.01%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2115281      1.98%     98.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             840507      0.79%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             711356      0.66%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             135810      0.13%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             159097      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              36798      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23961      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106976982                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.189008                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6172897                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          824405                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8218786                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2566644                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       107127115                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   987378486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               79624097                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037085                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2722903                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6656432                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                683784                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1355                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             36258692                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              29713021                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           20233590                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11557855                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4653580                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                573800                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8538118                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9196505                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36258680                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26680                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5972967                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           807                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133388597                       # The number of ROB reads
system.cpu3.rob.rob_writes                   59465847                       # The number of ROB writes
system.cpu3.timesIdled                           1765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2571209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5114437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342878                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43027                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32772146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2593033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65702092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2636060                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1068641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1574417                       # Transaction distribution
system.membus.trans_dist::CleanEvict           968708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1053                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1500927                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1500893                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1068641                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7683966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7683966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    265212864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               265212864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2571307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2571307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2571307                       # Request fanout histogram
system.membus.respLayer1.occupancy        13787776000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12242714505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3866028216.535433                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23050797018.829865                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 224659328000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56270959500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 490985583500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4667195                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4667195                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4667195                       # number of overall hits
system.cpu2.icache.overall_hits::total        4667195                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3612                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3612                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3612                       # number of overall misses
system.cpu2.icache.overall_misses::total         3612                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    170083500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    170083500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    170083500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    170083500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4670807                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4670807                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4670807                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4670807                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000773                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000773                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000773                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000773                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 47088.455150                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47088.455150                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 47088.455150                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47088.455150                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.285714                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3134                       # number of writebacks
system.cpu2.icache.writebacks::total             3134                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          446                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          446                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          446                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          446                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3166                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3166                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    154953000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    154953000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    154953000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    154953000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 48942.830069                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48942.830069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 48942.830069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48942.830069                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3134                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4667195                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4667195                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    170083500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    170083500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4670807                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4670807                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000773                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000773                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 47088.455150                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47088.455150                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          446                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    154953000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    154953000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 48942.830069                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48942.830069                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.129964                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4629969                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3134                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1477.335354                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        356617500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.129964                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972811                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972811                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9344780                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9344780                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4611941                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4611941                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4611941                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4611941                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1369579                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1369579                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1369579                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1369579                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 179065706170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 179065706170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 179065706170                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 179065706170                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5981520                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5981520                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5981520                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5981520                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.228968                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.228968                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.228968                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.228968                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 130745.072880                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130745.072880                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 130745.072880                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130745.072880                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1435463                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       119871                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18064                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1655                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.465401                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.429607                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550265                       # number of writebacks
system.cpu2.dcache.writebacks::total           550265                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1026230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1026230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1026230                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1026230                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343349                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343349                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38790418695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38790418695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38790418695                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38790418695                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057402                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057402                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057402                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057402                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 112976.646779                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112976.646779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 112976.646779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112976.646779                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550265                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4169737                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4169737                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       819284                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       819284                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82694240000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82694240000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4989021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4989021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164217                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164217                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100934.767431                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100934.767431                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       651242                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       651242                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17148557500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17148557500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102049.234715                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102049.234715                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442204                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442204                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550295                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550295                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  96371466170                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  96371466170                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992499                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992499                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 175126.915872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 175126.915872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374988                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374988                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21641861195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21641861195                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123451.209564                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123451.209564                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          174                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4443500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4443500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.337864                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.337864                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25537.356322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25537.356322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.085437                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.085437                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7704.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7704.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1418000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1418000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.465940                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.465940                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8292.397661                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8292.397661                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1286000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1286000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.455041                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.455041                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7700.598802                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7700.598802                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       527500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       527500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       492500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       492500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284093                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284093                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225085                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225085                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20198423500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20198423500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509178                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509178                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442056                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442056                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 89736.870516                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 89736.870516                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225085                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225085                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19973338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19973338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442056                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442056                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 88736.870516                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 88736.870516                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.931248                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5463600                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568231                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.615104                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        356629000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.931248                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.904102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13551420                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13551420                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4043687643.442623                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23506194233.078712                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 224658619500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53926650500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 493329892500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4875606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4875606                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4875606                       # number of overall hits
system.cpu3.icache.overall_hits::total        4875606                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2490                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2490                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2490                       # number of overall misses
system.cpu3.icache.overall_misses::total         2490                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    146691999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    146691999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    146691999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    146691999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4878096                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4878096                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4878096                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4878096                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000510                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000510                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58912.449398                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58912.449398                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58912.449398                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58912.449398                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1185                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    65.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2229                       # number of writebacks
system.cpu3.icache.writebacks::total             2229                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          229                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          229                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2261                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2261                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2261                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2261                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    134566999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134566999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    134566999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134566999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000464                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000464                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000464                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000464                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59516.585139                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59516.585139                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59516.585139                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59516.585139                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2229                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4875606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4875606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2490                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2490                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    146691999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    146691999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4878096                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4878096                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58912.449398                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58912.449398                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          229                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2261                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2261                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    134566999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134566999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59516.585139                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59516.585139                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978674                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4786998                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2229                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2147.598923                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        363227500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978674                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999334                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9758453                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9758453                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4458143                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4458143                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4458143                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4458143                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1346778                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1346778                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1346778                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1346778                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 177547933166                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 177547933166                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 177547933166                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 177547933166                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5804921                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5804921                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5804921                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5804921                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232006                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232006                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232006                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232006                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131831.625677                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131831.625677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131831.625677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131831.625677                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1445787                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       153066                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16618                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1833                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.001264                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.505728                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512799                       # number of writebacks
system.cpu3.dcache.writebacks::total           512799                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1024738                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1024738                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1024738                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1024738                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322040                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322040                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36713691250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36713691250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36713691250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36713691250                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055477                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055477                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055477                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055477                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114003.512762                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114003.512762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114003.512762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114003.512762                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512799                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4061041                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4061041                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       824597                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       824597                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  83960404500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  83960404500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4885638                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4885638                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.168780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.168780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101819.924763                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101819.924763                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       662020                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       662020                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162577                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162577                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16974275000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16974275000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033277                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033277                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104407.603782                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104407.603782                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397102                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397102                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522181                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522181                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93587528666                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93587528666                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919283                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919283                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.568031                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.568031                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 179224.308556                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 179224.308556                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362718                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362718                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159463                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159463                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19739416250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19739416250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173465                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173465                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123786.811047                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123786.811047                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          353                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          176                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3915000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3915000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.332703                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.332703                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22244.318182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22244.318182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.092628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.092628                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8193.877551                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8193.877551                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1615000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1615000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.457895                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.457895                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9281.609195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9281.609195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1468000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1468000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8584.795322                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8584.795322                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       300500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       300500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       276500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       276500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203874                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203874                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18759268000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18759268000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400416                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400416                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92014.028272                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92014.028272                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203874                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203874                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18555394000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18555394000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400416                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400416                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91014.028272                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91014.028272                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.991253                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5287194                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525686                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.057704                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        363239000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.991253                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.905977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.905977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13155683                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13155683                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    605405181.818182                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   914722324.867532                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2769488500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   540597086000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6659457000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89896598                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89896598                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89896598                       # number of overall hits
system.cpu0.icache.overall_hits::total       89896598                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17752832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17752832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17752832                       # number of overall misses
system.cpu0.icache.overall_misses::total     17752832                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 237899473998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 237899473998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 237899473998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 237899473998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    107649430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    107649430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    107649430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    107649430                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164913                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164913                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164913                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164913                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13400.649203                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13400.649203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13400.649203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13400.649203                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2382                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16740853                       # number of writebacks
system.cpu0.icache.writebacks::total         16740853                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011945                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011945                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011945                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011945                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16740887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16740887                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16740887                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16740887                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 211502676000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 211502676000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 211502676000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 211502676000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.155513                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.155513                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.155513                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.155513                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12633.899028                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12633.899028                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12633.899028                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12633.899028                       # average overall mshr miss latency
system.cpu0.icache.replacements              16740853                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89896598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89896598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17752832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17752832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 237899473998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 237899473998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    107649430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    107649430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13400.649203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13400.649203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011945                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011945                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16740887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16740887                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 211502676000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 211502676000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.155513                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.155513                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12633.899028                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12633.899028                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999892                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          106637257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16740853                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.369882                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999892                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        232039745                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       232039745                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    225162011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       225162011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    225162011                       # number of overall hits
system.cpu0.dcache.overall_hits::total      225162011                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20133460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20133460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20133460                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20133460                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 576170177254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 576170177254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 576170177254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 576170177254                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245295471                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245295471                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245295471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245295471                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.082078                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082078                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.082078                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082078                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28617.543992                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28617.543992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28617.543992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28617.543992                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7277562                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228487                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           142455                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3364                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.086743                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.921225                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14436286                       # number of writebacks
system.cpu0.dcache.writebacks::total         14436286                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5867900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5867900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5867900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5867900                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14265560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14265560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14265560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14265560                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 255458711957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 255458711957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 255458711957                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 255458711957                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058157                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17907.373560                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17907.373560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17907.373560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17907.373560                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14436286                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    159178768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      159178768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16304169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16304169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 383065703500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 383065703500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175482937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175482937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.092910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.092910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23494.954174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23494.954174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4095169                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4095169                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12209000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12209000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 196949530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 196949530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16131.503809                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16131.503809                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65983243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65983243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3829291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3829291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 193104473754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 193104473754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50428.257804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50428.257804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1772731                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1772731                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2056560                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2056560                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58509181957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58509181957                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28450.024292                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28450.024292                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9625500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9625500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10988.013699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10988.013699                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          851                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011715                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011715                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        70600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1750000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1750000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2030                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2030                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.101478                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.101478                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8495.145631                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8495.145631                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1546000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1546000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.100985                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.100985                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7541.463415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7541.463415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318043                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318043                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191364                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191364                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16402057000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16402057000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375660                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375660                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85711.298886                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85711.298886                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191364                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191364                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16210693000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16210693000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375660                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375660                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84711.298886                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84711.298886                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.875607                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239939813                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14456631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.597215                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.875607                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506074747                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506074747                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16616504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13409913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               78540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               69516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               61402                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30243407                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16616504                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13409913                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4940                       # number of overall hits
system.l2.overall_hits::.cpu1.data              78540                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1714                       # number of overall hits
system.l2.overall_hits::.cpu2.data              69516                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                878                       # number of overall hits
system.l2.overall_hits::.cpu3.data              61402                       # number of overall hits
system.l2.overall_hits::total                30243407                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            124382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1025838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            483327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            480745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            451577                       # number of demand (read+write) misses
system.l2.demand_misses::total                2570621                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           124382                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1025838                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1917                       # number of overall misses
system.l2.overall_misses::.cpu1.data           483327                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1452                       # number of overall misses
system.l2.overall_misses::.cpu2.data           480745                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1383                       # number of overall misses
system.l2.overall_misses::.cpu3.data           451577                       # number of overall misses
system.l2.overall_misses::total               2570621                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10304245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102161792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    180186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56159914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    130129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56785362500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    120697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53477690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     279320017500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10304245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102161792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    180186500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56159914500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    130129000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56785362500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    120697500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53477690500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    279320017500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16740886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14435751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          512979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32814028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16740886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14435751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         512979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32814028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.279568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.860216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.458623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.873667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.611676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.880303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078339                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.279568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.860216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.458623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.873667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.611676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.880303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078339                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82843.538454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99588.621205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93994.001043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116194.449100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89620.523416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118119.507223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87272.234273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118424.300839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108658.576079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82843.538454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99588.621205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93994.001043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116194.449100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89620.523416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118119.507223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87272.234273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118424.300839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108658.576079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1574417                       # number of writebacks
system.l2.writebacks::total                   1574417                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1084                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1084                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       124365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1025774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       483230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       480619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       451481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2569537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       124365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1025774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       483230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       480619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       451481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2569537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9059817001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91899774002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    149391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51321313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    100059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51970588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     94422501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48956246001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 253551611505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9059817001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91899774002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    149391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51321313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    100059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51970588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     94422501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48956246001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 253551611505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.249964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.372394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.873438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.519682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.880116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078306                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.249964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.372394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.873438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.519682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.880116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078306                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72848.606931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89590.664222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87159.276546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106204.732736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84868.108567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108132.613359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80359.575319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108434.786848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98675.991630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72848.606931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89590.664222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87159.276546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106204.732736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84868.108567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108132.613359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80359.575319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108434.786848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98675.991630                       # average overall mshr miss latency
system.l2.replacements                        5173704                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3613554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3613554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3613554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3613554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29073603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29073603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29073603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29073603                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   56                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                111                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       451000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       451000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.370370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.478261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.664671                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6352.112676                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4063.063063                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1426000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       203000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       386000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       223999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2238999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.370370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.478261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.664671                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.507042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20315.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20363.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20171.162162                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.658537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.710526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.780488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.698630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1843.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   289.215686                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       549000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       317000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       540500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       646000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2052500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.658537                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.710526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.780488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.698630                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20018.518519                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20122.549020                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1737656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            38205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1842124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         491595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         341673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         347503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1500895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52364285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39252223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40403226500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37211061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169230796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2229251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3343019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.220520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.911852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.448964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106519.158047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114882.427057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116267.273952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116239.522810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112753.254891                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       491595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       341673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       347503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1500895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47448335001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35835493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36928196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34009821000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154221846001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.899428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.907745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.911852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.448964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96519.157032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104882.427057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106267.273952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106239.522810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102753.254559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16616504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16624036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       124382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           129134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10304245000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    180186500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    130129000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    120697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10735258000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16740886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16753170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.279568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.458623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.611676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82843.538454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93994.001043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89620.523416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87272.234273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83132.699367                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          273                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           701                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       124365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9059817001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    149391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    100059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     94422501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9403690002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.249964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.372394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.519682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72848.606931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87159.276546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84868.108567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80359.575319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73218.643199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11672257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        40335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        34199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        30456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11777247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       534243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       141654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       133242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       131453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          940592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49797506500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16907691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16382136000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16266629500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99353963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12206500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12717839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.795755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.811894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93211.341094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119359.079165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122950.240915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123744.832754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105629.181409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           97                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           96                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          383                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       534179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       141557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       133116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       131357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       940209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44451439001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15485819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15042392000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14946425001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89926075502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.043762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.777833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.795002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.811301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83214.501134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109396.352706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113002.133478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113784.762144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95644.772069                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             122                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.982609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.983871                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2384000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.982609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19553.097345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19540.983607                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999827                       # Cycle average of tags in use
system.l2.tags.total_refs                    65495016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5173706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.659207                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.469890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.915997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.234362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.047532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.775497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.763621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.012218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.769562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.601092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.284912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.011932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 529186746                       # Number of tag accesses
system.l2.tags.data_accesses                529186746                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7959296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65649408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30926720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         75456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30759616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28894784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          164450176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7959296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8219648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100762688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100762688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         124364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1025772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         483230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         480619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         451481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2569534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1574417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1574417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14543994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        119960938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           200447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         56512289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           137880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56206941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           137413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52799339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             300499241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14543994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       200447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       137880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       137413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15019735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184123313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184123313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184123313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14543994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       119960938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          200447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        56512289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          137880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56206941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          137413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52799339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            484622555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1547125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    124364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    991095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    477877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    474564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    444003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003612696750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5616954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1456078                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2569534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1574417                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2569534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1574417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            197795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            253925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            151541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           172506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           154164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           186848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            104482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            107168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           118731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 100140053250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12579855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147314509500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39801.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58551.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1184453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  947909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2569534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1574417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1029268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  620030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  394645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  192619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1930687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.684128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.869966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.829632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1293697     67.01%     67.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       424241     21.97%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        81118      4.20%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37053      1.92%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21133      1.09%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14059      0.73%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8817      0.46%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6693      0.35%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43876      2.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1930687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.329144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.532606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        95552     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.638631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87029     91.08%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              784      0.82%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6288      6.58%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1097      1.15%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              275      0.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              161022144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3428032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99014016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               164450176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100762688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    300.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  547256519500                       # Total gap between requests
system.mem_ctrls.avgGap                     132061.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7959296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63430080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30584128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        75456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30372096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28416192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99014016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14543994.223199263215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115905567.162858009338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 200447.123754169530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55886271.970986738801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 137880.489443503990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55498826.626180693507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 137412.701523424272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51924809.969791442156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180927971.106962144375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       124364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1025772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       483230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       480619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       451481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1574417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3936413750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49713549750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77173750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31248180000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     50453250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32008534250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     44999750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30235205000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13118226925500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31652.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48464.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45025.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64665.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42793.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66598.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38297.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66968.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8332117.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6738989040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3581827260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8474715900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4232146320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43199357760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     118819677180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110087837280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       295134550740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.298350                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 284889250500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18273840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244093452500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7046230380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3745129905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9489317040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3843684360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43199357760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     199319928450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42298152000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       308941799895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.528289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 107788905250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18273840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 421193797750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3891384841.269841                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23133452425.459259                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        91500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 224659285500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56942053000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 490314490000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3324471                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3324471                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3324471                       # number of overall hits
system.cpu1.icache.overall_hits::total        3324471                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8005                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8005                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8005                       # number of overall misses
system.cpu1.icache.overall_misses::total         8005                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    275671498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    275671498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    275671498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    275671498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3332476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3332476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3332476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3332476                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002402                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002402                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002402                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002402                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34437.413866                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34437.413866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34437.413866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34437.413866                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          614                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.933333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6825                       # number of writebacks
system.cpu1.icache.writebacks::total             6825                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1148                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1148                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6857                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6857                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    246604998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    246604998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    246604998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    246604998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002058                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002058                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002058                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002058                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35963.978125                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35963.978125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35963.978125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35963.978125                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6825                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3324471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3324471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8005                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8005                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    275671498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    275671498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3332476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3332476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34437.413866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34437.413866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    246604998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    246604998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002058                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002058                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35963.978125                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35963.978125                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.927692                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3271491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6825                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           479.339341                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349523500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.927692                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6671809                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6671809                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5428945                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5428945                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5428945                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5428945                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1495116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1495116                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1495116                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1495116                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177543134933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177543134933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177543134933                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177543134933                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6924061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6924061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6924061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6924061                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215931                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215931                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215931                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215931                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 118748.735839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118748.735839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 118748.735839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118748.735839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1511154                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       115766                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20264                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1653                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.573332                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.033878                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561731                       # number of writebacks
system.cpu1.dcache.writebacks::total           561731                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1129618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1129618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1129618                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1129618                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365498                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365498                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39436122460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39436122460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39436122460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39436122460                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052787                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052787                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052787                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052787                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107896.958287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107896.958287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107896.958287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107896.958287                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561731                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4767002                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4767002                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       897851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       897851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  86572425000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  86572425000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5664853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5664853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96421.817206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96421.817206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       715259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       715259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17769541500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17769541500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032232                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032232                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97318.291601                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97318.291601                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       661943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        661943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       597265                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       597265                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90970709933                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90970709933                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.474318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.474318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 152312.139390                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 152312.139390                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       414359                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       414359                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       182906                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       182906                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21666580960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21666580960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118457.464271                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118457.464271                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.401559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.401559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29526.699029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29526.699029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118908                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118908                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15188.524590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15188.524590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1070000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1070000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.410920                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.410920                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7482.517483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7482.517483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       945000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       945000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.405172                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.405172                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6702.127660                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6702.127660                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       190500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       190500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291986                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291986                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217188                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217188                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19070166000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19070166000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426550                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426550                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87804.878723                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87804.878723                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217188                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217188                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18852978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18852978000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426550                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426550                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86804.878723                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86804.878723                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.887539                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6302740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582468                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.820749                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349535000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.887539                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15450689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15450689                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 547256543000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29473583                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5187971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29200521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3599287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1107                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           608                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1715                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16753170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12720415                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50222624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43329410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1706538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1669248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1551979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98516555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142831232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1847809152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       875648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71909440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       403200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70432960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       287360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65649536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4200198528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5247255                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105380224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38061721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35124857     92.28%     92.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2779686      7.30%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53732      0.14%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82580      0.22%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20865      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38061721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65665141958                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853061538                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4889670                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789245061                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3498254                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21693893431                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25112476198                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         874433506                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10396233                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               620406058500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750816                       # Number of bytes of host memory used
host_op_rate                                   343501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2259.07                       # Real time elapsed on the host
host_tick_rate                               32380319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771518370                       # Number of instructions simulated
sim_ops                                     775994599                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073150                       # Number of seconds simulated
sim_ticks                                 73149515500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.903249                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8114915                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9337873                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           606588                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11581502                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            874939                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         902439                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           27500                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15899958                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7522                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8841                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526109                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11445400                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2412942                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1412030                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       13053171                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46408154                       # Number of instructions committed
system.cpu0.commit.committedOps              47104921                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    137665150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.342170                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.250240                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    120751228     87.71%     87.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7464802      5.42%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3725155      2.71%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1682710      1.22%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       876737      0.64%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298596      0.22%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       332645      0.24%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120335      0.09%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2412942      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    137665150                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1396483                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44365357                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10652403                       # Number of loads committed
system.cpu0.commit.membars                    1047068                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1047727      2.22%      2.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33821442     71.80%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10660852     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479628      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47104921                       # Class of committed instruction
system.cpu0.commit.refs                      12140938                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46408154                       # Number of Instructions Simulated
system.cpu0.committedOps                     47104921                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.130416                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.130416                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             99552012                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                81421                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7562153                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62175978                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12064442                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26311144                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                527192                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               152332                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1190869                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15899958                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10307537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    122678636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               174275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65441356                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1601                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1215862                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109446                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16357010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8989854                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.450460                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         139645659                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.474380                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                96921119     69.41%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25719951     18.42%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13546805      9.70%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2196958      1.57%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  317591      0.23%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  505043      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30439      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  399526      0.29%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8227      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           139645659                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1805                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1165                       # number of floating regfile writes
system.cpu0.idleCycles                        5631190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              561566                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13472098                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.389587                       # Inst execution rate
system.cpu0.iew.exec_refs                    14864188                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1743493                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7026082                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13744999                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            420292                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           223415                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1921245                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           60099760                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13120695                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           497846                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56597957                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 77292                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11598689                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                527192                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11741042                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       123371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65403                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4112                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3092596                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       432710                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           456                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       282113                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        279453                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42401278                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55752321                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.749020                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31759417                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.383766                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55859944                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                73056422                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40872504                       # number of integer regfile writes
system.cpu0.ipc                              0.319446                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.319446                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1048746      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40881832     71.60%     73.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29855      0.05%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67289      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                700      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                36      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             17      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13321278     23.33%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1744877      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            490      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57095802                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1974                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3899                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1878                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2209                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     278476                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004877                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210208     75.49%     75.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     75.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     93      0.03%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 50726     18.22%     93.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17352      6.23%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               33      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56323558                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         254141649                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55750443                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73092803                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58559562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57095802                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1540198                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12994842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29808                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        128168                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5616593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    139645659                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.408862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.950434                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          107008835     76.63%     76.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19254594     13.79%     90.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8298064      5.94%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1921599      1.38%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1671809      1.20%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             535171      0.38%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             687655      0.49%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             152194      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115738      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      139645659                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.393014                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           608846                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          137685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13744999                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1921245                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2917                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       145276849                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1022329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20476353                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34189890                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                341903                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12806060                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8224267                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                56009                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79750321                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61234726                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44870288                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26561210                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1321221                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                527192                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10561348                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10680403                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1977                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79748344                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      68713496                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            408909                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3531939                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        408772                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   195401304                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122331404                       # The number of ROB writes
system.cpu0.timesIdled                         208183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  741                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.458594                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7761730                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8580423                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           548945                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10904941                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            708866                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         714036                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5170                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14858582                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1795                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1037                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           547257                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9927488                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1999581                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1257793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14546739                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38994536                       # Number of instructions committed
system.cpu1.commit.committedOps              39622490                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    108289242                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.365895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.279278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93777539     86.60%     86.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6488561      5.99%     92.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3197290      2.95%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1589926      1.47%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       667663      0.62%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215510      0.20%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247483      0.23%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105689      0.10%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1999581      1.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    108289242                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              990098                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37111151                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8877295                       # Number of loads committed
system.cpu1.commit.membars                     941915                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       941915      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29052449     73.32%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             64      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8878332     22.41%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749634      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39622490                       # Class of committed instruction
system.cpu1.commit.refs                       9627966                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38994536                       # Number of Instructions Simulated
system.cpu1.committedOps                     39622490                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.845400                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.845400                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             77844983                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1838                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7147309                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56260941                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6762667                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24260677                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                547801                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3427                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1014107                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14858582                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9282847                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    100274314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94835                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59880851                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1098978                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.133915                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9606432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8470596                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.539686                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         110430235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.549219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71578016     64.82%     64.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22804629     20.65%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12981475     11.76%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2020670      1.83%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  174035      0.16%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  487621      0.44%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     432      0.00%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  382931      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     426      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           110430235                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         524816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              590229                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12166986                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.449276                       # Inst execution rate
system.cpu1.iew.exec_refs                    12293356                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800008                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6637117                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12412211                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            372467                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177714                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              937578                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54095917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11493348                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508399                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49849431                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84023                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8544223                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                547801                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8678156                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             381                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3534916                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186907                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       326974                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263255                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38438029                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49135147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742017                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28521689                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.442838                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49264947                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64562112                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36379200                       # number of integer regfile writes
system.cpu1.ipc                              0.351444                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.351444                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           942450      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36945761     73.37%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  73      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11668005     23.17%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801445      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50357830                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     219477                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004358                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200437     91.32%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19020      8.67%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   20      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49634857                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         211398412                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49135147                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68569359                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52668955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50357830                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1426962                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14473427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33040                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        169169                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6468510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    110430235                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.456015                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.003312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           82504474     74.71%     74.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15472131     14.01%     88.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7831752      7.09%     95.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1820838      1.65%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1407091      1.27%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             540219      0.49%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638392      0.58%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             122834      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              92504      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      110430235                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.453858                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           564465                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          108892                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12412211                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             937578                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    535                       # number of misc regfile reads
system.cpu1.numCycles                       110955051                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    35203203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17421175                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28812949                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                338930                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7356138                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5053421                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46288                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72386898                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55257194                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40830750                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24454645                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1181170                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                547801                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7159709                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12017801                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72386898                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      53490767                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374313                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2596875                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374309                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   160455835                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110529167                       # The number of ROB writes
system.cpu1.timesIdled                           5041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.808293                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8165850                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8798621                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           612078                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11220268                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            534036                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         537393                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3357                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14892043                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1609                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1086                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           575878                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9321157                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1793621                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1122948                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14907867                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36620211                       # Number of instructions committed
system.cpu2.commit.committedOps              37180777                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97347831                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.381937                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.284147                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83159701     85.43%     85.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6653456      6.83%     92.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3061215      3.14%     95.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1568471      1.61%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       599359      0.62%     97.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       224455      0.23%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       182072      0.19%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       105481      0.11%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1793621      1.84%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97347831                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              768948                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34781564                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8166189                       # Number of loads committed
system.cpu2.commit.membars                     840818                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       840818      2.26%      2.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27461319     73.86%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8167275     21.97%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        711213      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37180777                       # Class of committed instruction
system.cpu2.commit.refs                       8878488                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36620211                       # Number of Instructions Simulated
system.cpu2.committedOps                     37180777                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.733463                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.733463                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66137078                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                36325                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7326136                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54616631                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6999393                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24954075                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                576380                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 6770                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               894549                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14892043                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8810925                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     89759565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98443                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      58726808                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1225160                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.148772                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9189330                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8699886                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.586681                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99561475                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.603105                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.977385                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                61890698     62.16%     62.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21791378     21.89%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12722462     12.78%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1889655      1.90%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  185455      0.19%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  458883      0.46%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  256549      0.26%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365945      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     450      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99561475                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         538508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              619073                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11616675                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.476336                       # Inst execution rate
system.cpu2.iew.exec_refs                    11496437                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    764250                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6651088                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11617075                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            359421                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           315226                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              914883                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52041622                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10732187                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           494200                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47681274                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                107354                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5699409                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                576380                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5864340                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        24763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             324                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3450886                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       202584                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       306556                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        312517                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36289995                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47026513                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.744315                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27011174                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.469795                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47141880                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62002069                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34751295                       # number of integer regfile writes
system.cpu2.ipc                              0.365836                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.365836                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           841310      1.75%      1.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35674304     74.05%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  67      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10894545     22.61%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             765152      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48175474                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     267625                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005555                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 243075     90.83%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 24530      9.17%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47601789                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         196238796                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47026513                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66902484                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50693055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48175474                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1348567                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14860845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58748                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        225619                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6540990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99561475                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.483877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.023992                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           72796168     73.12%     73.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14676180     14.74%     87.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7802053      7.84%     95.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1750528      1.76%     97.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1163833      1.17%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             539231      0.54%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             629537      0.63%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             116665      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87280      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99561475                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.481274                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           546984                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           96745                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11617075                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             914883                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    492                       # number of misc regfile reads
system.cpu2.numCycles                       100099983                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    46057897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15549943                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26972752                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                353880                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7567996                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3352752                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31420                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70097698                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53267011                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39186673                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25055092                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1180159                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                576380                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5426789                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12213921                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70097698                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45385275                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            390820                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2338867                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        390833                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   147640787                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106441927                       # The number of ROB writes
system.cpu2.timesIdled                           5228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.356385                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7475098                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8007056                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           453100                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10197201                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            475129                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         477497                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2368                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13521946                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1687                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           987                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           451607                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9200051                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1845201                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1106069                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12628826                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36100107                       # Number of instructions committed
system.cpu3.commit.committedOps              36652281                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     93273603                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.392954                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.316894                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     79628916     85.37%     85.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6297004      6.75%     92.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2898396      3.11%     95.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1526896      1.64%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       576273      0.62%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       203517      0.22%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188288      0.20%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       109112      0.12%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1845201      1.98%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     93273603                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              690090                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34262459                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7999733                       # Number of loads committed
system.cpu3.commit.membars                     828294                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       828294      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27124573     74.01%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8000720     21.83%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        698542      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36652281                       # Class of committed instruction
system.cpu3.commit.refs                       8699262                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36100107                       # Number of Instructions Simulated
system.cpu3.committedOps                     36652281                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.649633                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.649633                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             64961445                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1659                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6896059                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51124234                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6112527                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22699776                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                452039                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2884                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               881640                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13521946                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8169810                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     86205472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86329                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      54197942                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 907064                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141366                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8448423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7950227                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.566616                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          95107427                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.577474                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.938029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60005781     63.09%     63.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20523689     21.58%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11880201     12.49%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1701191      1.79%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170723      0.18%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  464727      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     369      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  360343      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     403      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            95107427                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         544596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              487777                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11058771                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.473882                       # Inst execution rate
system.cpu3.iew.exec_refs                    10908706                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    746378                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6363902                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10998105                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            348894                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159699                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              885694                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49248578                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10162328                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           408659                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45327739                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                144906                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4011833                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                452039                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4213765                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             305                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2998372                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186165                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256713                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        231064                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35261410                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44859434                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735792                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25945050                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.468986                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44967641                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59167355                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33085605                       # number of integer regfile writes
system.cpu3.ipc                              0.377411                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.377411                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           828715      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33856228     74.02%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  64      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10303753     22.53%     98.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             747542      1.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45736398                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     322155                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007044                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310999     96.54%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11135      3.46%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45229838                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186951058                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44859434                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61844892                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47929585                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45736398                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1318993                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12596297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48680                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        212924                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5772024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     95107427                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.480892                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.041566                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           70195787     73.81%     73.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13515579     14.21%     88.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7182952      7.55%     95.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1650794      1.74%     97.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1120284      1.18%     98.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             527995      0.56%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             704144      0.74%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122578      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87314      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       95107427                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.478154                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           514352                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           94995                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10998105                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             885694                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    421                       # number of misc regfile reads
system.cpu3.numCycles                        95652023                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    50505627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14612842                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26546929                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                315798                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6569971                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2355248                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14350                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66310241                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50261004                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36907124                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22928900                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1250685                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                452039                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4449581                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10360195                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66310241                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46094094                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            351005                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2061013                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        351004                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   140707572                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100439960                       # The number of ROB writes
system.cpu3.timesIdled                           4829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2532444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5000097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       369436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62965                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3171153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2383366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6648214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2446331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2436654                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       359278                       # Transaction distribution
system.membus.trans_dist::WritebackClean           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2109058                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3118                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2517                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89461                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2436654                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7526122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7526122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    184660032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               184660032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3864                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2531751                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2531751    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2531751                       # Request fanout histogram
system.membus.respLayer1.occupancy        13534541250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7093069030                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                666                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          334                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean        69160750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   166738628.314990                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          334    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    599398500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            334                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50049825000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23099690500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8804998                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8804998                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8804998                       # number of overall hits
system.cpu2.icache.overall_hits::total        8804998                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5927                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5927                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5927                       # number of overall misses
system.cpu2.icache.overall_misses::total         5927                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    449963000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    449963000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    449963000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    449963000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8810925                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8810925                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8810925                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8810925                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000673                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000673                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000673                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000673                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75917.496204                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75917.496204                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75917.496204                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75917.496204                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1127                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    45.080000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5591                       # number of writebacks
system.cpu2.icache.writebacks::total             5591                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          336                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          336                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5591                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5591                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5591                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5591                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    425165500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    425165500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    425165500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    425165500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000635                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000635                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 76044.625291                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 76044.625291                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 76044.625291                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 76044.625291                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5591                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8804998                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8804998                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5927                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5927                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    449963000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    449963000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8810925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8810925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000673                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000673                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75917.496204                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75917.496204                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          336                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5591                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5591                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    425165500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    425165500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000635                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000635                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 76044.625291                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 76044.625291                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8850981                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5623                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1574.067402                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17627441                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17627441                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8589018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8589018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8589018                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8589018                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2184947                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2184947                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2184947                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2184947                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 168899645491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 168899645491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 168899645491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 168899645491                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10773965                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10773965                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10773965                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10773965                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202799                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202799                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202799                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202799                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77301.483968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77301.483968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77301.483968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77301.483968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2165181                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20151                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27597                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            287                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.457115                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.212544                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       605697                       # number of writebacks
system.cpu2.dcache.writebacks::total           605697                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1583973                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1583973                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1583973                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1583973                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       600974                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       600974                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       600974                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       600974                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54755185994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54755185994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54755185994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54755185994                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055780                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055780                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055780                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055780                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91110.740222                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91110.740222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91110.740222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91110.740222                       # average overall mshr miss latency
system.cpu2.dcache.replacements                605697                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8455425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8455425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1887879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1887879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 140294336000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 140294336000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10343304                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10343304                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.182522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.182522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74313.203336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74313.203336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1306727                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1306727                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       581152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       581152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52206892000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52206892000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056186                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056186                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89833.454931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89833.454931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297068                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297068                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28605309491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28605309491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.689795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.689795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96292.126688                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96292.126688                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277246                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277246                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19822                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19822                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2548293994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2548293994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046027                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046027                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128558.873676                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128558.873676                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       273556                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       273556                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7333                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7333                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    135801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    135801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       280889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       280889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026106                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026106                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18519.228147                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18519.228147                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          135                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7198                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7198                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    118885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    118885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.025626                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.025626                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16516.393443                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16516.393443                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       279809                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       279809                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9750000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9750000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       280528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       280528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002563                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002563                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 13560.500695                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13560.500695                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          700                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          700                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9177000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9177000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002495                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002495                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data        13110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        13110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2856000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2856000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2729000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2729000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          303                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            303                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          783                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          783                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14711500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14711500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1086                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1086                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720994                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720994                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18788.633461                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18788.633461                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          783                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          783                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13928500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13928500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.720994                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.720994                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17788.633461                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17788.633461                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.237058                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9754768                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           608387                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.033821                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.237058                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.976158                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976158                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23281294                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23281294                       # Number of data accesses
system.cpu3.numPwrStateTransitions                544                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    92760586.080586                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   184663126.453570                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       121000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    597017500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    47825875500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25323640000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8164202                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8164202                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8164202                       # number of overall hits
system.cpu3.icache.overall_hits::total        8164202                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5608                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5608                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5608                       # number of overall misses
system.cpu3.icache.overall_misses::total         5608                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    442128000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    442128000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    442128000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    442128000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8169810                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8169810                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8169810                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8169810                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000686                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000686                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78838.801712                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78838.801712                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78838.801712                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78838.801712                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          738                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.090909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5274                       # number of writebacks
system.cpu3.icache.writebacks::total             5274                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          334                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          334                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5274                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5274                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    418897000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    418897000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    418897000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    418897000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000646                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000646                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000646                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000646                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 79426.810770                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79426.810770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 79426.810770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79426.810770                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5274                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8164202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8164202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5608                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5608                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    442128000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    442128000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8169810                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8169810                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78838.801712                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78838.801712                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          334                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    418897000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    418897000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000646                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000646                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 79426.810770                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79426.810770                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8260345                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5306                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1556.793253                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16344894                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16344894                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8108060                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8108060                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8108060                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8108060                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2167846                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2167846                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2167846                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2167846                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171500549499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171500549499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171500549499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171500549499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10275906                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10275906                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10275906                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10275906                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.210964                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.210964                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.210964                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.210964                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79111.039022                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79111.039022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79111.039022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79111.039022                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       953154                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20031                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11092                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            277                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.931662                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.314079                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       539849                       # number of writebacks
system.cpu3.dcache.writebacks::total           539849                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1633741                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1633741                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1633741                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1633741                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534105                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534105                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534105                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534105                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48218885000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48218885000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48218885000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48218885000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.051976                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051976                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.051976                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051976                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90279.785810                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90279.785810                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90279.785810                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90279.785810                       # average overall mshr miss latency
system.cpu3.dcache.replacements                539849                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7978765                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7978765                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1874966                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1874966                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141933108000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141933108000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9853731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9853731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75699.030276                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75699.030276                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1360695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1360695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514271                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514271                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45574544500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45574544500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 88619.705369                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88619.705369                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       129295                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        129295                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       292880                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       292880                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29567441499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29567441499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.693741                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.693741                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100954.116017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100954.116017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       273046                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       273046                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19834                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19834                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2644340500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2644340500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046981                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046981                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133323.610971                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133323.610971                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       268194                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       268194                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8446                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8446                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    163688000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    163688000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       276640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       276640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.030531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.030531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19380.535165                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19380.535165                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8254                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8254                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    139089500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    139089500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.029837                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.029837                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16851.163072                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16851.163072                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       275846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       275846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          495                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          495                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5856000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5856000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       276341                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276341                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001791                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001791                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11830.303030                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11830.303030                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          486                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          486                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5420000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5420000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001759                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11152.263374                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11152.263374                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1258000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1258000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          353                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            353                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          634                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          634                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13831000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13831000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          987                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          987                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.642351                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.642351                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21815.457413                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21815.457413                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          634                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          634                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13197000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13197000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.642351                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.642351                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20815.457413                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20815.457413                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.777639                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9199411                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542413                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.960160                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.777639                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961801                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961801                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22202136                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22202136                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10649760.416667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9533535.046836                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       440500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     40280000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72638327000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    511188500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9983054                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9983054                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9983054                       # number of overall hits
system.cpu0.icache.overall_hits::total        9983054                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       324482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        324482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       324482                       # number of overall misses
system.cpu0.icache.overall_misses::total       324482                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7344643497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7344643497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7344643497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7344643497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10307536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10307536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10307536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10307536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031480                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031480                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031480                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031480                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22634.979743                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22634.979743                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22634.979743                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22634.979743                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3492                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       286908                       # number of writebacks
system.cpu0.icache.writebacks::total           286908                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37561                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37561                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37561                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37561                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       286921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       286921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       286921                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       286921                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6403080498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6403080498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6403080498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6403080498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027836                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027836                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027836                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027836                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22316.527887                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22316.527887                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22316.527887                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22316.527887                       # average overall mshr miss latency
system.cpu0.icache.replacements                286908                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9983054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9983054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       324482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       324482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7344643497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7344643497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10307536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10307536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031480                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031480                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22634.979743                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22634.979743                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37561                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37561                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       286921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       286921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6403080498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6403080498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027836                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027836                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22316.527887                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22316.527887                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998882                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10270202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           286954                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            35.790412                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998882                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20901994                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20901994                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10656799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10656799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10656799                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10656799                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2791289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2791289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2791289                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2791289                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 199190872790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 199190872790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 199190872790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 199190872790                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13448088                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13448088                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13448088                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13448088                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207560                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207560                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207560                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207560                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71361.608486                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71361.608486                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71361.608486                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71361.608486                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8725564                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4135                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.475344                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   111.756757                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1128107                       # number of writebacks
system.cpu0.dcache.writebacks::total          1128107                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1673799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1673799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1673799                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1673799                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1117490                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1117490                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1117490                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1117490                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  89774616005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  89774616005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  89774616005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  89774616005                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083097                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80335.945740                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80335.945740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80335.945740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80335.945740                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1128107                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9920479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9920479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2402636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2402636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 165920579000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 165920579000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12323115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12323115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69057.726181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69057.726181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1329928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1329928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1072708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1072708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86048421500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86048421500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80216.071382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80216.071382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       736320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        736320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       388653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       388653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33270293790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33270293790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124973                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124973                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.345478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.345478                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85604.109038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85604.109038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       343871                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       343871                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44782                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44782                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3726194505                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3726194505                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83207.416038                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83207.416038                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17698                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17698                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    249938500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    249938500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       368915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       368915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.047973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14122.414962                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14122.414962                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    194375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    194375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032327                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032327                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16298.423612                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16298.423612                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       353502                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       353502                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     24077500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24077500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       354708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       354708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19964.759536                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19964.759536                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     22877500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22877500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003383                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003383                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19064.583333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19064.583333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     20993499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     20993499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.105079                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.105079                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22597.953714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22597.953714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          928                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          928                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20064499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20064499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104966                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21621.227371                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21621.227371                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988424                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12502856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129342                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.070921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988424                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29490414                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29490414                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              252696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              246827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              111707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               89927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 756                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               81887                       # number of demand (read+write) hits
system.l2.demand_hits::total                   785829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             252696                       # number of overall hits
system.l2.overall_hits::.cpu0.data             246827                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1001                       # number of overall hits
system.l2.overall_hits::.cpu1.data             111707                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1028                       # number of overall hits
system.l2.overall_hits::.cpu2.data              89927                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                756                       # number of overall hits
system.l2.overall_hits::.cpu3.data              81887                       # number of overall hits
system.l2.overall_hits::total                  785829                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            880520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            627958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            515801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            458218                       # number of demand (read+write) misses
system.l2.demand_misses::total                2530208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34204                       # number of overall misses
system.l2.overall_misses::.cpu0.data           880520                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4426                       # number of overall misses
system.l2.overall_misses::.cpu1.data           627958                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4563                       # number of overall misses
system.l2.overall_misses::.cpu2.data           515801                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4518                       # number of overall misses
system.l2.overall_misses::.cpu3.data           458218                       # number of overall misses
system.l2.overall_misses::total               2530208                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2833203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  84784319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    383481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  63258436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    403665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52464877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    401221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46162908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     250692113000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2833203500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  84784319500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    383481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  63258436500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    403665500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52464877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    401221000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46162908500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    250692113000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          286900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1127347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          739665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          605728                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          540105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3316037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         286900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1127347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         739665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         605728                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         540105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3316037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.119219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.781055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.815552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.816133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.851539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.856655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.848387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.763022                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.119219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.781055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.815552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.816133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.851539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.856655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.848387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.763022                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82832.519588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96288.919616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86642.792589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100736.731597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88464.935350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101715.346616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88805.002213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100744.424051                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99079.646021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82832.519588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96288.919616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86642.792589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100736.731597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88464.935350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101715.346616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88805.002213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100744.424051                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99079.646021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              359279                       # number of writebacks
system.l2.writebacks::total                    359279                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            342                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4152                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           342                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4152                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       879923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       627279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       515265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       457876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2526056                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       879923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       627279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       515265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       457876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2526056                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2487226505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  75949761006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    300289001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  56943262004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    314461501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47278316505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    329163002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41562655003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 225165134527                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2487226505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  75949761006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    300289001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  56943262004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    314461501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47278316505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    329163002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41562655003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 225165134527                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.118940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.780525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.689515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.848058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.679485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.850654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.767539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.847754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.761770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.118940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.780525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.689515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.848058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.679485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.850654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.767539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.847754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.761770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72887.894297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86314.099081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80248.263228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90778.205558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82774.809424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91755.342406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81314.970850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90772.731052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89137.032008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72887.894297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86314.099081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80248.263228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90778.205558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82774.809424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91755.342406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81314.970850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90772.731052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89137.032008                       # average overall mshr miss latency
system.l2.replacements                        4909508                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2647271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2647271                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           10                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             10                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2647281                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2647281                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   97                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                653                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2867500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       477500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3582000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          391                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.907407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.918033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8905.279503                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3248.299320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2116.071429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5485.451761                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          321                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           648                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6507000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3007499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2275000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1447500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13236999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.820972                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.882716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.918033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.864000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20271.028037                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21031.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20104.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20427.467593                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                239                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          588                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          251                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1519500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       403500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1076500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       210000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3209500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          801                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1421                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.734082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.985577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.940075                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.951724                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.831809                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2584.183673                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1968.292683                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4288.844622                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1521.739130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2715.313029                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          585                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1172                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11875500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4165500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5069000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2840500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     23950500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.730337                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.971154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.932584                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.937931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.824771                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20621.287129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20357.429719                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20886.029412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20435.580205                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13976                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89397                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3480131500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2513740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2524375500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2620743000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11138990000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.694975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112833.754823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128817.259404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129375.538130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134204.373208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124601.384834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3171701500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2318600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2329255500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2425463000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10245020000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.694975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102833.754823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118817.259404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119375.538130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124204.373208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114601.384834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        252696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2833203500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    383481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    403665500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    401221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4021571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       286900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         303192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.119219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.815552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.816133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.856655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82832.519588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86642.792589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88464.935350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88805.002213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84290.226572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          684                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1998                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2487226505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    300289001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    314461501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    329163002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3431140009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.118940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.689515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.679485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.767539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.150772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72887.894297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80248.263228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82774.809424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81314.970850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75058.298712                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       233290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       111529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        89785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        81768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            516372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       849677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       608444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       496289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       438690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2393100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81304188000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60744696500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49940502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43542165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 235531552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1082967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       719973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       586074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       520458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2909472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.784583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.845093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.846803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95688.347454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99836.133646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100627.864007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99254.976179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98421.107350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          679                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          342                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2154                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       849080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       607765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       495753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       438348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2390946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72778059506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54624662004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44949061005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39137192003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 211488974518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.784031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.844150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.845888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.842235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.821780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85714.019299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89877.933089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90668.258195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89283.382160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88454.099138                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6433290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4909572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.310357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.723854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.868844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.169288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.094145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.653326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.088179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.273463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.138643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.990260                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.605060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.088333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.066773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.062348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56380668                       # Number of tag accesses
system.l2.tags.data_accesses                 56380668                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2183936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56313088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40145856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        243136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32976960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        259072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29304064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          161665600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2183936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       243136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       259072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2925632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22993792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22993792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         879892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         627279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         515265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         457876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2526025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       359278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             359278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         29855782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        769835420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3273952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        548819165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3323822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        450815836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3541678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        400605032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2210070687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     29855782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3273952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3323822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3541678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39995234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      314339635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            314339635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      314339635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        29855782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       769835420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3273952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       548819165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3323822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       450815836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3541678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       400605032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2524410322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    352310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    865125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    625292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    512806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    455564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000478737750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21735                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21735                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4595284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2526025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     359288                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2526025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   359288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21525                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            244510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            197066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           186593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           101721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18635                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73822796000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12522500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120782171000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29476.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48226.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1404295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  318888                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2526025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               359288                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  646855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  608320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  444143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  299790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   45714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1133629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.284230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.969371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.735306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       696666     61.45%     61.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       260636     22.99%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61923      5.46%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29754      2.62%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18360      1.62%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12547      1.11%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9461      0.83%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7040      0.62%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37242      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1133629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.226409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.834943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.829581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9227     42.45%     42.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6069     27.92%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4386     20.18%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          540      2.48%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           93      0.43%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           93      0.43%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          180      0.83%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          235      1.08%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          245      1.13%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          206      0.95%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          147      0.68%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          116      0.53%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           69      0.32%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           47      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           31      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           29      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           16      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21735                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.209340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.196404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.677142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19568     90.03%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              396      1.82%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1309      6.02%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              344      1.58%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.42%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21735                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              160288000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1377600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22547840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               161665600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22994432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2191.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2210.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    314.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73149402000                       # Total gap between requests
system.mem_ctrls.avgGap                      25352.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2183936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55368000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       239488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40018688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       243136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32819584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       259072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29156096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22547840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 29855782.161674059927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 756915471.299328088760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3273951.964862979949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 547080698.025949358940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3323822.425043949857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 448664407.080044150352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3541677.593202924356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 398582216.173393547535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 308243189.936097383499                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       879892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       627279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       515265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       457876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       359288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1076572000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39693206750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142932250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30977560500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    154619000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25951359500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    159368000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22626553000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1800803585000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31548.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45111.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38196.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49384.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40699.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50365.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39369.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49416.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5012145.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4140600240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2200788810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8819492220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          949502340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5774542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33033016770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        272136480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55190079660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.483188                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423744750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2442700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70283070750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3953496540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2101333245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9062637780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          889555860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5774542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32581531170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        652334880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55015432275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        752.095648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1427324000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2442700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69279491500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                600                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    58711428.571429                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   139656621.624029                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    541595000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55477375500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17672140000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9277017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9277017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9277017                       # number of overall hits
system.cpu1.icache.overall_hits::total        9277017                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5830                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5830                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5830                       # number of overall misses
system.cpu1.icache.overall_misses::total         5830                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    433515000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    433515000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    433515000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    433515000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9282847                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9282847                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9282847                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9282847                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000628                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000628                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000628                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000628                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74359.348199                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74359.348199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74359.348199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74359.348199                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          913                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.062500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5427                       # number of writebacks
system.cpu1.icache.writebacks::total             5427                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          403                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    404209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    404209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    404209500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    404209500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000585                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000585                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000585                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000585                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74481.205086                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74481.205086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74481.205086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74481.205086                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5427                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9277017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9277017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5830                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5830                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    433515000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    433515000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9282847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9282847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000628                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000628                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74359.348199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74359.348199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    404209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    404209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74481.205086                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74481.205086                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9342281                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5459                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1711.353911                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18571121                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18571121                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9217183                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9217183                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9217183                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9217183                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2271767                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2271767                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2271767                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2271767                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 174415115491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 174415115491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 174415115491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 174415115491                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11488950                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11488950                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11488950                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11488950                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197735                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197735                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197735                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197735                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76775.089827                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76775.089827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76775.089827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76775.089827                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3727942                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7198                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            132                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.435044                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    54.530303                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       739637                       # number of writebacks
system.cpu1.dcache.writebacks::total           739637                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1538105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1538105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1538105                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1538105                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       733662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       733662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       733662                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       733662                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66023115496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66023115496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66023115496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66023115496                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063858                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063858                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063858                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063858                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89991.188716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89991.188716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89991.188716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89991.188716                       # average overall mshr miss latency
system.cpu1.dcache.replacements                739637                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9076814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9076814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1976808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1976808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 145944892000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 145944892000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11053622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11053622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73828.562005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73828.562005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1263088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1263088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       713720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       713720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63481253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63481253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88944.198705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88944.198705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       140369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        140369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       294959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       294959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28470223491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28470223491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.677556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.677556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96522.647185                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96522.647185                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       275017                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       275017                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2541861996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2541861996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127462.741751                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127462.741751                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305675                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305675                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    155364500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    155364500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       314635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       314635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17339.787946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17339.787946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    137886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    137886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.027978                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.027978                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15663.580598                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15663.580598                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          630                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          630                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8270500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8270500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.002005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 13127.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13127.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          620                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          620                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 12450.806452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12450.806452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1642500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1642500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1573500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1573500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          706                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          706                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13585500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13585500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.680810                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.680810                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19242.917847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19242.917847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          706                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          706                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12879500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12879500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.680810                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.680810                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18242.917847                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18242.917847                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.407170                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10582917                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           742539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.252338                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.407170                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24980282                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24980282                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73149515500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3220931                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       827684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2848084                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4550229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3185                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2760                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5945                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          246                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        303214                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2917719                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       860730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3388192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2223474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1821485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        15822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1623666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9966423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36723712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144349056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       694656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94675328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       715648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77531200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       675072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69116992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424481664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4923024                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23617344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8241233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.621518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5572196     67.61%     67.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2451069     29.74%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50461      0.61%     97.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 142713      1.73%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24794      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8241233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6640629433                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         914102639                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8774069                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         814946365                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8151896                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1696756154                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         430538168                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1115543192                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8486651                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
