set_property PACKAGE_PIN AK1 [get_ports {ADC_N[0]}]
set_property PACKAGE_PIN AH1 [get_ports {ADC_N[1]}]
set_property PACKAGE_PIN AF1 [get_ports {ADC_N[2]}]
set_property PACKAGE_PIN AD1 [get_ports {ADC_N[3]}]
set_property PACKAGE_PIN AB1 [get_ports {ADC_N[4]}]
set_property PACKAGE_PIN Y1  [get_ports {ADC_N[5]}]
set_property PACKAGE_PIN V1  [get_ports {ADC_N[6]}]
set_property PACKAGE_PIN T1  [get_ports {ADC_N[7]}]
set_property PACKAGE_PIN AK2 [get_ports {ADC_P[0]}]
set_property PACKAGE_PIN AH2 [get_ports {ADC_P[1]}]
set_property PACKAGE_PIN AF2 [get_ports {ADC_P[2]}]
set_property PACKAGE_PIN AD2 [get_ports {ADC_P[3]}]
set_property PACKAGE_PIN AB2 [get_ports {ADC_P[4]}]
set_property PACKAGE_PIN Y2  [get_ports {ADC_P[5]}]
set_property PACKAGE_PIN V2  [get_ports {ADC_P[6]}]
set_property PACKAGE_PIN T2  [get_ports {ADC_P[7]}]
set_property PACKAGE_PIN AD4 [get_ports {CLK_ADC_N[0]}]
set_property PACKAGE_PIN AD5 [get_ports {CLK_ADC_P[0]}]
set_property PACKAGE_PIN AB4 [get_ports {CLK_ADC_N[1]}]
set_property PACKAGE_PIN AB5 [get_ports {CLK_ADC_P[1]}]
set_property PACKAGE_PIN Y4  [get_ports {CLK_ADC_N[2]}]
set_property PACKAGE_PIN Y5  [get_ports {CLK_ADC_P[2]}]
set_property PACKAGE_PIN V4  [get_ports {CLK_ADC_N[3]}]
set_property PACKAGE_PIN V5  [get_ports {CLK_ADC_P[3]}]
set_property PACKAGE_PIN L4  [get_ports {CLK_DAC_N[0]}]
set_property PACKAGE_PIN L5  [get_ports {CLK_DAC_P[0]}]
set_property PACKAGE_PIN J4  [get_ports {CLK_DAC_N[1]}]
set_property PACKAGE_PIN J5  [get_ports {CLK_DAC_P[1]}]
set_property PACKAGE_PIN N1 [get_ports {DAC_N[0]}]
set_property PACKAGE_PIN L1 [get_ports {DAC_N[1]}]
set_property PACKAGE_PIN J1 [get_ports {DAC_N[2]}]
set_property PACKAGE_PIN G1 [get_ports {DAC_N[3]}]
set_property PACKAGE_PIN E1 [get_ports {DAC_N[4]}]
set_property PACKAGE_PIN C1 [get_ports {DAC_N[5]}]
set_property PACKAGE_PIN A4 [get_ports {DAC_N[6]}]
set_property PACKAGE_PIN A6 [get_ports {DAC_N[7]}]
set_property PACKAGE_PIN N2 [get_ports {DAC_P[0]}]
set_property PACKAGE_PIN L2 [get_ports {DAC_P[1]}]
set_property PACKAGE_PIN J2 [get_ports {DAC_P[2]}]
set_property PACKAGE_PIN G2 [get_ports {DAC_P[3]}]
set_property PACKAGE_PIN E2 [get_ports {DAC_P[4]}]
set_property PACKAGE_PIN C2 [get_ports {DAC_P[5]}]
set_property PACKAGE_PIN B4 [get_ports {DAC_P[6]}]
set_property PACKAGE_PIN B6 [get_ports {DAC_P[7]}]
set_property PACKAGE_PIN N4 [get_ports {SYSREF_ANALOG_N}]
set_property PACKAGE_PIN N5 [get_ports {SYSREF_ANALOG_P}]
set_property PACKAGE_PIN E9 [get_ports {SYSREF_PL_N}]
set_property PACKAGE_PIN E10 [get_ports {SYSREF_PL_P}]
set_property PACKAGE_PIN D11 [get_ports {CLK_DCLK_PL_N}]
set_property PACKAGE_PIN E11 [get_ports {CLK_DCLK_PL_P}]
set_property IOSTANDARD LVPECL [get_ports {CLK_DCLK_PL_P}]
set_property IOSTANDARD LVPECL [get_ports {SYSREF_PL_P}]
create_clock -period 2.50000 -name CLK_DCLK_PL_P -waveform {0.000 1.25000} [get_ports CLK_DCLK_PL_P]
set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets cpu_ep/PL_CLK_bufg]
