==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.103ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/util.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29946 ; free virtual = 56970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29946 ; free virtual = 56970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'payload_length2keep' into 'payload_checksum' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29932 ; free virtual = 56958
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:129: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29925 ; free virtual = 56951
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:91) in function 'payload_checksum' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:100) in function 'payload_checksum' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:109) in function 'payload_checksum' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:118) in function 'payload_checksum' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:127) in function 'payload_checksum' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'adderTree_l0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'adderTree_l1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'adderTree_l2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'adderTree_l3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'adderTree_l4.V'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:85:17) to (/home/kevinliu/Documents/GULF-Stream/src/udp_ip_server/udp_ip_rx/payload_checksum.cpp:149:6) in function 'payload_checksum'... converting 131 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 862.621 ; gain = 190.000 ; free physical = 29892 ; free virtual = 56919
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 862.621 ; gain = 190.000 ; free physical = 29898 ; free virtual = 56926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'payload_checksum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'payload_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.77 seconds; current allocated memory: 139.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 142.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'payload_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_in_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_in_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_in_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_length_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_length_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_out_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_out_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_out_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_out_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_out_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_out_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/payload_out_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_out_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/checksum_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'checksum_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'payload_checksum/checksum_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'checksum_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'payload_checksum' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'payload_checksum'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 147.684 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 862.621 ; gain = 190.000 ; free physical = 29852 ; free virtual = 56890
INFO: [VHDL 208-304] Generating VHDL RTL for payload_checksum.
INFO: [VLOG 209-307] Generating Verilog RTL for payload_checksum.
INFO: [IMPL 213-8]