// Seed: 1572191868
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wor  id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    output wire id_10
);
  assign id_2 = 1;
  module_0();
  assign id_5 = id_8;
endmodule
module module_2 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6
    , id_14,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9
    , id_15,
    output uwire id_10,
    output supply1 id_11,
    output tri1 id_12
);
  wire id_16;
  module_0();
endmodule
