// Seed: 3291252904
module module_0;
  always begin
    id_1 = id_1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    output tri id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    output wand id_8
);
  tri id_10 = {1{1}};
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7
);
  id_9 :
  assert property (@(1 or 1) id_1)
  else;
  module_0();
endmodule
