// Seed: 3935195195
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  type_6(
      id_1, 1, id_1
  );
  logic id_3;
  logic id_4;
  logic id_5 = id_0[1];
  assign id_3 = 1'd0;
endmodule
