Implementation
==============

* GHDL (VHDL synthesizer)
* ghdl-yosys-plugin (VHDL in Yosys)
* Yosys (Verilog synthesizer)

* icestorm
* `openFPGALoader <https://github.com/trabucayre/openFPGALoader>`_
* SimbiFlow (synthesis to bitstream)

.. toctree::
   :maxdepth: 1
   :hidden:

   hdl-to-bitstream
   icestudio
   symbiflow
   yosys
