Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 11 14:51:34 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3754)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7856)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3754)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2454 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7856)
---------------------------------------------------
 There are 7856 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                  150        0.146        0.000                      0                  150        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  7.177        0.000                      0                    7        0.233        0.000                      0                    7        4.500        0.000                       0                    24  
  clk25_VGA_Clock_Multi                                  34.588        0.000                      0                   40        0.146        0.000                      0                   40       19.500        0.000                       0                    22  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               7.023        0.000                      0                    1        0.963        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi        0.309        0.000                      0                  102        0.850        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        7.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.664ns (30.629%)  route 1.504ns (69.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.558     1.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518     2.076 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.888    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.146     3.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.692     3.726    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477    11.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.555    
                         clock uncertainty           -0.088    11.467    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    10.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.642ns (29.587%)  route 1.528ns (70.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.904     2.970    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.094 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.624     3.718    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.465    11.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.557    
                         clock uncertainty           -0.088    11.469    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.642ns (33.109%)  route 1.297ns (66.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.558     1.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.888    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124     3.012 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.485     3.497    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.078    11.553    
                         clock uncertainty           -0.088    11.465    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.105    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.663%)  route 0.756ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.756     2.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.471    11.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.563    
                         clock uncertainty           -0.088    11.475    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.115    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.571%)  route 0.594ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.594     2.660    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.432    11.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)       -0.031    11.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (57.008%)  route 0.391ns (42.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.558     1.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.391     2.467    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.441    11.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.117    11.558    
                         clock uncertainty           -0.088    11.470    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)       -0.031    11.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.518ns (60.300%)  route 0.341ns (39.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.558     1.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.341     2.417    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.441    11.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.117    11.558    
                         clock uncertainty           -0.088    11.470    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)       -0.045    11.425    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  9.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.833     0.833    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.059     0.622    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121     0.848    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.833     0.833    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.052     0.615    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.774%)  route 0.202ns (55.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.202     0.924    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.059     0.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.248%)  route 0.438ns (72.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.438     1.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.686    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.171%)  route 0.441ns (67.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.235     0.961    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.206     1.212    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.875     0.875    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.907%)  route 0.540ns (72.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.280     1.002    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.047 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.260     1.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.682    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.208ns (26.672%)  route 0.572ns (73.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.288     1.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.044     1.059 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.284     1.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.876     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.642    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.003     0.645    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.697    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y57     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       34.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.054ns (22.651%)  route 3.599ns (77.349%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.807     6.206    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism              0.007    41.442    
                         clock uncertainty           -0.123    41.318    
    SLICE_X30Y54         FDRE (Setup_fdre_C_R)       -0.524    40.794    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.054ns (22.651%)  route 3.599ns (77.349%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.807     6.206    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism              0.007    41.442    
                         clock uncertainty           -0.123    41.318    
    SLICE_X30Y54         FDRE (Setup_fdre_C_R)       -0.524    40.794    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.054ns (22.651%)  route 3.599ns (77.349%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.807     6.206    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism              0.007    41.442    
                         clock uncertainty           -0.123    41.318    
    SLICE_X30Y54         FDRE (Setup_fdre_C_R)       -0.524    40.794    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.054ns (22.789%)  route 3.571ns (77.211%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.779     6.178    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism              0.096    41.531    
                         clock uncertainty           -0.123    41.408    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.429    40.979    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         40.979    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.054ns (22.789%)  route 3.571ns (77.211%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.779     6.178    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism              0.096    41.531    
                         clock uncertainty           -0.123    41.408    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.429    40.979    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         40.979    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.054ns (22.789%)  route 3.571ns (77.211%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.779     6.178    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism              0.096    41.531    
                         clock uncertainty           -0.123    41.408    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.429    40.979    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         40.979    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.818ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.767%)  route 3.575ns (77.233%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.783     6.182    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism              0.118    41.553    
                         clock uncertainty           -0.123    41.430    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    41.001    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 34.818    

Slack (MET) :             34.818ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.054ns (22.767%)  route 3.575ns (77.233%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.783     6.182    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism              0.118    41.553    
                         clock uncertainty           -0.123    41.430    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    41.001    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 34.818    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.054ns (24.066%)  route 3.326ns (75.934%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.534     5.933    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.123    41.405    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    40.976    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.054ns (24.066%)  route 3.326ns (75.934%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.553     1.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          1.725     3.734    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.146     3.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.892     4.772    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.328     5.100 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.175     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.534     5.933    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    41.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism              0.093    41.528    
                         clock uncertainty           -0.123    41.405    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    40.976    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 35.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.119%)  route 0.344ns (64.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=29, routed)          0.344     1.045    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[4]_i_1/O
                         net (fo=1, routed)           0.000     1.090    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[4]
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120     0.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.226ns (39.855%)  route 0.341ns (60.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          0.341     1.028    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.098     1.126 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.126    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.091     0.912    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.695%)  route 0.157ns (45.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          0.157     0.858    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.048     0.906 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.906    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[3]
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.107     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.498%)  route 0.395ns (63.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/Q
                         net (fo=29, routed)          0.395     1.084    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[8]
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.099     1.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_2/O
                         net (fo=1, routed)           0.000     1.183    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[9]
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121     0.945    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          0.157     0.858    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[2]
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.091     0.665    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.140%)  route 0.158ns (45.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          0.158     0.859    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.904 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.904    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[5]
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.092     0.666    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.793%)  route 0.438ns (70.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          0.438     1.138    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[4]_i_1/O
                         net (fo=1, routed)           0.000     1.183    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[4]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     0.915    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.183ns (42.910%)  route 0.243ns (57.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=31, routed)          0.243     0.945    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.042     0.987 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.987    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[1]
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.107     0.668    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.351%)  route 0.249ns (57.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=31, routed)          0.249     0.949    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.042     0.991 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.107     0.666    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.183ns (41.567%)  route 0.257ns (58.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=32, routed)          0.257     0.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X37Y59         LUT4 (Prop_lut4_I2_O)        0.042     1.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           0.000     1.000    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y55     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y54     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.676ns (22.755%)  route 2.295ns (77.245%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.579     6.121    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.217 f  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.716     7.933    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.057 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.057    clock_div/lopt
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.212ns (20.114%)  route 0.842ns (79.886%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.226     1.813    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.839 f  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.616     2.455    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.500 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.500    clock_div/lopt
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.963    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 5.587ns (64.041%)  route 3.137ns (35.959%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[1]
                         net (fo=1, routed)           1.036    10.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 5.711ns (64.871%)  route 3.093ns (35.129%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          0.981     2.951    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.299     3.250 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.250    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_6[3]
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.651 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.765 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.765    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     5.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.020     9.060 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=4, routed)           0.640     9.701    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.825 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.530    10.355    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.703    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 5.587ns (64.399%)  route 3.089ns (35.601%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          0.981     2.951    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.299     3.250 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.250    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_6[3]
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.651 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.765 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.765    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     5.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     9.060 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[10]
                         net (fo=3, routed)           1.166    10.227    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477    11.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.392    
                         clock uncertainty           -0.243    11.148    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.582    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 5.587ns (64.545%)  route 3.069ns (35.455%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          0.981     2.951    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.299     3.250 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry_i_1/O
                         net (fo=1, routed)           0.000     3.250    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_6[3]
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.651 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.765 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.765    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     5.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     9.060 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[8]
                         net (fo=3, routed)           1.147    10.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477    11.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.392    
                         clock uncertainty           -0.243    11.148    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.582    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 5.587ns (64.754%)  route 3.041ns (35.246%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[5]
                         net (fo=1, routed)           0.940    10.179    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 5.587ns (64.836%)  route 3.030ns (35.164%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[9]
                         net (fo=1, routed)           0.929    10.168    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 5.587ns (64.888%)  route 3.023ns (35.112%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[2]
                         net (fo=1, routed)           0.922    10.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 5.587ns (64.892%)  route 3.023ns (35.108%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[10]
                         net (fo=1, routed)           0.922    10.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 5.587ns (64.897%)  route 3.022ns (35.103%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[7]
                         net (fo=1, routed)           0.921    10.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 5.587ns (64.910%)  route 3.020ns (35.090%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          1.139     3.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.299     3.408 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix4_carry_i_1/O
                         net (fo=1, routed)           0.000     3.408    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_5[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.257 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1/O[1]
                         net (fo=1, routed)           0.962     5.219    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix4_carry__1_n_6
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     9.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[8]
                         net (fo=1, routed)           0.919    10.158    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.479    11.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.394    
                         clock uncertainty           -0.243    11.150    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.661ns (40.453%)  route 0.973ns (59.547%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[6])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[6]
                         net (fo=1, routed)           0.282     2.195    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.661ns (40.435%)  route 0.974ns (59.565%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[4])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[4]
                         net (fo=1, routed)           0.283     2.195    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.661ns (40.051%)  route 0.989ns (59.949%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[3]
                         net (fo=1, routed)           0.299     2.211    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.685ns (41.217%)  route 0.977ns (58.783%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=28, routed)          0.198     0.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[4]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_1[0]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.074 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix1_carry__0/O[1]
                         net (fo=1, routed)           0.469     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/C[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[5])
                                                      0.370     1.913 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[5]
                         net (fo=3, routed)           0.310     2.223    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.685ns (40.883%)  route 0.991ns (59.117%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=28, routed)          0.198     0.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[4]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_1[0]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.074 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix1_carry__0/O[1]
                         net (fo=1, routed)           0.469     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/C[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[5])
                                                      0.370     1.913 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[5]
                         net (fo=3, routed)           0.323     2.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.344    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.685ns (40.932%)  route 0.989ns (59.068%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=28, routed)          0.198     0.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[4]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_1[0]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.074 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix1_carry__0/O[1]
                         net (fo=1, routed)           0.469     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/C[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[3])
                                                      0.370     1.913 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[3]
                         net (fo=3, routed)           0.321     2.234    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.661ns (39.359%)  route 1.018ns (60.641%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[9])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[9]
                         net (fo=1, routed)           0.328     2.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.661ns (39.295%)  route 1.021ns (60.705%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[8]
                         net (fo=1, routed)           0.331     2.243    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.661ns (39.295%)  route 1.021ns (60.705%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=32, routed)          0.249     0.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[5]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[2]
                         net (fo=1, routed)           0.442     1.541    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[6]_P[0])
                                                      0.371     1.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[0]
                         net (fo=1, routed)           0.331     2.243    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.685ns (40.832%)  route 0.993ns (59.168%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=28, routed)          0.198     0.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[4]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_1[0]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.074 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix1_carry__0/O[1]
                         net (fo=1, routed)           0.469     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/C[5]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.370     1.913 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[2]
                         net (fo=3, routed)           0.326     2.238    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.898    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7916 Endpoints
Min Delay          7916 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.294ns  (logic 5.875ns (15.342%)  route 32.419ns (84.658%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.853    38.294    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X63Y8          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.154ns  (logic 5.875ns (15.398%)  route 32.279ns (84.602%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.713    38.154    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X63Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.154ns  (logic 5.875ns (15.398%)  route 32.279ns (84.602%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.713    38.154    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X63Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.154ns  (logic 5.875ns (15.398%)  route 32.279ns (84.602%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.713    38.154    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X63Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.003ns  (logic 5.875ns (15.459%)  route 32.128ns (84.541%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.562    38.003    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y10         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.003ns  (logic 5.875ns (15.459%)  route 32.128ns (84.541%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.562    38.003    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y10         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.003ns  (logic 5.875ns (15.459%)  route 32.128ns (84.541%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.562    38.003    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y10         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.853ns  (logic 5.875ns (15.521%)  route 31.978ns (84.479%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.412    37.853    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y11         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.853ns  (logic 5.875ns (15.521%)  route 31.978ns (84.479%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.412    37.853    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y11         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.853ns  (logic 5.875ns (15.521%)  route 31.978ns (84.479%))
  Logic Levels:           31  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/C
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.835     2.291    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[0]
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.415 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          0.578     2.993    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.117 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.818     3.934    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.058 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          0.832     4.890    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.597     5.611    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.150     5.761 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.817     6.579    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.352     6.931 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.020     7.951    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I2_O)        0.354     8.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.869     9.174    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.328     9.502 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           1.437    10.939    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.063    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.727    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.841    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.955    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.284 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/O[3]
                         net (fo=12, routed)          2.629    14.914    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[19]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.306    15.220 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3/O
                         net (fo=1, routed)           1.161    16.380    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[22]_i_2/O
                         net (fo=5, routed)           0.967    17.471    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[22]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    17.595 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0/O
                         net (fo=2, routed)           1.184    18.779    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_13__0_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.951    19.854    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.978 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.685    20.662    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.786 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.769    21.555    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.679 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           1.333    23.012    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.136 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.843    24.979    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.148    25.127 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           1.463    26.590    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.328    26.918 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           1.126    28.044    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.124    28.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.685    28.852    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124    28.976 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.828    29.804    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    29.928 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.253    31.181    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124    31.305 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.676    31.981    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.105 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         4.212    36.317    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    36.441 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__3/O
                         net (fo=32, routed)          1.412    37.853    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y11         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[1].mcounters_variable_i/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y4POS_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/SlaveOut_reg[HRDATA][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y4POS_reg[23]/C
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/Y4POS_reg[23]/Q
                         net (fo=1, routed)           0.058     0.199    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][31][18]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][23]_i_1/O
                         net (fo=1, routed)           0.000     0.244    MCU/periphs/U_ahblite_my_vga/D[18]
    SLICE_X44Y34         FDCE                                         r  MCU/periphs/U_ahblite_my_vga/SlaveOut_reg[HRDATA][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_TIMER1/RegCR2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_TIMER1/SlaveOut_reg[HRDATA][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  MCU/periphs/U_TIMER1/RegCR2_reg[10]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_TIMER1/RegCR2_reg[10]/Q
                         net (fo=3, routed)           0.063     0.204    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][15]_6[9]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.249 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][10]_i_1__3/O
                         net (fo=1, routed)           0.000     0.249    MCU/periphs/U_TIMER1/SlaveOut_reg[HRDATA][15]_0[10]
    SLICE_X37Y38         FDCE                                         r  MCU/periphs/U_TIMER1/SlaveOut_reg[HRDATA][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y31         FDRE                                         r  POR/R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y31         FDRE                                         r  POR/R_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y31         FDRE                                         r  POR/R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y31         FDRE                                         r  POR/R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[4]_inv/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y31         FDRE                                         r  POR/R_reg[4]_inv/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][21]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][21]/Q
                         net (fo=1, routed)           0.086     0.227    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg_n_0_[1][21]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q[0][21]_i_1/O
                         net (fo=1, routed)           0.000     0.272    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_4[21]
    SLICE_X33Y26         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y4POS_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/SlaveOut_reg[HRDATA][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y4POS_reg[19]/C
    SLICE_X48Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/Y4POS_reg[19]/Q
                         net (fo=1, routed)           0.086     0.227    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][31][16]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][19]_i_1/O
                         net (fo=1, routed)           0.000     0.272    MCU/periphs/U_ahblite_my_vga/D[16]
    SLICE_X49Y38         FDCE                                         r  MCU/periphs/U_ahblite_my_vga/SlaveOut_reg[HRDATA][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][7]/C
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][7]/Q
                         net (fo=1, routed)           0.087     0.228    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[7]
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[7]
    SLICE_X29Y26         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.776ns  (logic 4.649ns (43.140%)  route 6.127ns (56.860%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.601     1.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.483 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.911     4.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[2]
    SLICE_X32Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.980     5.498    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[2]
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.622 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.237     8.859    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.378 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.378    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.726ns  (logic 4.858ns (45.298%)  route 5.867ns (54.703%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.588     1.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.470 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.148     3.619    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][7]
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.146     3.765 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.317     5.081    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][11]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.328     5.409 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.403     8.812    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.314 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.314    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 4.633ns (43.371%)  route 6.050ns (56.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.601     1.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.483 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.790     4.274    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.398 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.016     5.414    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[1]
    SLICE_X35Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.538 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.243     8.781    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.284 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.284    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.651ns (44.213%)  route 5.868ns (55.787%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.588     1.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.470 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.283     3.753    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][0]
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.124     3.877 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.653     5.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][4]
    SLICE_X32Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.932     8.587    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.108 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.108    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.442ns  (logic 4.852ns (46.472%)  route 5.589ns (53.528%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.594     1.594    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.476 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.840     3.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.117     3.434 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.719     5.153    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][5]
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.348     5.501 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.030     8.531    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.036 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.036    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 4.659ns (44.653%)  route 5.775ns (55.347%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.594     1.594    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.476 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.213     3.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.515     5.328    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][6]
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.452 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.047     8.500    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.029 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.029    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.377ns  (logic 4.654ns (44.850%)  route 5.723ns (55.150%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.601     1.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.483 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.479     3.963    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[10]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.010     5.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[2]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.220 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.234     8.454    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.978 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.978    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 4.890ns (47.255%)  route 5.459ns (52.745%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.594     1.594    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.476 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.221     3.697    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.150     3.847 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.569     5.417    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][7]
    SLICE_X35Y57         LUT6 (Prop_lut6_I1_O)        0.328     5.745 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.669     8.413    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.944 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.944    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.655ns (45.069%)  route 5.673ns (54.931%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.601     1.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.483 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.981     4.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[3]
    SLICE_X33Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.589 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.643     5.232    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.356 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.049     8.405    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.930 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.930    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.302ns  (logic 4.654ns (45.173%)  route 5.648ns (54.827%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.594     1.594    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.476 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.357     3.833    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.435     5.392    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][8]
    SLICE_X33Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.857     8.373    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.897 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.897    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.469ns (50.908%)  route 1.417ns (49.092%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.601     0.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.805 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.718     1.523    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[9]
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.568 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.267    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.487 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.487    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.525ns (50.888%)  route 1.472ns (49.112%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.188     0.991    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[7]
    SLICE_X48Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.036 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.481     1.517    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[7]
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.562 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.803     2.365    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.596 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.596    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.082ns  (logic 1.480ns (48.015%)  route 1.602ns (51.985%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.199     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.971 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.369     1.339    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.034     2.419    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.644 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.644    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.446ns (47.243%)  route 1.614ns (52.757%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.587     0.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.791 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.645     1.436    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][0]
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.481 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.450    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.647 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.647    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.501ns (48.461%)  route 1.596ns (51.539%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.186     0.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[5]
    SLICE_X48Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.393     1.427    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[5]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.472 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.017     2.489    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.696 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.696    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.476ns (46.526%)  route 1.696ns (53.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.563     0.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y57         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.330     1.057    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X48Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.102 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.440     1.542    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[4]
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.587 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.513    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.735 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.735    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.524ns (48.225%)  route 1.636ns (51.775%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           0.185     0.988    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[6]
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.418     1.451    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[6]
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.496 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.033     2.529    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.759 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.759    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.474ns (46.253%)  route 1.713ns (53.747%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.601     0.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.805 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.608     1.413    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[10]
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.458 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.105     2.563    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.788 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.788    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.469ns (45.780%)  route 1.740ns (54.220%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.587     0.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.791 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.608     1.399    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[3][2]
    SLICE_X32Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.444 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.132     2.576    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.795 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.519ns (47.337%)  route 1.690ns (52.663%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOPADOP[0]
                         net (fo=1, routed)           0.187     0.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[8]
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.035 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.549     1.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[8]
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.629 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.583    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.807 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.807    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.401ns  (logic 4.937ns (32.059%)  route 10.464ns (67.941%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.768     8.941    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.065 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.016    10.081    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[1]
    SLICE_X35Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.205 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.243    13.449    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.952 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.952    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.992ns  (logic 4.953ns (33.035%)  route 10.040ns (66.965%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.387     8.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.684 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.980     9.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[2]
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.788 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.237    13.025    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.543 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.543    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.864ns  (logic 4.955ns (33.335%)  route 9.909ns (66.665%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.382     8.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.679 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.159     9.838    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen[0]
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.962 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.932    12.894    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.415 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.415    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.769ns  (logic 4.958ns (33.570%)  route 9.811ns (66.430%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.131     8.305    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.429 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.010     9.438    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[2]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.234    12.796    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.320 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.320    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.694ns  (logic 4.959ns (33.746%)  route 9.736ns (66.254%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.607     8.780    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.904 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.643     9.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.671 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.049    12.721    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.245 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.245    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.586ns  (logic 4.958ns (33.990%)  route 9.628ns (66.010%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.602     8.775    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.899 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.733     9.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[0]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.857    12.613    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.137 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.137    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.521ns  (logic 4.963ns (34.179%)  route 9.558ns (65.821%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.131     8.305    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I2_O)        0.124     8.429 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.943     9.372    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen[2]
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.496 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.047    12.543    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.072 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.072    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.336ns  (logic 4.953ns (34.552%)  route 9.382ns (65.448%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.988     6.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.124     6.714 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.923     8.637    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.761 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.981     9.742    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed[1]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.502    12.367    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.887 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.887    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.001ns  (logic 4.929ns (35.207%)  route 9.072ns (64.793%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.988     6.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.124     6.714 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.133     7.847    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     7.971 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.958     8.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.003    12.057    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.552 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.552    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.943ns  (logic 4.939ns (35.426%)  route 9.004ns (64.574%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.551     1.551    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=32, routed)          1.121     3.128    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.150     3.278 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.014     4.293    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.332     4.625 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.853     5.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.601 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          1.448     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          0.739     7.912    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.798     8.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen[1]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.959 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.030    11.989    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.494 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.494    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.407ns (53.474%)  route 1.224ns (46.526%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=31, routed)          0.188     0.913    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[6]
    SLICE_X30Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.958 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.036     1.994    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.191 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.191    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.430ns (51.119%)  route 1.368ns (48.881%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=30, routed)          0.282     0.969    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X34Y58         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.086     2.153    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.357 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.496ns (50.128%)  route 1.489ns (49.872%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.185     1.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.624 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.322    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.543 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.543    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.507ns (50.230%)  route 1.494ns (49.770%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.086     1.480    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.525 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.803     2.327    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.559 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.559    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.498ns (48.761%)  route 1.574ns (51.239%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.168     1.299    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X32Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.344 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.093     1.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.482 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.408    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.630 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.630    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 1.501ns (46.302%)  route 1.740ns (53.698%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.182     1.576    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.621 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.574    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.799 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.799    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.280ns  (logic 1.483ns (45.196%)  route 1.798ns (54.804%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.176     1.569    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.017     2.631    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.838 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.481ns (45.129%)  route 1.800ns (54.871%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.087     1.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.108     2.634    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.838 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.473ns (44.830%)  route 1.812ns (55.170%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.238     1.632    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.677 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.646    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.842 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.842    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.381ns  (logic 1.506ns (44.544%)  route 1.875ns (55.456%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=34, routed)          0.387     1.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=16, routed)          0.218     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.237     1.631    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.676 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.033     2.709    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.939 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.939    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.121ns  (logic 5.583ns (55.162%)  route 4.538ns (44.838%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=4, routed)           0.640     9.467    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     9.591 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.530    10.121    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.993ns  (logic 5.459ns (54.627%)  route 4.534ns (45.373%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[10]
                         net (fo=3, routed)           1.166     9.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.973ns  (logic 5.459ns (54.735%)  route 4.514ns (45.265%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[8]
                         net (fo=3, routed)           1.147     9.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y3POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 5.459ns (55.014%)  route 4.464ns (44.986%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y3POS_reg[4]/C
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y3POS_reg[4]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[4]
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9/O
                         net (fo=7, routed)           1.138     3.068    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s3_1
    SLICE_X45Y59         LUT4 (Prop_lut4_I1_O)        0.124     3.192 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.192    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_7[3]
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.593 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1/O[1]
                         net (fo=1, routed)           0.940     4.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     8.887 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[1]
                         net (fo=1, routed)           1.036     9.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 5.459ns (55.064%)  route 4.455ns (44.936%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[7]
                         net (fo=3, routed)           1.087     9.914    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 5.459ns (55.283%)  route 4.416ns (44.717%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[2]
                         net (fo=3, routed)           1.048     9.875    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.865ns  (logic 5.459ns (55.338%)  route 4.406ns (44.662%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[5]
                         net (fo=3, routed)           1.038     9.865    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.856ns  (logic 5.459ns (55.389%)  route 4.397ns (44.611%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[4]
                         net (fo=3, routed)           1.029     9.856    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 5.459ns (55.394%)  route 4.396ns (44.606%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[1]
                         net (fo=3, routed)           1.028     9.855    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.477     1.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.853ns  (logic 5.459ns (55.404%)  route 4.394ns (44.596%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/C
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[5]/Q
                         net (fo=9, routed)           1.573     2.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.153 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_9__0/O
                         net (fo=7, routed)           0.854     3.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_1
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.124     3.131 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_7[3]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.532 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.941     4.807    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     8.827 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[1]
                         net (fo=3, routed)           1.026     9.853    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.626ns (41.102%)  route 0.897ns (58.898%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[6])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[6]
                         net (fo=1, routed)           0.282     1.523    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.626ns (41.082%)  route 0.898ns (58.918%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[4]
                         net (fo=1, routed)           0.283     1.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.626ns (40.664%)  route 0.913ns (59.336%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[3]
                         net (fo=1, routed)           0.299     1.539    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.626ns (39.843%)  route 0.945ns (60.157%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[8])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[8]
                         net (fo=1, routed)           0.331     1.571    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.626ns (39.843%)  route 0.945ns (60.157%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[0])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[0]
                         net (fo=1, routed)           0.331     1.571    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.626ns (39.673%)  route 0.952ns (60.327%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[5])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[5]
                         net (fo=1, routed)           0.337     1.578    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.626ns (39.633%)  route 0.953ns (60.367%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[7])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[7]
                         net (fo=1, routed)           0.339     1.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.626ns (39.604%)  route 0.955ns (60.396%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[10])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[10]
                         net (fo=1, routed)           0.340     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.626ns (39.579%)  route 0.956ns (60.421%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[9])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[9]
                         net (fo=1, routed)           0.341     1.582    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.626ns (39.502%)  route 0.959ns (60.498%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X4POS_reg[8]/Q
                         net (fo=7, routed)           0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix4_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4_4[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1/O[0]
                         net (fo=1, routed)           0.471     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix4_carry__1_n_7
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[2])
                                                      0.370     1.241 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s4/P[2]
                         net (fo=1, routed)           0.344     1.585    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=22, routed)          0.877     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 0.580ns (4.129%)  route 13.467ns (95.871%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.508    14.047    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 0.580ns (4.129%)  route 13.467ns (95.871%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.508    14.047    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 0.580ns (4.129%)  route 13.467ns (95.871%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.508    14.047    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 0.580ns (4.129%)  route 13.467ns (95.871%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.508    14.047    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.965ns  (logic 0.580ns (4.153%)  route 13.385ns (95.847%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.426    13.965    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X31Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.909ns  (logic 0.580ns (4.170%)  route 13.329ns (95.830%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.369    13.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.909ns  (logic 0.580ns (4.170%)  route 13.329ns (95.830%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.369    13.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.909ns  (logic 0.580ns (4.170%)  route 13.329ns (95.830%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.369    13.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.909ns  (logic 0.580ns (4.170%)  route 13.329ns (95.830%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.369    13.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y59         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.728ns  (logic 0.580ns (4.225%)  route 13.148ns (95.775%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          1.959     2.415    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.539 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2041, routed)       11.189    13.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X33Y60         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.689%)  route 1.080ns (85.311%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.180     1.266    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.689%)  route 1.080ns (85.311%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.180     1.266    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.345%)  route 1.208ns (86.655%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.307     1.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.345%)  route 1.208ns (86.655%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.307     1.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.345%)  route 1.208ns (86.655%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.307     1.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X37Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.304%)  route 1.212ns (86.696%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.311     1.398    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.304%)  route 1.212ns (86.696%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.311     1.398    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y55         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.186ns (13.296%)  route 1.213ns (86.704%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.312     1.399    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.186ns (13.296%)  route 1.213ns (86.704%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.312     1.399    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.186ns (13.296%)  route 1.213ns (86.704%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.901     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.312     1.399    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1191, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y54         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C





