{
    "design": {
        "design_info": {
            "boundary_crc": "0xD239FE1CC824E1B",
            "device": "xc7a35ticsg324-1L",
            "gen_directory": "../../../../rv32i.gen/sources_1/bd/PLL",
            "name": "PLL",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2",
            "validated": "true"
        },
        "design_tree": {
            "clk_wiz_0": ""
        },
        "ports": {
            "resetn_0": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "default"
                    }
                }
            },
            "clk_in1_0": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "PLL_clk_in1_0",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "default"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000",
                        "value_src": "default"
                    }
                }
            },
            "clk_out1_0": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "/clk_wiz_0_clk_out1",
                        "value_src": "ip_prop"
                    },
                    "FREQ_HZ": {
                        "value": "50000000"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                    }
                }
            },
            "locked_0": {
                "direction": "O"
            }
        },
        "components": {
            "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "PLL_clk_wiz_0_0",
                "xci_path": "ip\\PLL_clk_wiz_0_0\\PLL_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_wiz_0",
                "parameters": {
                    "CLKOUT1_JITTER": {
                        "value": "151.636"
                    },
                    "CLKOUT1_REQUESTED_OUT_FREQ": {
                        "value": "50.000"
                    },
                    "CLK_IN1_BOARD_INTERFACE": {
                        "value": "sys_clock"
                    },
                    "MMCM_CLKOUT0_DIVIDE_F": {
                        "value": "20.000"
                    },
                    "RESET_PORT": {
                        "value": "resetn"
                    },
                    "RESET_TYPE": {
                        "value": "ACTIVE_LOW"
                    }
                }
            }
        },
        "nets": {
            "resetn_0_1": {
                "ports": [
                    "resetn_0",
                    "clk_wiz_0/resetn"
                ]
            },
            "clk_in1_0_1": {
                "ports": [
                    "clk_in1_0",
                    "clk_wiz_0/clk_in1"
                ]
            },
            "clk_wiz_0_clk_out1": {
                "ports": [
                    "clk_wiz_0/clk_out1",
                    "clk_out1_0"
                ]
            },
            "clk_wiz_0_locked": {
                "ports": [
                    "clk_wiz_0/locked",
                    "locked_0"
                ]
            }
        }
    }
}