0.7
2020.2
Oct 14 2022
05:07:14
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem0.v,1759922545,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem1.v,1759922545,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem2.v,1759922545,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_slave_control.v,1759922545,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_detection_unit.v,1759922545,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_detector.v,1759922545,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_report_unit.v,1759922545,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.autotb.v,1759922545,systemVerilog,,,/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/fifo_para.vh,apatb_activation_accelerator_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.v,1759922514,systemVerilog,,,,activation_accelerator,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_1.v,1759922511,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_11.v,1759922511,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_110.v,1759922507,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_110,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_12.v,1759922511,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_13.v,1759922510,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_13,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_14.v,1759922509,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_14,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_15.v,1759922509,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_15,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_16.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_16,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_17.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_17,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_18.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_18,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_19.v,1759922512,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_19,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_2.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_23.v,1759922513,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_23,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_24.v,1759922513,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_24,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_25.v,1759922507,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_25,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_3.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_exp.v,1759922511,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_exp,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_max.v,1759922510,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_max,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_mean.v,1759922507,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_mean,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_norm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_norm11.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_norm11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_output.v,1759922511,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_sum.v,1759922508,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_sum,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_loop_var.v,1759922507,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_loop_var,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb.v,1759922514,systemVerilog,,,,activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_bkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_bf16add.v,1759922511,systemVerilog,,,,activation_accelerator_bf16add,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_control_s_axi.v,1759922518,systemVerilog,,,,activation_accelerator_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_exp_vals_RAM_AUTO_1R1W.v,1759922514,systemVerilog,,,,activation_accelerator_exp_vals_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v,1759922509,systemVerilog,,,,activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v,1759922508,systemVerilog,,,,activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w32_d2_S.v,1759922509,systemVerilog,,,,activation_accelerator_fifo_w32_d2_S;activation_accelerator_fifo_w32_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w32_d2_S_x.v,1759922510,systemVerilog,,,,activation_accelerator_fifo_w32_d2_S_x;activation_accelerator_fifo_w32_d2_S_x_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w32_d2_S_x0.v,1759922510,systemVerilog,,,,activation_accelerator_fifo_w32_d2_S_x0;activation_accelerator_fifo_w32_d2_S_x0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w32_d32768_A.v,1759922510,systemVerilog,,,,activation_accelerator_fifo_w32_d32768_A;activation_accelerator_fifo_w32_d32768_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax.v,1759922510,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc.v,1759922509,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc.v,1759922510,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Block_for_end26_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5.v,1759922509,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6.v,1759922509,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Loop_loop_20_proc6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7.v,1759922510,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Loop_loop_22_proc7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc.v,1759922509,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Loop_loop_max_broadcast_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc.v,1759922510,systemVerilog,,,,activation_accelerator_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_flow_control_loop_pipe.v,1759922518,systemVerilog,,,,activation_accelerator_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v,1759922518,systemVerilog,,,,activation_accelerator_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.v,1759922514,systemVerilog,,,,activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v,1759922509,systemVerilog,,,,activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem0_m_axi.v,1759922514,systemVerilog,,,,activation_accelerator_gmem0_m_axi;activation_accelerator_gmem0_m_axi_fifo;activation_accelerator_gmem0_m_axi_load;activation_accelerator_gmem0_m_axi_mem;activation_accelerator_gmem0_m_axi_read;activation_accelerator_gmem0_m_axi_reg_slice;activation_accelerator_gmem0_m_axi_srl;activation_accelerator_gmem0_m_axi_store;activation_accelerator_gmem0_m_axi_throttle;activation_accelerator_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem1_m_axi.v,1759922514,systemVerilog,,,,activation_accelerator_gmem1_m_axi;activation_accelerator_gmem1_m_axi_fifo;activation_accelerator_gmem1_m_axi_load;activation_accelerator_gmem1_m_axi_mem;activation_accelerator_gmem1_m_axi_read;activation_accelerator_gmem1_m_axi_reg_slice;activation_accelerator_gmem1_m_axi_srl;activation_accelerator_gmem1_m_axi_store;activation_accelerator_gmem1_m_axi_throttle;activation_accelerator_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem2_m_axi.v,1759922514,systemVerilog,,,,activation_accelerator_gmem2_m_axi;activation_accelerator_gmem2_m_axi_fifo;activation_accelerator_gmem2_m_axi_load;activation_accelerator_gmem2_m_axi_mem;activation_accelerator_gmem2_m_axi_read;activation_accelerator_gmem2_m_axi_reg_slice;activation_accelerator_gmem2_m_axi_srl;activation_accelerator_gmem2_m_axi_store;activation_accelerator_gmem2_m_axi_throttle;activation_accelerator_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_mux_21_32_1_1.v,1759922518,systemVerilog,,,,activation_accelerator_mux_21_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_mux_42_32_1_1.v,1759922518,systemVerilog,,,,activation_accelerator_mux_42_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_mux_83_16_1_1.v,1759922518,systemVerilog,,,,activation_accelerator_mux_83_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0.v,1759922510,systemVerilog,,,,activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0;activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_20_proc6_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0.v,1759922510,systemVerilog,,,,activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0;activation_accelerator_start_for_float_mask_safe_softmax_Loop_loop_22_proc7_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_x_RAM_AUTO_1R1W.v,1759922514,systemVerilog,,,,activation_accelerator_x_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/csv_file_dump.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dataflow_monitor.sv,1759922545,systemVerilog,/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_fifo_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_process_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh,,/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dump_file_agent.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/csv_file_dump.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_agent.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/loop_sample_agent.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_manager.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_monitor.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_fifo_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_fifo_monitor.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_process_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_process_monitor.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_monitor.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh;/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_fifo_interface.svh,1759922545,verilog,,,,df_fifo_intf,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_fifo_monitor.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_process_interface.svh,1759922545,verilog,,,,df_process_intf,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/df_process_monitor.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dump_file_agent.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/fifo_para.vh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v,1759922563,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v,1759922562,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v,1759922565,systemVerilog,,,,activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v,1759922563,systemVerilog,,,,activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v,1759922565,systemVerilog,,,,activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v,1759922564,systemVerilog,,,,activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.v,1759922562,systemVerilog,,,,activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v,1759922566,systemVerilog,,,,activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.v,1759922564,systemVerilog,,,,activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/loop_sample_agent.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh,1759922545,verilog,,,,nodf_module_intf,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_monitor.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_agent.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_manager.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh,1759922545,verilog,,,,seq_loop_intf,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_monitor.svh,1759922545,verilog,,,,,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh,1759922545,verilog,,,,upc_loop_intf,,,,,,,,
/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_monitor.svh,1759922545,verilog,,,,,,,,,,,,
