# ğŸ”§ VHDL Projects

This repository contains VHDL implementations of basic gates, combinational circuits, sequential circuits, and structural designs. Perfect for learners and enthusiasts diving into digital electronics and VHDL programming.

---

## âš¡ What is VHDL?

**VHDL** (VHSIC Hardware Description Language) is used to describe, simulate, and implement digital hardware systems. It supports multiple abstraction levels including behavioral, dataflow, and structural modeling.

---

## âœ… Why VHDL?

- ğŸ” Reusable, modular design  
- ğŸ’¡ Behavioral + structural modeling  
- ğŸ§  Concurrent execution  
- âš™ï¸ Real-time simulation & testing  
- ğŸ“¦ Platform-independent (FPGA/ASIC ready)

---

## ğŸ“š Contents

### ğŸ“ Basic Gates
- AND Gate  
- OR Gate  
- NOT Gate  
- NAND Gate  
- NOR Gate  
- XOR Gate  
- XNOR Gate  

### ğŸ“ Combinational Circuits
- Decoder (2 to 4)  
- Decoder (3 to 8)  
- Decoder (by switches)  
- Encoder (4 to 2)  
- Multiplexer (4 to 1)  
- Demultiplexer (1 to 4)  
- Full Adder  
- Half Adder  

### ğŸ“ Sequential Circuits
- SR Flip-Flop  
- D Flip-Flop  
- JK Flip-Flop  

### ğŸ“ Structural Style
- 8-bit Full Adder  
- 8-bit Register  
- 41:1 Multiplexer using 2:1 MUX  
- Full Adder by Half Adders 


SOME QUESTIONS TO PRACTICE:
1) 4 X1 MUX
2) Full Adder (Data flow)
3) Full Adder using Half Adder
4) J-K flipflop 
5) D Flip flop 
6) SR Flipflop 
7) Full subtractor
8) Half Adder (Structural model)
9) Half Adder (data flow model)
10) 4:1 MUX (structural)
11) 4:1 MUX (behavioural)
12) Full Adder ( if else)
13) Y= AB + C
14) 2:4 Decoder (Data flow)
15) 4:2 Encoder 
16) BCD Adder 
17) 2:1 MUX
18) Demux 1:4
19) 8 bit Adder ( Structural model)
20) XOR and OR gate (if else)
21) Shift Register 
22) ALU
