Source Block: oh/common/hdl/oh_regfile.v@23:33@HdlIdDef
    output [RP*RW-1:0] rd_data // output data
    );

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   

Diff Content:
- 28    wire [WP-1:0] write_en [0:REGS-1];

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_regfile.v@25:35

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   
   //#########################################
   // write ports

Clone Blocks 2:
oh/common/hdl/oh_regfile.v@22:32
    input [RP*RAW-1:0] rd_addr, // register address
    output [RP*RW-1:0] rd_data // output data
    );

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells

Clone Blocks 3:
oh/common/hdl/oh_regfile.v@25:35

   
   reg [RW-1:0]  mem [0:REGS-1];
   wire [WP-1:0] write_en [0:REGS-1];

   genvar 	 i,j;

   //TODO: Make an array of cells
   
   //#########################################
   // write ports

