5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd casez2.vcd -o casez2.cdd -v casez2.v
3 0 main main casez2.v 1 37
2 1 8 1b001e 1 0 20004 0 0 3 3 0
2 2 8 130017 0 1 400 0 0 state
2 3 8 13001e 1 37 6006 1 2
2 4 9 1b001e 0 0 20010 0 0 3 3 1
2 5 9 130017 0 1 400 0 0 state
2 6 9 13001e 0 37 6022 4 5
2 7 10 1b001e 0 0 20010 0 0 3 3 4
2 8 10 130017 0 1 400 0 0 state
2 9 10 13001e 0 37 6022 7 8
2 10 11 1b001e 1 0 20008 0 0 3 3 5
2 11 11 130017 0 1 400 0 0 state
2 12 11 13001e 1 37 600a 10 11
2 13 12 1b001e 1 0 20008 0 0 3 3 10
2 14 12 130017 0 1 400 0 0 state
2 15 12 13001e 1 37 600a 13 14
2 16 13 1b001e 1 0 20008 0 0 3 3 11
2 17 13 130017 0 1 400 0 0 state
2 18 13 13001e 1 37 600a 16 17
2 19 14 1b001e 1 0 20008 0 0 3 3 14
2 20 14 130017 0 1 400 0 0 state
2 21 14 13001e 1 37 600a 19 20
2 22 15 1b001e 1 0 20008 0 0 3 3 15
2 23 15 130017 0 1 400 0 0 state
2 24 15 13001e 1 37 600a 22 23
2 25 15 4000e 1 0 20004 0 0 8 1 0 0
2 26 7 9000a 1f 1 e 0 0 ir
2 27 15 0 1 2f 2404a 25 26 1 0 2
2 28 14 4000e 1 0 20008 0 0 8 1 7 0
2 29 14 0 2 2f 2028e 28 26 1 0 102
2 30 13 4000e 1 0 20008 0 0 8 1 1f 0
2 31 13 0 3 2f 2028e 30 26 1 0 102
2 32 12 4000e 1 0 20008 0 0 8 1 7f 0
2 33 12 0 4 2f 2028e 32 26 1 0 102
2 34 11 4000e 1 0 20008 0 0 8 1 ff 1
2 35 11 0 5 2f 2028e 34 26 1 0 102
2 36 10 4000e 1 0 20008 0 0 8 1 ff 7
2 37 10 0 5 2f 20286 36 26 1 0 2
2 38 9 4000e 1 0 20008 0 0 8 1 ff 1f
2 39 9 0 5 2f 20286 38 26 1 0 2
2 40 8 4000e 1 0 20008 0 0 8 1 ff 7f
2 41 8 0 6 2f 2028e 40 26 1 0 102
2 42 6 9000a 7 1 c 0 0 ir
2 43 6 9000a 0 2a 20000 0 0 9 0 2faa faa 2
2 44 6 9000a e 29 2100a 42 43 1 0 2
1 ir 0 3 3000a 8 0 2faa faa
1 state 0 4 3000a 3 16 732a
4 24 44 44
4 27 24 44
4 21 44 44
4 29 21 27
4 18 44 44
4 31 18 29
4 15 44 44
4 33 15 31
4 12 44 44
4 35 12 33
4 9 44 44
4 37 9 35
4 6 44 44
4 39 6 37
4 3 44 44
4 41 3 39
4 44 41 0
