[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=a12

[Library]
a12=.\a12.LIB

[$LibMap$]
a12=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/a12.vhd=-1

[Files.Data]
.\src\a12.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=a12|arhitectura_a12|0   
ShowHide=ShowTopLevel
Selected=
