# Verilog-train
![E3](https://user-images.githubusercontent.com/93378241/190861953-77725ce1-52ba-407b-a3e6-96660888cb88.jpg)
