

Implementation tool: Xilinx Vivado v.2016.1
Project:             yuv_filter_prj
Solution:            solution3
Device target:       xc7z020clg484-1
Report date:         Fri Jun 10 20:17:23 +0530 2016

#=== Resource usage ===
SLICE:          294
LUT:            773
FF:             617
DSP:             12
BRAM:             0
SRL:             68
#=== Final timing ===
CP required:    10.000
CP achieved:    9.228
Timing met
