#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Nov 14 12:49:21 2019
# Process ID: 8804
# Current directory: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13532 C:\Users\yorbe\OneDrive - uantwerpen\opgave_2origineel\opgave_2origineel.xpr
# Log file: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/vivado.log
# Journal file: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 992.609 ; gain = 118.156
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 12:51:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/synth_1/runme.log
[Thu Nov 14 12:51:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1653.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1653.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1653.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1813.316 ; gain = 820.707
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.srcs/sources_1/imports/new/opgave_1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.srcs/sources_1/new/opgave_2origineel.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property part xc7a100tcsg324-1 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 12:59:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/synth_1/runme.log
[Thu Nov 14 12:59:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 13:00:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/synth_1/runme.log
[Thu Nov 14 13:00:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 13:11:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/synth_1/runme.log
[Thu Nov 14 13:11:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/impl_1/runme.log
open_hw
set_property target_language VHDL [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 13:17:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_2origineel/opgave_2origineel.runs/impl_1/runme.log
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 13:21:21 2019...
