// Seed: 888085380
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11,
    output tri id_12,
    input tri0 id_13,
    output tri1 id_14,
    output tri0 id_15
);
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wand id_4
    , id_6
);
  always @(negedge id_1);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_12 = 0;
  always @(id_6 or 1 or id_6) id_0 = id_4;
endmodule
