<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1476pt" height="1032pt"
 viewBox="0.00 0.00 1476.00 1032.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1028)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1028 1472,-1028 1472,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1448,-8 1448,-8 1454,-8 1460,-14 1460,-20 1460,-20 1460,-1004 1460,-1004 1460,-1010 1454,-1016 1448,-1016 1448,-1016 20,-1016 20,-1016 14,-1016 8,-1010 8,-1004 8,-1004 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="734" y="-1000.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="734" y="-985.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:17179869184&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1440,-16 1440,-16 1446,-16 1452,-22 1452,-28 1452,-28 1452,-958 1452,-958 1452,-964 1446,-970 1440,-970 1440,-970 28,-970 28,-970 22,-970 16,-964 16,-958 16,-958 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="734" y="-954.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="734" y="-939.8" font-family="Arial" font-size="14.00" fill="#000000">: HiFiveBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M828,-130C828,-130 1432,-130 1432,-130 1438,-130 1444,-136 1444,-142 1444,-142 1444,-478 1444,-478 1444,-484 1438,-490 1432,-490 1432,-490 828,-490 828,-490 822,-490 816,-484 816,-478 816,-478 816,-142 816,-142 816,-136 822,-130 828,-130"/>
<text text-anchor="middle" x="1130" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1130" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: U74Processor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-138C836,-138 1424,-138 1424,-138 1430,-138 1436,-144 1436,-150 1436,-150 1436,-432 1436,-432 1436,-438 1430,-444 1424,-444 1424,-444 836,-444 836,-444 830,-444 824,-438 824,-432 824,-432 824,-150 824,-150 824,-144 830,-138 836,-138"/>
<text text-anchor="middle" x="1130" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1130" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: U74Core</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="branchPred=board.processor.cores.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=2&#10;decoder=board.processor.cores.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores.core.tracer&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M844,-146C844,-146 1416,-146 1416,-146 1422,-146 1428,-152 1428,-158 1428,-158 1428,-386 1428,-386 1428,-392 1422,-398 1416,-398 1416,-398 844,-398 844,-398 838,-398 832,-392 832,-386 832,-386 832,-158 832,-158 832,-152 838,-146 844,-146"/>
<text text-anchor="middle" x="1130" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1130" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: U74CPU</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust93"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1056,-154C1056,-154 1408,-154 1408,-154 1414,-154 1420,-160 1420,-166 1420,-166 1420,-340 1420,-340 1420,-346 1414,-352 1408,-352 1408,-352 1056,-352 1056,-352 1050,-352 1044,-346 1044,-340 1044,-340 1044,-166 1044,-166 1044,-160 1050,-154 1056,-154"/>
<text text-anchor="middle" x="1232" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1232" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust94"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1248,-162C1248,-162 1400,-162 1400,-162 1406,-162 1412,-168 1412,-174 1412,-174 1412,-294 1412,-294 1412,-300 1406,-306 1400,-306 1400,-306 1248,-306 1248,-306 1242,-306 1236,-300 1236,-294 1236,-294 1236,-174 1236,-174 1236,-168 1242,-162 1248,-162"/>
<text text-anchor="middle" x="1324" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1324" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust95"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1256,-170C1256,-170 1392,-170 1392,-170 1398,-170 1404,-176 1404,-182 1404,-182 1404,-248 1404,-248 1404,-254 1398,-260 1392,-260 1392,-260 1256,-260 1256,-260 1250,-260 1244,-254 1244,-248 1244,-248 1244,-182 1244,-182 1244,-176 1250,-170 1256,-170"/>
<text text-anchor="middle" x="1324" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1324" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust97"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1064,-162C1064,-162 1216,-162 1216,-162 1222,-162 1228,-168 1228,-174 1228,-174 1228,-294 1228,-294 1228,-300 1222,-306 1216,-306 1216,-306 1064,-306 1064,-306 1058,-306 1052,-300 1052,-294 1052,-294 1052,-174 1052,-174 1052,-168 1058,-162 1064,-162"/>
<text text-anchor="middle" x="1140" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1140" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust98" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust98"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1072,-170C1072,-170 1208,-170 1208,-170 1214,-170 1220,-176 1220,-182 1220,-182 1220,-248 1220,-248 1220,-254 1214,-260 1208,-260 1208,-260 1072,-260 1072,-260 1066,-260 1060,-254 1060,-248 1060,-248 1060,-182 1060,-182 1060,-176 1066,-170 1072,-170"/>
<text text-anchor="middle" x="1140" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1140" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust108"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M250,-780C250,-780 366,-780 366,-780 372,-780 378,-786 378,-792 378,-792 378,-912 378,-912 378,-918 372,-924 366,-924 366,-924 250,-924 250,-924 244,-924 238,-918 238,-912 238,-912 238,-792 238,-792 238,-786 244,-780 250,-780"/>
<text text-anchor="middle" x="308" y="-908.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="308" y="-893.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust109"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M275,-788C275,-788 328,-788 328,-788 334,-788 340,-794 340,-800 340,-800 340,-866 340,-866 340,-872 334,-878 328,-878 328,-878 275,-878 275,-878 269,-878 263,-872 263,-866 263,-866 263,-800 263,-800 263,-794 269,-788 275,-788"/>
<text text-anchor="middle" x="301.5" y="-862.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="301.5" y="-847.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust113"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 796,-24 796,-24 802,-24 808,-30 808,-36 808,-36 808,-760 808,-760 808,-766 802,-772 796,-772 796,-772 36,-772 36,-772 30,-772 24,-766 24,-760 24,-760 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="416" y="-756.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="416" y="-741.8" font-family="Arial" font-size="14.00" fill="#000000">: HiFiveCacheHierarchy</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust114"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-498C44,-498 356,-498 356,-498 362,-498 368,-504 368,-510 368,-510 368,-714 368,-714 368,-720 362,-726 356,-726 356,-726 44,-726 44,-726 38,-726 32,-720 32,-714 32,-714 32,-510 32,-510 32,-504 38,-498 44,-498"/>
<text text-anchor="middle" x="200" y="-710.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-695.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust117"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-506C52,-506 166,-506 166,-506 172,-506 178,-512 178,-518 178,-518 178,-584 178,-584 178,-590 172,-596 166,-596 166,-596 52,-596 52,-596 46,-596 40,-590 40,-584 40,-584 40,-518 40,-518 40,-512 46,-506 52,-506"/>
<text text-anchor="middle" x="109" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust119"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M238,-32C238,-32 400,-32 400,-32 406,-32 412,-38 412,-44 412,-44 412,-110 412,-110 412,-116 406,-122 400,-122 400,-122 238,-122 238,-122 232,-122 226,-116 226,-110 226,-110 226,-44 226,-44 226,-38 232,-32 238,-32"/>
<text text-anchor="middle" x="319" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="319" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust129"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 206,-32 206,-32 212,-32 218,-38 218,-44 218,-44 218,-110 218,-110 218,-116 212,-122 206,-122 206,-122 44,-122 44,-122 38,-122 32,-116 32,-110 32,-110 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="125" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="125" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust139"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M282,-170C282,-170 518,-170 518,-170 524,-170 530,-176 530,-182 530,-182 530,-248 530,-248 530,-254 524,-260 518,-260 518,-260 282,-260 282,-260 276,-260 270,-254 270,-248 270,-248 270,-182 270,-182 270,-176 276,-170 282,-170"/>
<text text-anchor="middle" x="400" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="400" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l2caches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M388,-506C388,-506 550,-506 550,-506 556,-506 562,-512 562,-518 562,-518 562,-584 562,-584 562,-590 556,-596 550,-596 550,-596 388,-596 388,-596 382,-596 376,-590 376,-584 376,-584 376,-518 376,-518 376,-512 382,-506 388,-506"/>
<text text-anchor="middle" x="469" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches </text>
<text text-anchor="middle" x="469" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust152"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=4096&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M626,-32C626,-32 788,-32 788,-32 794,-32 800,-38 800,-44 800,-44 800,-110 800,-110 800,-116 794,-122 788,-122 788,-122 626,-122 626,-122 620,-122 614,-116 614,-110 614,-110 614,-44 614,-44 614,-38 620,-32 626,-32"/>
<text text-anchor="middle" x="707" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="707" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust158"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=4096&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M432,-32C432,-32 594,-32 594,-32 600,-32 606,-38 606,-44 606,-44 606,-110 606,-110 606,-116 600,-122 594,-122 594,-122 432,-122 432,-122 426,-122 420,-116 420,-110 420,-110 420,-44 420,-44 420,-38 426,-32 432,-32"/>
<text text-anchor="middle" x="513" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="513" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-832C203.5,-832 136.5,-832 136.5,-832 130.5,-832 124.5,-826 124.5,-820 124.5,-820 124.5,-808 124.5,-808 124.5,-802 130.5,-796 136.5,-796 136.5,-796 203.5,-796 203.5,-796 209.5,-796 215.5,-802 215.5,-808 215.5,-808 215.5,-820 215.5,-820 215.5,-826 209.5,-832 203.5,-832"/>
<text text-anchor="middle" x="170" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node7" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-680C212,-680 128,-680 128,-680 122,-680 116,-674 116,-668 116,-668 116,-656 116,-656 116,-650 122,-644 128,-644 128,-644 212,-644 212,-644 218,-644 224,-650 224,-656 224,-656 224,-668 224,-668 224,-674 218,-680 212,-680"/>
<text text-anchor="middle" x="170" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-795.79C170,-769.91 170,-720.73 170,-690.03"/>
<polygon fill="black" stroke="black" points="173.5,-690.01 170,-680.01 166.5,-690.01 173.5,-690.01"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1024,-214C1024,-214 962,-214 962,-214 956,-214 950,-208 950,-202 950,-202 950,-190 950,-190 950,-184 956,-178 962,-178 962,-178 1024,-178 1024,-178 1030,-178 1036,-184 1036,-190 1036,-190 1036,-202 1036,-202 1036,-208 1030,-214 1024,-214"/>
<text text-anchor="middle" x="993" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M391.5,-76C391.5,-76 344.5,-76 344.5,-76 338.5,-76 332.5,-70 332.5,-64 332.5,-64 332.5,-52 332.5,-52 332.5,-46 338.5,-40 344.5,-40 344.5,-40 391.5,-40 391.5,-40 397.5,-40 403.5,-46 403.5,-52 403.5,-52 403.5,-64 403.5,-64 403.5,-70 397.5,-76 391.5,-76"/>
<text text-anchor="middle" x="368" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M984.83,-177.84C976.32,-162.17 961.37,-139.98 941,-130 914.81,-117.16 442.04,-135.15 416,-122 400.54,-114.2 388.68,-98.82 380.61,-85.22"/>
<polygon fill="black" stroke="black" points="383.53,-83.26 375.63,-76.2 377.4,-86.64 383.53,-83.26"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M919.5,-214C919.5,-214 852.5,-214 852.5,-214 846.5,-214 840.5,-208 840.5,-202 840.5,-202 840.5,-190 840.5,-190 840.5,-184 846.5,-178 852.5,-178 852.5,-178 919.5,-178 919.5,-178 925.5,-178 931.5,-184 931.5,-190 931.5,-190 931.5,-202 931.5,-202 931.5,-208 925.5,-214 919.5,-214"/>
<text text-anchor="middle" x="886" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M197.5,-76C197.5,-76 150.5,-76 150.5,-76 144.5,-76 138.5,-70 138.5,-64 138.5,-64 138.5,-52 138.5,-52 138.5,-46 144.5,-40 150.5,-40 150.5,-40 197.5,-40 197.5,-40 203.5,-40 209.5,-46 209.5,-52 209.5,-52 209.5,-64 209.5,-64 209.5,-70 203.5,-76 197.5,-76"/>
<text text-anchor="middle" x="174" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M840.49,-184.23C773.72,-168.96 645.1,-141.61 534,-130 516.75,-128.2 237.44,-129.89 222,-122 206.58,-114.12 194.72,-98.74 186.64,-85.16"/>
<polygon fill="black" stroke="black" points="189.56,-83.21 181.66,-76.15 183.44,-86.59 189.56,-83.21"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1294,-214C1294,-214 1264,-214 1264,-214 1258,-214 1252,-208 1252,-202 1252,-202 1252,-190 1252,-190 1252,-184 1258,-178 1264,-178 1264,-178 1294,-178 1294,-178 1300,-178 1306,-184 1306,-190 1306,-190 1306,-202 1306,-202 1306,-208 1300,-214 1294,-214"/>
<text text-anchor="middle" x="1279" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M779.5,-76C779.5,-76 732.5,-76 732.5,-76 726.5,-76 720.5,-70 720.5,-64 720.5,-64 720.5,-52 720.5,-52 720.5,-46 726.5,-40 732.5,-40 732.5,-40 779.5,-40 779.5,-40 785.5,-40 791.5,-46 791.5,-52 791.5,-52 791.5,-64 791.5,-64 791.5,-70 785.5,-76 779.5,-76"/>
<text text-anchor="middle" x="756" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1269.41,-177.85C1259.95,-162.65 1244,-141.18 1224,-130 1151.95,-89.74 904.88,-68.95 801.77,-61.86"/>
<polygon fill="black" stroke="black" points="801.88,-58.36 791.67,-61.18 801.41,-65.34 801.88,-58.36"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1110,-214C1110,-214 1080,-214 1080,-214 1074,-214 1068,-208 1068,-202 1068,-202 1068,-190 1068,-190 1068,-184 1074,-178 1080,-178 1080,-178 1110,-178 1110,-178 1116,-178 1122,-184 1122,-190 1122,-190 1122,-202 1122,-202 1122,-208 1116,-214 1110,-214"/>
<text text-anchor="middle" x="1095" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M585.5,-76C585.5,-76 538.5,-76 538.5,-76 532.5,-76 526.5,-70 526.5,-64 526.5,-64 526.5,-52 526.5,-52 526.5,-46 532.5,-40 538.5,-40 538.5,-40 585.5,-40 585.5,-40 591.5,-40 597.5,-46 597.5,-52 597.5,-52 597.5,-64 597.5,-64 597.5,-70 591.5,-76 585.5,-76"/>
<text text-anchor="middle" x="562" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1092.01,-177.82C1088.33,-162.38 1080.4,-140.55 1064,-130 1042.79,-116.35 632.51,-133.39 610,-122 594.55,-114.18 582.69,-98.81 574.62,-85.2"/>
<polygon fill="black" stroke="black" points="577.54,-83.25 569.64,-76.19 571.41,-86.63 577.54,-83.25"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-832C316,-832 286,-832 286,-832 280,-832 274,-826 274,-820 274,-820 274,-808 274,-808 274,-802 280,-796 286,-796 286,-796 316,-796 316,-796 322,-796 328,-802 328,-808 328,-808 328,-820 328,-820 328,-826 322,-832 316,-832"/>
<text text-anchor="middle" x="301" y="-810.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-680C348,-680 254,-680 254,-680 248,-680 242,-674 242,-668 242,-668 242,-656 242,-656 242,-650 248,-644 254,-644 254,-644 348,-644 348,-644 354,-644 360,-650 360,-656 360,-656 360,-668 360,-668 360,-674 354,-680 348,-680"/>
<text text-anchor="middle" x="301" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-785.73C301,-754.94 301,-705.77 301,-680.01"/>
<polygon fill="black" stroke="black" points="297.5,-785.79 301,-795.79 304.5,-785.79 297.5,-785.79"/>
</g>
<!-- board_cache_hierarchy_l2caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-550C452,-550 396,-550 396,-550 390,-550 384,-544 384,-538 384,-538 384,-526 384,-526 384,-520 390,-514 396,-514 396,-514 452,-514 452,-514 458,-514 464,-520 464,-526 464,-526 464,-538 464,-538 464,-544 458,-550 452,-550"/>
<text text-anchor="middle" x="424" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side -->
<g id="edge7" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side</title>
<path fill="none" stroke="black" d="M212.95,-639.36C262.95,-614.16 344.5,-573.06 390.21,-550.03"/>
<polygon fill="black" stroke="black" points="211.35,-636.24 203.99,-643.87 214.5,-642.5 211.35,-636.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-680C85.5,-680 52.5,-680 52.5,-680 46.5,-680 40.5,-674 40.5,-668 40.5,-668 40.5,-656 40.5,-656 40.5,-650 46.5,-644 52.5,-644 52.5,-644 85.5,-644 85.5,-644 91.5,-644 97.5,-650 97.5,-656 97.5,-656 97.5,-668 97.5,-668 97.5,-674 91.5,-680 85.5,-680"/>
<text text-anchor="middle" x="69" y="-658.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-550C90,-550 60,-550 60,-550 54,-550 48,-544 48,-538 48,-538 48,-526 48,-526 48,-520 54,-514 60,-514 60,-514 90,-514 90,-514 96,-514 102,-520 102,-526 102,-526 102,-538 102,-538 102,-544 96,-550 90,-550"/>
<text text-anchor="middle" x="75" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-643.74C70.81,-622.36 72.53,-585.69 73.71,-560.44"/>
<polygon fill="black" stroke="black" points="77.21,-560.55 74.18,-550.4 70.22,-560.22 77.21,-560.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M302,-76C302,-76 246,-76 246,-76 240,-76 234,-70 234,-64 234,-64 234,-52 234,-52 234,-46 240,-40 246,-40 246,-40 302,-40 302,-40 308,-40 314,-46 314,-52 314,-52 314,-64 314,-64 314,-70 308,-76 302,-76"/>
<text text-anchor="middle" x="274" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M108,-76C108,-76 52,-76 52,-76 46,-76 40,-70 40,-64 40,-64 40,-52 40,-52 40,-46 46,-40 52,-40 52,-40 108,-40 108,-40 114,-40 120,-46 120,-52 120,-52 120,-64 120,-64 120,-70 114,-76 108,-76"/>
<text text-anchor="middle" x="80" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M510,-214C510,-214 426,-214 426,-214 420,-214 414,-208 414,-202 414,-202 414,-190 414,-190 414,-184 420,-178 426,-178 426,-178 510,-178 510,-178 516,-178 522,-184 522,-190 522,-190 522,-202 522,-202 522,-208 516,-214 510,-214"/>
<text text-anchor="middle" x="468" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M450.71,-169.85C439.46,-155.61 423.46,-138.91 405,-130 372.42,-114.27 355.76,-139.32 324,-122 305.12,-111.71 290.86,-91 282.5,-76.13"/>
<polygon fill="black" stroke="black" points="447.96,-172 456.78,-177.87 453.54,-167.78 447.96,-172"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M451.14,-169.66C439.95,-155.19 423.87,-138.32 405,-130 377.03,-117.67 157.33,-135.69 130,-122 110.65,-112.3 96.4,-91.25 88.17,-76.15"/>
<polygon fill="black" stroke="black" points="448.4,-171.84 457.15,-177.82 454.04,-167.69 448.4,-171.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M690,-76C690,-76 634,-76 634,-76 628,-76 622,-70 622,-64 622,-64 622,-52 622,-52 622,-46 628,-40 634,-40 634,-40 690,-40 690,-40 696,-40 702,-46 702,-52 702,-52 702,-64 702,-64 702,-70 696,-76 690,-76"/>
<text text-anchor="middle" x="662" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M521.29,-173.84C549.33,-161.22 583.33,-143.47 610,-122 626.35,-108.84 641.17,-89.84 650.77,-76.15"/>
<polygon fill="black" stroke="black" points="519.77,-170.69 512.03,-177.92 522.59,-177.09 519.77,-170.69"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M496,-76C496,-76 440,-76 440,-76 434,-76 428,-70 428,-64 428,-64 428,-52 428,-52 428,-46 434,-40 440,-40 440,-40 496,-40 496,-40 502,-40 508,-46 508,-52 508,-52 508,-64 508,-64 508,-70 502,-76 496,-76"/>
<text text-anchor="middle" x="468" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M468,-167.69C468,-140.35 468,-99.11 468,-76.08"/>
<polygon fill="black" stroke="black" points="464.5,-167.78 468,-177.78 471.5,-167.78 464.5,-167.78"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M384,-214C384,-214 290,-214 290,-214 284,-214 278,-208 278,-202 278,-202 278,-190 278,-190 278,-184 284,-178 290,-178 290,-178 384,-178 384,-178 390,-178 396,-184 396,-190 396,-190 396,-202 396,-202 396,-208 390,-214 384,-214"/>
<text text-anchor="middle" x="337" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l2caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-550C541.5,-550 494.5,-550 494.5,-550 488.5,-550 482.5,-544 482.5,-538 482.5,-538 482.5,-526 482.5,-526 482.5,-520 488.5,-514 494.5,-514 494.5,-514 541.5,-514 541.5,-514 547.5,-514 553.5,-520 553.5,-526 553.5,-526 553.5,-538 553.5,-538 553.5,-544 547.5,-550 541.5,-550"/>
<text text-anchor="middle" x="518" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="none" stroke="black" d="M490.82,-507.69C485.22,-503.9 479.15,-500.42 473,-498 458.84,-492.43 416.34,-500.15 405,-490 322.89,-416.53 329.94,-265.12 334.95,-214.17"/>
<polygon fill="black" stroke="black" points="489.03,-510.72 499.16,-513.82 493.17,-505.08 489.03,-510.72"/>
</g>
</g>
</svg>
