<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT7_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT7__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT7_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 7 (PORT7)  
 <a href="structPORT7__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8d9d7783b7ed80d5b6eda98686fcb4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#ac8d9d7783b7ed80d5b6eda98686fcb4a">OUT</a></td></tr>
<tr class="separator:ac8d9d7783b7ed80d5b6eda98686fcb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fc668abd59e81708b4d7dea02e3ba5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a59fc668abd59e81708b4d7dea02e3ba5">OMR</a></td></tr>
<tr class="separator:a59fc668abd59e81708b4d7dea02e3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ada026f3b001409c18e5944a6c3b797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a2ada026f3b001409c18e5944a6c3b797">RESERVED</a> [2]</td></tr>
<tr class="separator:a2ada026f3b001409c18e5944a6c3b797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf38cfff73cef7f650f32525d197d7ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#acf38cfff73cef7f650f32525d197d7ff">IOCR0</a></td></tr>
<tr class="separator:acf38cfff73cef7f650f32525d197d7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68397a206aa87c5ac1af83ebe6afba14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a68397a206aa87c5ac1af83ebe6afba14">IOCR4</a></td></tr>
<tr class="separator:a68397a206aa87c5ac1af83ebe6afba14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61283ab28ba0e9692bea55e3162b5504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a61283ab28ba0e9692bea55e3162b5504">IOCR8</a></td></tr>
<tr class="separator:a61283ab28ba0e9692bea55e3162b5504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161e6f9ec441238efd8a6d9cabf54314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a161e6f9ec441238efd8a6d9cabf54314">RESERVED1</a> [2]</td></tr>
<tr class="separator:a161e6f9ec441238efd8a6d9cabf54314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d1b33fdaadf33fe58e4a67110a13de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a72d1b33fdaadf33fe58e4a67110a13de">IN</a></td></tr>
<tr class="separator:a72d1b33fdaadf33fe58e4a67110a13de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841b5af8d333df987b27f2ebf28ffb24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a841b5af8d333df987b27f2ebf28ffb24">RESERVED2</a> [6]</td></tr>
<tr class="separator:a841b5af8d333df987b27f2ebf28ffb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc2b120774df14bb97d4bb4fd742c4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a0dc2b120774df14bb97d4bb4fd742c4c">PDR0</a></td></tr>
<tr class="separator:a0dc2b120774df14bb97d4bb4fd742c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93e5dd77c33382aa71972dbfc1ac51b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#ac93e5dd77c33382aa71972dbfc1ac51b">PDR1</a></td></tr>
<tr class="separator:ac93e5dd77c33382aa71972dbfc1ac51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac602ebdc232c8768331b7a0257dd54e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#ac602ebdc232c8768331b7a0257dd54e5">RESERVED3</a> [6]</td></tr>
<tr class="separator:ac602ebdc232c8768331b7a0257dd54e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7d76af4293229419fb76276ebdb5e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a1b7d76af4293229419fb76276ebdb5e0">PDISC</a></td></tr>
<tr class="separator:a1b7d76af4293229419fb76276ebdb5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aaad06b62d72f261ee23b0e170075c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a2aaad06b62d72f261ee23b0e170075c9">RESERVED4</a> [3]</td></tr>
<tr class="separator:a2aaad06b62d72f261ee23b0e170075c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca7f1fe0840884a560cbe83f4ba9450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#adca7f1fe0840884a560cbe83f4ba9450">PPS</a></td></tr>
<tr class="separator:adca7f1fe0840884a560cbe83f4ba9450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a95a8ef08cf76cc041fc58a8e2bcb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT7__Type.html#a8a95a8ef08cf76cc041fc58a8e2bcb54">HWSEL</a></td></tr>
<tr class="separator:a8a95a8ef08cf76cc041fc58a8e2bcb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02610">2610</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8a95a8ef08cf76cc041fc58a8e2bcb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a95a8ef08cf76cc041fc58a8e2bcb54">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028774) Port 7 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02626">2626</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a72d1b33fdaadf33fe58e4a67110a13de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d1b33fdaadf33fe58e4a67110a13de">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028724) Port 7 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02618">2618</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acf38cfff73cef7f650f32525d197d7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf38cfff73cef7f650f32525d197d7ff">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028710) Port 7 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02614">2614</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a68397a206aa87c5ac1af83ebe6afba14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68397a206aa87c5ac1af83ebe6afba14">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028714) Port 7 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02615">2615</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a61283ab28ba0e9692bea55e3162b5504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61283ab28ba0e9692bea55e3162b5504">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028718) Port 7 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02616">2616</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a59fc668abd59e81708b4d7dea02e3ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fc668abd59e81708b4d7dea02e3ba5">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT7_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028704) Port 7 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02612">2612</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac8d9d7783b7ed80d5b6eda98686fcb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d9d7783b7ed80d5b6eda98686fcb4a">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028700) PORT7 Structure <br  />
 (@ 0x48028700) Port 7 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02611">2611</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a1b7d76af4293229419fb76276ebdb5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7d76af4293229419fb76276ebdb5e0">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028760) Port 7 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02623">2623</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0dc2b120774df14bb97d4bb4fd742c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc2b120774df14bb97d4bb4fd742c4c">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028740) Port 7 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02620">2620</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac93e5dd77c33382aa71972dbfc1ac51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93e5dd77c33382aa71972dbfc1ac51b">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028744) Port 7 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02621">2621</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="adca7f1fe0840884a560cbe83f4ba9450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca7f1fe0840884a560cbe83f4ba9450">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT7_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028770) Port 7 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02625">2625</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2ada026f3b001409c18e5944a6c3b797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ada026f3b001409c18e5944a6c3b797">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02613">2613</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a161e6f9ec441238efd8a6d9cabf54314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161e6f9ec441238efd8a6d9cabf54314">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02617">2617</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a841b5af8d333df987b27f2ebf28ffb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841b5af8d333df987b27f2ebf28ffb24">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02619">2619</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac602ebdc232c8768331b7a0257dd54e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac602ebdc232c8768331b7a0257dd54e5">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02622">2622</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2aaad06b62d72f261ee23b0e170075c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aaad06b62d72f261ee23b0e170075c9">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT7_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02624">2624</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
