WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558468 heartbeat IPC: 3.90859 cumulative IPC: 3.90859 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558469 cumulative IPC: 3.90859 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558469 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7176727 heartbeat IPC: 2.16532 cumulative IPC: 2.16532 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11801256 heartbeat IPC: 2.16239 cumulative IPC: 2.16385 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16441331 heartbeat IPC: 2.15514 cumulative IPC: 2.16094 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20928636 heartbeat IPC: 2.22851 cumulative IPC: 2.17745 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25358865 heartbeat IPC: 2.25723 cumulative IPC: 2.19295 (Simulation time: 0 hr 2 min 23 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22800397 cumulative IPC: 2.19295 (Simulation time: 0 hr 2 min 23 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22800397 (Simulation time: 0 hr 2 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19295 instructions: 50000002 cycles: 22800397
CPU 0 Branch Prediction Accuracy: 96.5279% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 100.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     608816  HIT:     455542  MISS:     153274
LLC LOAD         ACCESS:     390828  HIT:     251506  MISS:     139322
LLC RFO          ACCESS:     110958  HIT:      99582  MISS:      11376
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     104226  HIT:     103491  MISS:        735
LLC TRANSLATION  ACCESS:       2804  HIT:        963  MISS:       1841
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 189.669 cycles
cpu0_DTLB TOTAL       ACCESS:   13232023  HIT:   13114619  MISS:     117404
cpu0_DTLB LOAD         ACCESS:   13232023  HIT:   13114619  MISS:     117404
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.1438 cycles
cpu0_ITLB TOTAL       ACCESS:     185358  HIT:     177827  MISS:       7531
cpu0_ITLB LOAD         ACCESS:     185358  HIT:     177827  MISS:       7531
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.63379 cycles
cpu0_L1D TOTAL       ACCESS:   14155946  HIT:   10626430  MISS:    3529516
cpu0_L1D LOAD         ACCESS:   10332750  HIT:    7878231  MISS:    2454519
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3818926  HIT:    2748027  MISS:    1070899
cpu0_L1D TRANSLATION  ACCESS:       4270  HIT:        172  MISS:       4098
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.9635 cycles
cpu0_L1I TOTAL       ACCESS:     231119  HIT:     117772  MISS:     113347
cpu0_L1I LOAD         ACCESS:     231119  HIT:     117772  MISS:     113347
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.9446 cycles
cpu0_L2C TOTAL       ACCESS:    1364881  HIT:     824190  MISS:     540691
cpu0_L2C LOAD         ACCESS:     811640  HIT:     420811  MISS:     390829
cpu0_L2C RFO          ACCESS:     273804  HIT:     162845  MISS:     110959
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276317  HIT:     240218  MISS:      36099
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        316  MISS:       2804
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 72.7261 cycles
cpu0_STLB TOTAL       ACCESS:      43923  HIT:      41460  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43923  HIT:      41460  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 489.926 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      73216
  ROW_BUFFER_MISS:      79323
 AVG DBUS CONGESTED CYCLE:    3.84271
 WQ ROW_BUFFER_HIT:       6835
  ROW_BUFFER_MISS:      33653  FULL:          0
