#! /usr/local/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fec8ad2b320 .scope module, "top_tb" "top_tb" 2 81;
 .timescale 0 0;
v0x7fec8ad43ca0_0 .var "clk_tb", 0 0;
v0x7fec8ad43e90_0 .var "count", 5 0;
v0x7fec8ad43f10_0 .var "rst_tb", 0 0;
S_0x7fec8ad218e0 .scope module, "top_t" "top" 2 156, 2 23, S_0x7fec8ad2b320;
 .timescale 0 0;
v0x7fec8ad42dd0_0 .net "aluOp", 3 0, v0x7fec8ad419a0_0; 1 drivers
v0x7fec8ad42e50_0 .net "aluSrc", 0 0, v0x7fec8ad41a40_0; 1 drivers
v0x7fec8ad42f10_0 .net "alu_out", 31 0, v0x7fec8ad405c0_0; 1 drivers
v0x7fec8ad42f90_0 .net "branchMux", 0 0, v0x7fec8ad24610_0; 1 drivers
v0x7fec8ad43050_0 .net "branch_iaddr", 31 0, v0x7fec8ad41440_0; 1 drivers
v0x7fec8ad43110_0 .net "clk", 0 0, v0x7fec8ad43ca0_0; 1 drivers
v0x7fec8ad43190_0 .net "dmem_out", 31 0, v0x7fec8ad3fe60_0; 1 drivers
v0x7fec8ad43290_0 .net "instruction", 31 0, v0x7fec8ad42590_0; 1 drivers
v0x7fec8ad43350_0 .net "jumpMux", 0 0, v0x7fec8ad41cb0_0; 1 drivers
v0x7fec8ad43420_0 .net "jumpNextAddr", 31 0, v0x7fec8ad41d30_0; 1 drivers
v0x7fec8ad434e0_0 .net "memRead", 0 0, v0x7fec8ad41df0_0; 1 drivers
v0x7fec8ad43600_0 .net "memToReg", 0 0, v0x7fec8ad41e90_0; 1 drivers
v0x7fec8ad43680_0 .net "memWrite", 0 0, v0x7fec8ad41f60_0; 1 drivers
v0x7fec8ad437b0_0 .net "norm_iaddr", 31 0, v0x7fec8ad41780_0; 1 drivers
v0x7fec8ad43830_0 .net "pcSrc", 0 0, v0x7fec8ad420c0_0; 1 drivers
v0x7fec8ad43930_0 .net "pc_out", 31 0, v0x7fec8ad42950_0; 1 drivers
v0x7fec8ad439b0_0 .net "regData1", 31 0, v0x7fec8ad40ba0_0; 1 drivers
v0x7fec8ad438b0_0 .net "regData2", 31 0, v0x7fec8ad40c40_0; 1 drivers
v0x7fec8ad43ac0_0 .net "regDst", 0 0, v0x7fec8ad42140_0; 1 drivers
v0x7fec8ad43a30_0 .net "regWrite", 0 0, v0x7fec8ad42230_0; 1 drivers
v0x7fec8ad43c20_0 .net "rst", 0 0, v0x7fec8ad43f10_0; 1 drivers
v0x7fec8ad43b40_0 .net "signext_out", 31 0, L_0x7fec8ad44460; 1 drivers
v0x7fec8ad43d50_0 .net "zero", 0 0, v0x7fec8ad40720_0; 1 drivers
L_0x7fec8ad43fd0 .part v0x7fec8ad42590_0, 26, 6;
L_0x7fec8ad44060 .part v0x7fec8ad42590_0, 0, 6;
L_0x7fec8ad442b0 .part v0x7fec8ad42590_0, 21, 5;
L_0x7fec8ad44340 .part v0x7fec8ad42590_0, 16, 5;
L_0x7fec8ad443d0 .part v0x7fec8ad42590_0, 11, 5;
L_0x7fec8ad44570 .part v0x7fec8ad42590_0, 0, 16;
S_0x7fec8ad42710 .scope module, "pc" "program_counter" 2 56, 3 7, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad427f0_0 .alias "addressBranch", 31 0, v0x7fec8ad43050_0;
v0x7fec8ad42890_0 .alias "addressNorm", 31 0, v0x7fec8ad437b0_0;
v0x7fec8ad42950_0 .var "addressOut", 31 0;
v0x7fec8ad42a10_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad42a90_0 .alias "jumpMux", 0 0, v0x7fec8ad43350_0;
v0x7fec8ad42b40_0 .alias "jumpNextAddr", 31 0, v0x7fec8ad43420_0;
v0x7fec8ad42bc0_0 .alias "mux", 0 0, v0x7fec8ad42f90_0;
v0x7fec8ad42c80_0 .var "nextAddr", 31 0;
v0x7fec8ad42d00_0 .alias "rst", 0 0, v0x7fec8ad43c20_0;
E_0x7fec8ad40ae0 .event negedge, v0x7fec8ad42d00_0;
S_0x7fec8ad422b0 .scope module, "im" "instr_memory" 2 58, 4 6, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad42390 .array "Mem", 10 0, 31 0;
v0x7fec8ad42410_0 .alias "address", 31 0, v0x7fec8ad43930_0;
v0x7fec8ad42490_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad42590_0 .var "instruction", 31 0;
v0x7fec8ad42610_0 .var "jumpMux", 0 0;
v0x7fec8ad42690_0 .var "jumpNextAddr", 31 0;
S_0x7fec8ad418c0 .scope module, "controls" "controls" 2 61, 5 3, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad419a0_0 .var "aluOp", 3 0;
v0x7fec8ad41a40_0 .var "aluSrc", 0 0;
v0x7fec8ad41ae0_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad41b80_0 .net "funct", 5 0, L_0x7fec8ad44060; 1 drivers
v0x7fec8ad41c00_0 .alias "instruction", 31 0, v0x7fec8ad43290_0;
v0x7fec8ad41cb0_0 .var "jumpMux", 0 0;
v0x7fec8ad41d30_0 .var "jumpNextAddr", 31 0;
v0x7fec8ad41df0_0 .var "memRead", 0 0;
v0x7fec8ad41e90_0 .var "memToReg", 0 0;
v0x7fec8ad41f60_0 .var "memWrite", 0 0;
v0x7fec8ad41fe0_0 .net "opcode", 5 0, L_0x7fec8ad43fd0; 1 drivers
v0x7fec8ad420c0_0 .var "pcSrc", 0 0;
v0x7fec8ad42140_0 .var "regDst", 0 0;
v0x7fec8ad42230_0 .var "regWrite", 0 0;
S_0x7fec8ad41540 .scope module, "adder_norm" "adder" 2 63, 6 5, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad41650_0 .alias "a", 31 0, v0x7fec8ad43930_0;
v0x7fec8ad416f0_0 .net "b", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x7fec8ad41780_0 .var "result", 31 0;
v0x7fec8ad41820_0 .alias "sum", 31 0, v0x7fec8ad437b0_0;
E_0x7fec8ad41620 .event edge, v0x7fec8ad41650_0, v0x7fec8ad416f0_0;
S_0x7fec8ad41220 .scope module, "adder_branch" "adder" 2 65, 6 5, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad41300_0 .alias "a", 31 0, v0x7fec8ad437b0_0;
v0x7fec8ad41380_0 .alias "b", 31 0, v0x7fec8ad43b40_0;
v0x7fec8ad41440_0 .var "result", 31 0;
v0x7fec8ad414c0_0 .alias "sum", 31 0, v0x7fec8ad43050_0;
E_0x7fec8ad40d80 .event edge, v0x7fec8ad41300_0, v0x7fec8ad403c0_0;
S_0x7fec8ad40980 .scope module, "reggies" "registers" 2 68, 7 6, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad40a60_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad40b20_0 .alias "memToReg", 0 0, v0x7fec8ad43600_0;
v0x7fec8ad40ba0_0 .var "readData1", 31 0;
v0x7fec8ad40c40_0 .var "readData2", 31 0;
v0x7fec8ad40d00_0 .net "readReg1", 4 0, L_0x7fec8ad442b0; 1 drivers
v0x7fec8ad40db0_0 .net "readReg2", 4 0, L_0x7fec8ad44340; 1 drivers
v0x7fec8ad40e30_0 .alias "regDst", 0 0, v0x7fec8ad43ac0_0;
v0x7fec8ad40ef0_0 .alias "regWrite", 0 0, v0x7fec8ad43a30_0;
v0x7fec8ad40f70 .array "reggies", 31 0, 31 0;
v0x7fec8ad41040_0 .alias "writeDataALU", 31 0, v0x7fec8ad42f10_0;
v0x7fec8ad410c0_0 .alias "writeDataMem", 31 0, v0x7fec8ad43190_0;
v0x7fec8ad411a0_0 .net "writeReg", 4 0, L_0x7fec8ad443d0; 1 drivers
S_0x7fec8ad407a0 .scope module, "signext" "signext" 2 70, 8 1, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad40880_0 .net/s "in", 15 0, L_0x7fec8ad44570; 1 drivers
v0x7fec8ad40900_0 .alias/s "out", 31 0, v0x7fec8ad43b40_0;
L_0x7fec8ad44460 .extend/s 32, L_0x7fec8ad44570;
S_0x7fec8ad40070 .scope module, "alu" "alu" 2 72, 9 7, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad40160_0 .alias/s "aluOp", 3 0, v0x7fec8ad42dd0_0;
v0x7fec8ad40200_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad402a0_0 .alias/s "data1", 31 0, v0x7fec8ad439b0_0;
v0x7fec8ad40340_0 .var "data2", 31 0;
v0x7fec8ad403c0_0 .alias/s "data2ext", 31 0, v0x7fec8ad43b40_0;
v0x7fec8ad40480_0 .alias/s "data2reg", 31 0, v0x7fec8ad438b0_0;
v0x7fec8ad40500_0 .alias "mux", 0 0, v0x7fec8ad42e50_0;
v0x7fec8ad405c0_0 .var "out", 31 0;
v0x7fec8ad40650_0 .alias "result", 31 0, v0x7fec8ad42f10_0;
v0x7fec8ad40720_0 .var "zero", 0 0;
E_0x7fec8ad3fee0 .event edge, v0x7fec8ad405c0_0;
S_0x7fec8ad3faa0 .scope module, "dm" "data_memory" 2 74, 10 5, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad3fc10 .array "Mem", 3 0, 31 0;
v0x7fec8ad3fca0_0 .alias "address", 31 0, v0x7fec8ad42f10_0;
v0x7fec8ad3fd30_0 .alias "clk", 0 0, v0x7fec8ad43110_0;
v0x7fec8ad3fdd0_0 .alias "dataIn", 31 0, v0x7fec8ad438b0_0;
v0x7fec8ad3fe60_0 .var "dataOut", 31 0;
v0x7fec8ad3ff20_0 .alias "memRead", 0 0, v0x7fec8ad434e0_0;
v0x7fec8ad3ffb0_0 .alias "memWrite", 0 0, v0x7fec8ad43680_0;
E_0x7fec8ad3fb80 .event negedge, v0x7fec8ad3fd30_0;
E_0x7fec8ad3fbd0 .event posedge, v0x7fec8ad3fd30_0;
S_0x7fec8ad2a7b0 .scope module, "and_gate" "and_gate" 2 76, 11 3, S_0x7fec8ad218e0;
 .timescale 0 0;
v0x7fec8ad24610_0 .var "branchMux", 0 0;
v0x7fec8ad3f990_0 .alias "pcSrc", 0 0, v0x7fec8ad43830_0;
v0x7fec8ad3fa20_0 .alias "zero", 0 0, v0x7fec8ad43d50_0;
E_0x7fec8ad2a890 .event edge, v0x7fec8ad3fa20_0, v0x7fec8ad3f990_0;
    .scope S_0x7fec8ad42710;
T_0 ;
    %wait E_0x7fec8ad40ae0;
    %set/v v0x7fec8ad42c80_0, 0, 32;
    %vpi_call 3 16 "$display", "PC: ADDR RST to %h", v0x7fec8ad42c80_0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fec8ad42710;
T_1 ;
    %wait E_0x7fec8ad3fb80;
    %load/v 8, v0x7fec8ad42a90_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7fec8ad42b40_0, 32;
    %set/v v0x7fec8ad42c80_0, 8, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fec8ad42bc0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x7fec8ad427f0_0, 32;
    %set/v v0x7fec8ad42c80_0, 8, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x7fec8ad42890_0, 32;
    %set/v v0x7fec8ad42c80_0, 8, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fec8ad42710;
T_2 ;
    %wait E_0x7fec8ad3fbd0;
    %load/v 8, v0x7fec8ad42c80_0, 32;
    %set/v v0x7fec8ad42950_0, 8, 32;
    %vpi_call 3 32 "$display", "PC: New Addr: %h", v0x7fec8ad42950_0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fec8ad422b0;
T_3 ;
    %vpi_call 4 17 "$readmemh", "instructions.txt", v0x7fec8ad42390;
    %end;
    .thread T_3;
    .scope S_0x7fec8ad422b0;
T_4 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 10, 0;
    %ix/getv 3, v0x7fec8ad42410_0;
    %load/av 8, v0x7fec8ad42390, 32;
    %set/v v0x7fec8ad42590_0, 8, 32;
    %vpi_call 4 22 "$display", "IMEM: new instruction: %h", v0x7fec8ad42590_0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fec8ad418c0;
T_5 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 20, 0;
    %load/v 8, v0x7fec8ad41fe0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_5.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_5.6, 6;
    %set/v v0x7fec8ad42140_0, 0, 1;
    %set/v v0x7fec8ad42230_0, 0, 1;
    %set/v v0x7fec8ad41a40_0, 0, 1;
    %set/v v0x7fec8ad420c0_0, 0, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 2, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 159 "$display", "CNTL: Unknown Instruction: %h", v0x7fec8ad41fe0_0;
    %jmp T_5.8;
T_5.0 ;
    %set/v v0x7fec8ad42140_0, 1, 1;
    %set/v v0x7fec8ad42230_0, 1, 1;
    %set/v v0x7fec8ad41a40_0, 0, 1;
    %set/v v0x7fec8ad420c0_0, 1, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 2, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 61 "$display", "CNTL: ADD: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.1 ;
    %set/v v0x7fec8ad42140_0, 0, 1;
    %set/v v0x7fec8ad42230_0, 1, 1;
    %set/v v0x7fec8ad41a40_0, 1, 1;
    %set/v v0x7fec8ad420c0_0, 0, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 2, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 74 "$display", "CNTL: ADDI: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.2 ;
    %set/v v0x7fec8ad42140_0, 0, 1;
    %set/v v0x7fec8ad42230_0, 1, 1;
    %set/v v0x7fec8ad41a40_0, 1, 1;
    %set/v v0x7fec8ad420c0_0, 0, 1;
    %set/v v0x7fec8ad41df0_0, 1, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 1, 1;
    %movi 8, 2, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 88 "$display", "CNTL: LW: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.3 ;
    %set/v v0x7fec8ad42140_0, 0, 1;
    %set/v v0x7fec8ad42230_0, 0, 1;
    %set/v v0x7fec8ad41a40_0, 1, 1;
    %set/v v0x7fec8ad420c0_0, 0, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 1, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 2, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 102 "$display", "CNTL: SW: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.4 ;
    %set/v v0x7fec8ad42140_0, 1, 1;
    %set/v v0x7fec8ad42230_0, 0, 1;
    %set/v v0x7fec8ad41a40_0, 0, 1;
    %set/v v0x7fec8ad420c0_0, 1, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 6, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 116 "$display", "CNTL: BEQ: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.5 ;
    %set/v v0x7fec8ad42140_0, 1, 1;
    %set/v v0x7fec8ad42230_0, 0, 1;
    %set/v v0x7fec8ad41a40_0, 0, 1;
    %set/v v0x7fec8ad420c0_0, 1, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %movi 8, 6, 4;
    %set/v v0x7fec8ad419a0_0, 8, 4;
    %set/v v0x7fec8ad41cb0_0, 0, 1;
    %vpi_call 5 130 "$display", "CNTL: BNE: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0;
    %jmp T_5.8;
T_5.6 ;
    %set/v v0x7fec8ad42140_0, 0, 1;
    %set/v v0x7fec8ad42230_0, 0, 1;
    %set/v v0x7fec8ad41a40_0, 0, 1;
    %set/v v0x7fec8ad420c0_0, 0, 1;
    %set/v v0x7fec8ad41df0_0, 0, 1;
    %set/v v0x7fec8ad41f60_0, 0, 1;
    %set/v v0x7fec8ad41e90_0, 0, 1;
    %set/v v0x7fec8ad419a0_0, 0, 4;
    %set/v v0x7fec8ad41cb0_0, 1, 1;
    %load/v 8, v0x7fec8ad41c00_0, 32;
   %andi 8, 65535, 32;
    %set/v v0x7fec8ad41d30_0, 8, 32;
    %vpi_call 5 145 "$display", "CNTL: JMP: regDst: %h, regWrite: %h, aluSrc: %h, pcSrc: %h, memRead: %h, memWrite: %h, memToReg: %h, aluOp: %h, jumpMux: %h", v0x7fec8ad42140_0, v0x7fec8ad42230_0, v0x7fec8ad41a40_0, v0x7fec8ad420c0_0, v0x7fec8ad41df0_0, v0x7fec8ad41f60_0, v0x7fec8ad41e90_0, v0x7fec8ad419a0_0, v0x7fec8ad41cb0_0;
    %jmp T_5.8;
T_5.8 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fec8ad41540;
T_6 ;
    %wait E_0x7fec8ad41620;
    %load/v 8, v0x7fec8ad41650_0, 32;
    %load/v 40, v0x7fec8ad416f0_0, 32;
    %add 8, 40, 32;
    %set/v v0x7fec8ad41780_0, 8, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fec8ad41220;
T_7 ;
    %wait E_0x7fec8ad40d80;
    %load/v 8, v0x7fec8ad41300_0, 32;
    %load/v 40, v0x7fec8ad41380_0, 32;
    %add 8, 40, 32;
    %set/v v0x7fec8ad41440_0, 8, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fec8ad40980;
T_8 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7fec8ad40f70, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7fec8ad40980;
T_9 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 30, 0;
    %ix/getv 3, v0x7fec8ad40d00_0;
    %load/av 8, v0x7fec8ad40f70, 32;
    %set/v v0x7fec8ad40ba0_0, 8, 32;
    %ix/getv 3, v0x7fec8ad40db0_0;
    %load/av 8, v0x7fec8ad40f70, 32;
    %set/v v0x7fec8ad40c40_0, 8, 32;
    %vpi_call 7 21 "$display", "REG Inputs: readReg1 %h, readReg2 %h, writeReg %h", v0x7fec8ad40d00_0, v0x7fec8ad40db0_0, v0x7fec8ad411a0_0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fec8ad40980;
T_10 ;
    %wait E_0x7fec8ad3fb80;
    %load/v 8, v0x7fec8ad40ef0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v0x7fec8ad40e30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v0x7fec8ad411a0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v0x7fec8ad40b20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.6, 4;
    %load/v 8, v0x7fec8ad410c0_0, 32;
    %ix/getv 3, v0x7fec8ad411a0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fec8ad40f70, 8, 32;
t_0 ;
    %vpi_call 7 31 "$display", "REG: Data %h written from Mem to Reg %h", v0x7fec8ad410c0_0, v0x7fec8ad411a0_0;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v0x7fec8ad41040_0, 32;
    %ix/getv 3, v0x7fec8ad411a0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fec8ad40f70, 8, 32;
t_1 ;
    %vpi_call 7 34 "$display", "REG: Data %h written from ALU to Reg %h", v0x7fec8ad41040_0, v0x7fec8ad411a0_0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call 7 37 "$display", "REG: CANNOT WRITE TO ZERO REG";
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x7fec8ad40db0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %jmp/0xz  T_10.8, 4;
    %load/v 8, v0x7fec8ad40b20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.10, 4;
    %load/v 8, v0x7fec8ad410c0_0, 32;
    %ix/getv 3, v0x7fec8ad40db0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fec8ad40f70, 8, 32;
t_2 ;
    %vpi_call 7 43 "$display", "REG: Data %h written from Mem to Reg %h", v0x7fec8ad410c0_0, v0x7fec8ad40db0_0;
    %jmp T_10.11;
T_10.10 ;
    %load/v 8, v0x7fec8ad41040_0, 32;
    %ix/getv 3, v0x7fec8ad40db0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fec8ad40f70, 8, 32;
t_3 ;
    %vpi_call 7 46 "$display", "REG: Data %h written from ALU to Reg %h", v0x7fec8ad41040_0, v0x7fec8ad40db0_0;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call 7 49 "$display", "REG: CANNOT WRITE TO ZERO REG";
T_10.9 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fec8ad40070;
T_11 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 40, 0;
    %load/v 8, v0x7fec8ad40500_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v0x7fec8ad403c0_0, 32;
    %set/v v0x7fec8ad40340_0, 8, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x7fec8ad40480_0, 32;
    %set/v v0x7fec8ad40340_0, 8, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fec8ad40070;
T_12 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 41, 0;
    %load/v 8, v0x7fec8ad40160_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_12.3, 6;
    %movi 8, 1, 32;
    %set/v v0x7fec8ad405c0_0, 8, 32;
    %vpi_call 9 52 "$display", "ALU: UNKOWN Op";
    %jmp T_12.5;
T_12.0 ;
    %load/v 8, v0x7fec8ad402a0_0, 32;
    %load/v 40, v0x7fec8ad40340_0, 32;
    %and 8, 40, 32;
    %set/v v0x7fec8ad405c0_0, 8, 32;
    %vpi_call 9 32 "$display", "ALU: AND op: %h", v0x7fec8ad405c0_0;
    %jmp T_12.5;
T_12.1 ;
    %load/v 8, v0x7fec8ad402a0_0, 32;
    %load/v 40, v0x7fec8ad40340_0, 32;
    %or 8, 40, 32;
    %set/v v0x7fec8ad405c0_0, 8, 32;
    %vpi_call 9 37 "$display", "ALU: OR op: %h", v0x7fec8ad405c0_0;
    %jmp T_12.5;
T_12.2 ;
    %load/v 8, v0x7fec8ad402a0_0, 32;
    %load/v 40, v0x7fec8ad40340_0, 32;
    %add 8, 40, 32;
    %set/v v0x7fec8ad405c0_0, 8, 32;
    %vpi_call 9 42 "$display", "ALU: ADD op: %h + %h = %h", v0x7fec8ad402a0_0, v0x7fec8ad40340_0, v0x7fec8ad405c0_0;
    %jmp T_12.5;
T_12.3 ;
    %load/v 8, v0x7fec8ad402a0_0, 32;
    %load/v 40, v0x7fec8ad40340_0, 32;
    %sub 8, 40, 32;
    %set/v v0x7fec8ad405c0_0, 8, 32;
    %vpi_call 9 47 "$display", "ALU: SUB op: %h - %h = %h", v0x7fec8ad402a0_0, v0x7fec8ad40340_0, v0x7fec8ad405c0_0;
    %jmp T_12.5;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fec8ad40070;
T_13 ;
    %wait E_0x7fec8ad3fee0;
    %load/v 8, v0x7fec8ad405c0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %set/v v0x7fec8ad40720_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %set/v v0x7fec8ad40720_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fec8ad3faa0;
T_14 ;
    %vpi_call 10 12 "$readmemh", "data.txt", v0x7fec8ad3fc10;
    %end;
    .thread T_14;
    .scope S_0x7fec8ad3faa0;
T_15 ;
    %wait E_0x7fec8ad3fbd0;
    %delay 50, 0;
    %load/v 8, v0x7fec8ad3ff20_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/getv 3, v0x7fec8ad3fca0_0;
    %load/av 8, v0x7fec8ad3fc10, 32;
    %set/v v0x7fec8ad3fe60_0, 8, 32;
    %vpi_call 10 18 "$display", "DMEM: output set to %h from address %h", &A<v0x7fec8ad3fc10, v0x7fec8ad3fca0_0 >, v0x7fec8ad3fca0_0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fec8ad3faa0;
T_16 ;
    %wait E_0x7fec8ad3fb80;
    %load/v 8, v0x7fec8ad3ffb0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x7fec8ad3fdd0_0, 32;
    %ix/getv 3, v0x7fec8ad3fca0_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fec8ad3fc10, 8, 32;
t_4 ;
    %vpi_call 10 25 "$display", "DMEM: captured data %h at address %h", v0x7fec8ad3fdd0_0, v0x7fec8ad3fca0_0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fec8ad2a7b0;
T_17 ;
    %wait E_0x7fec8ad2a890;
    %load/v 8, v0x7fec8ad3fa20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x7fec8ad3f990_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %set/v v0x7fec8ad24610_0, 1, 1;
    %jmp T_17.1;
T_17.0 ;
    %set/v v0x7fec8ad24610_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fec8ad2b320;
T_18 ;
    %vpi_call 2 87 "$display", "Top-Level Testbench";
    %set/v v0x7fec8ad43f10_0, 1, 1;
    %set/v v0x7fec8ad43ca0_0, 0, 1;
    %set/v v0x7fec8ad43e90_0, 0, 6;
    %delay 1, 0;
    %set/v v0x7fec8ad43f10_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7fec8ad2b320;
T_19 ;
T_19.0 ;
    %load/v 8, v0x7fec8ad43e90_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz T_19.1, 5;
    %load/v 8, v0x7fec8ad43e90_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v0x7fec8ad43e90_0, 8, 6;
    %delay 1, 0;
    %vpi_call 2 149 "$display", "---- Clk Cycle %h ----", v0x7fec8ad43e90_0;
    %delay 100, 0;
    %set/v v0x7fec8ad43ca0_0, 1, 1;
    %delay 100, 0;
    %set/v v0x7fec8ad43ca0_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %vpi_call 2 153 "$finish";
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "top.v";
    "./program_counter.v";
    "./instr_memory.v";
    "./controls.v";
    "./adder.v";
    "./registers.v";
    "./signext.v";
    "./alu.v";
    "./data_memory.v";
    "./and_gate.v";
