// Seed: 960247916
module module_0 (
    input  wand  id_0,
    output wand  id_1,
    output uwire id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_17 = 32'd63
) (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3
    , id_24,
    output tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wand id_15,
    input wand id_16,
    input tri1 _id_17,
    output supply1 id_18,
    output tri0 id_19,
    output supply1 id_20,
    input supply0 id_21,
    output tri0 id_22
);
  struct packed {logic [1  +  -1 'b0 : 1] id_25;} id_26 = -1;
  assign id_8 = id_17 ? id_0 : -1;
  wire [id_17 : -1] id_27;
  module_0 modCall_1 (
      id_5,
      id_20,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
