{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537797741482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537797741545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 10:02:21 2018 " "Processing started: Mon Sep 24 10:02:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537797741545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537797741545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c mux2to1v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c mux2to1v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537797741545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537797742576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537797742576 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1v.v(5) " "Verilog HDL Module Instantiation warning at mux2to1v.v(5): ignored dangling comma in List of Port Connections" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 5 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1537797751639 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1v.v(6) " "Verilog HDL Module Instantiation warning at mux2to1v.v(6): ignored dangling comma in List of Port Connections" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1537797751655 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1v.v(7) " "Verilog HDL Module Instantiation warning at mux2to1v.v(7): ignored dangling comma in List of Port Connections" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1537797751655 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1v.v(8) " "Verilog HDL Module Instantiation warning at mux2to1v.v(8): ignored dangling comma in List of Port Connections" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1537797751655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1v.v 4 4 " "Using design file mux2to1v.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1v " "Found entity 1: mux2to1v" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537797751686 ""} { "Info" "ISGN_ENTITY_NAME" "2 v7404 " "Found entity 2: v7404" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537797751686 ""} { "Info" "ISGN_ENTITY_NAME" "3 v7408 " "Found entity 3: v7408" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537797751686 ""} { "Info" "ISGN_ENTITY_NAME" "4 v7432 " "Found entity 4: v7432" {  } { { "mux2to1v.v" "" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537797751686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1537797751686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2to1v " "Elaborating entity \"mux2to1v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537797751686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7404 v7404:u0 " "Elaborating entity \"v7404\" for hierarchy \"v7404:u0\"" {  } { { "mux2to1v.v" "u0" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537797751811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7408 v7408:u1 " "Elaborating entity \"v7408\" for hierarchy \"v7408:u1\"" {  } { { "mux2to1v.v" "u1" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537797751936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7432 v7432:u3 " "Elaborating entity \"v7432\" for hierarchy \"v7432:u3\"" {  } { { "mux2to1v.v" "u3" { Text "W:/quartuslabs/lab2/part2/mux2to1v.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537797752061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1537797753436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537797753576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537797754873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537797754873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537797755311 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537797755311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537797755311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537797755311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537797755514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 24 10:02:35 2018 " "Processing ended: Mon Sep 24 10:02:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537797755514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537797755514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537797755514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537797755514 ""}
