
% =======================================================
%                   Analog Summary
% =======================================================
@article{ANLG_PIEEE00_Gielen,
  title     = {Computer-aided design of analog and mixed-signal integrated circuits},
  author    = {Gielen, Georges GE and Rutenbar, Rob A},
  journal   = pieee,
  volume    = {88},
  number    = {12},
  pages     = {1825--1854},
  year      = {2000},
  publisher = {IEEE},
}


% =======================================================
%                 Analog Sizing
% =======================================================
@inproceedings{ANLG_DAC07_Mcconaghy,
  title     = {Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies},
  author    = {McConaghy, Trent and Palmers, Pieter and Gielen, Georges and Steyaert, Michiel},
  booktitle = dac,
  pages     = {944--947},
  year      = {2007},
}
@inproceedings{ANLG_DAC2014_Wang,
  title     = {Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization},
  author    = {Wang, Ye and Orshansky, Michael and Caramanis, Constantine},
  booktitle = dac,
  pages     = {1--6},
  year      = {2014},
}


% =======================================================
%             Analog Floorplan/Placement
% =======================================================
@book{ANLG_B99_Lampaert,
  title     = {{Analog Layout Generation for Performance and Manufacturability}},
  author    = {Lampaert, Koen and Gielen, Georges and Sansen, Willy MC},
  year      = {1999},
  publisher = {Springer},
  abstract  = {[to check]},
}
@inproceedings{ANLG_DAC05_Bhattacharya,
  title     = {Template-driven parasitic-aware optimization of analog integrated circuit layouts},
  author    = {Bhattacharya, Sambuddha and Jangkrajarng, Nuttorn and Shi, CJ},
  booktitle = dac,
  pages     = {644--647},
  year      = {2005},
  abstract  = {template driven, retargeting/compacting}
}
@inproceedings{ANLG_GLSVLSI2010_Liu,
  title     = {Performance-constrained template-driven retargeting for analog and {RF} layouts},
  author    = {Liu, Zheng and Zhang, Lihong},
  booktitle = glsvlsi,
  pages     = {429--434},
  year      = {2010},
  abstract  = {template driven},
}
@inproceedings{ANLG_DAC08_Lin,
  title     = {Analog placement based on hierarchical module clustering},
  author    = {Lin, Po-Hung and Lin, Shyh-Chang},
  booktitle = dac,
  pages     = {50--55},
  year      = {2008},
  abstract  = {b*-tree based, symmetry \& matching constraints},
}
@article{ANLG_TCAD08_Castro,
title     = {An integrated layout-synthesis approach for analog {ICs}},
author    = {Castro-Lopez, Rafael and Guerra, Oscar and Roca, Elisenda and Fern{\'a}ndez, Francisco V},
journal   = tcad,
volume    = {27},
number    = {7},
pages     = {1179--1189},
year      = {2008},
publisher = {IEEE},
}
@inproceedings{ANLG_ICCAD2011_Weng,
  title     = {Fast analog layout prototyping for nanometer design migration},
  author    = {Weng, Yi-Peng and Chen, Hung-Ming and Chen, Tung-Chieh and Pan, Po-Cheng and Chen, Chien-Hung and Chen, Wei-Zen},
  booktitle = iccad,
  pages     = {517--522},
  year      = {2011},
}
@article{ANLG_TCAD2011_Eick,
  title     = {Comprehensive generation of hierarchical placement rules for analog integrated circuits},
  author    = {Eick, Michael and Strasser, Martin and Lu, Kun and Schlichtmann, Ulf and Graeb, Helmut E},
  journal   = tcad,
  volume    = {30},
  number    = {2},
  pages     = {180--193},
  year      = {2011},
  publisher = {IEEE},
}


% =======================================================
%                  Analog Routing
% =======================================================

