/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnb_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 1:51p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:30 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_bvnb_intr2.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 1:51p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_BVNB_INTR2_H__
#define BCHP_BVNB_INTR2_H__

/***************************************************************************
 *BVNB_INTR2 - BVN Back Interrupt Controller (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_CPU_STATUS               0x00648000 /* R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_CPU_SET                  0x00648004 /* R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_CPU_CLEAR                0x00648008 /* R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS          0x0064800c /* R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_CPU_MASK_SET             0x00648010 /* R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR           0x00648014 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_PCI_STATUS               0x00648018 /* PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_PCI_SET                  0x0064801c /* PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_PCI_CLEAR                0x00648020 /* PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS          0x00648024 /* PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_PCI_MASK_SET             0x00648028 /* PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR           0x0064802c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_SHIFT                 28

/* BVNB_INTR2 :: CPU_STATUS :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_MASK      0x08000000
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT     27
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT   0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_MASK        0x04000000
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_SHIFT       26
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_DEFAULT     0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD5_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD5_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD5_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD4_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD4_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD4_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_MASK                  0x00800000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_SHIFT                 23
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_MASK                  0x00400000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_SHIFT                 22
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_MASK                  0x00200000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_SHIFT                 21
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_MASK                  0x00100000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_SHIFT                 20
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP5_INTR_MASK                  0x00080000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP5_INTR_SHIFT                 19
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP5_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP4_INTR_MASK                  0x00040000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP4_INTR_SHIFT                 18
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP4_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_MASK                  0x00020000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_SHIFT                 17
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_MASK                  0x00010000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_SHIFT                 16
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_V0_INTR_MASK               0x00002000
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_V0_INTR_SHIFT              13
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_G0_INTR_MASK               0x00001000
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_G0_INTR_SHIFT              12
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP5_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_V0_INTR_MASK               0x00000800
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_V0_INTR_SHIFT              11
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_G0_INTR_MASK               0x00000400
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_G0_INTR_SHIFT              10
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP4_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_MASK               0x00000200
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_SHIFT              9
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_MASK               0x00000100
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_SHIFT              8
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_MASK               0x00000080
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_SHIFT              7
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_MASK               0x00000040
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_SHIFT              6
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V1_INTR_MASK               0x00000020
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V1_INTR_SHIFT              5
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_MASK                     0xf0000000
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_SHIFT                    28

/* BVNB_INTR2 :: CPU_SET :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_MASK         0x08000000
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_SHIFT        27
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: CPU_SET :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_MASK           0x04000000
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_SHIFT          26
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_DEFAULT        0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD5_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD5_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_CPU_SET_GFD5_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD4_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD4_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_CPU_SET_GFD4_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_MASK                     0x00800000
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_SHIFT                    23
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_MASK                     0x00400000
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_SHIFT                    22
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_MASK                     0x00200000
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_SHIFT                    21
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_MASK                     0x00100000
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_SHIFT                    20
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP5_INTR_MASK                     0x00080000
#define BCHP_BVNB_INTR2_CPU_SET_CAP5_INTR_SHIFT                    19
#define BCHP_BVNB_INTR2_CPU_SET_CAP5_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP4_INTR_MASK                     0x00040000
#define BCHP_BVNB_INTR2_CPU_SET_CAP4_INTR_SHIFT                    18
#define BCHP_BVNB_INTR2_CPU_SET_CAP4_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_MASK                     0x00020000
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_SHIFT                    17
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_MASK                     0x00010000
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_SHIFT                    16
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_V0_INTR_MASK                  0x00002000
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_V0_INTR_SHIFT                 13
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_G0_INTR_MASK                  0x00001000
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_G0_INTR_SHIFT                 12
#define BCHP_BVNB_INTR2_CPU_SET_CMP5_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_V0_INTR_MASK                  0x00000800
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_V0_INTR_SHIFT                 11
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_G0_INTR_MASK                  0x00000400
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_G0_INTR_SHIFT                 10
#define BCHP_BVNB_INTR2_CPU_SET_CMP4_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_MASK                  0x00000200
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_SHIFT                 9
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_MASK                  0x00000100
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_SHIFT                 8
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_MASK                  0x00000080
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_SHIFT                 7
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_MASK                  0x00000040
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_SHIFT                 6
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V1_INTR_MASK                  0x00000020
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V1_INTR_SHIFT                 5
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_SHIFT                  28

/* BVNB_INTR2 :: CPU_CLEAR :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK       0x08000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT      27
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT    0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_MASK         0x04000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_SHIFT        26
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD5_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD5_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD5_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD4_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD4_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD4_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_MASK                   0x00800000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_SHIFT                  23
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_MASK                   0x00400000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_SHIFT                  22
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_MASK                   0x00200000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_SHIFT                  21
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_MASK                   0x00100000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_SHIFT                  20
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP5_INTR_MASK                   0x00080000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP5_INTR_SHIFT                  19
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP5_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP4_INTR_MASK                   0x00040000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP4_INTR_SHIFT                  18
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP4_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_MASK                   0x00020000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_SHIFT                  17
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_MASK                   0x00010000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_SHIFT                  16
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_V0_INTR_MASK                0x00002000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_V0_INTR_SHIFT               13
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_G0_INTR_MASK                0x00001000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_G0_INTR_SHIFT               12
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP5_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_V0_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_V0_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_G0_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_G0_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP4_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_MASK                0x00000080
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_SHIFT               7
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V1_INTR_MASK                0x00000020
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V1_INTR_SHIFT               5
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            21

/* BVNB_INTR2 :: CPU_MASK_STATUS :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_MASK 0x00100000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT 20
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_MASK   0x00080000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_SHIFT  19
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_MASK             0x00040000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_SHIFT            18
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_MASK             0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_SHIFT            17
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_MASK             0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_SHIFT            16
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP4_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP4_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP4_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_MASK             0x00002000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_SHIFT            13
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_MASK             0x00001000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_SHIFT            12
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_MASK             0x00000800
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_SHIFT            11
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_MASK             0x00000400
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_SHIFT            10
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_MASK          0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_SHIFT         9
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_MASK          0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_SHIFT         8
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_MASK          0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_SHIFT         7
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_MASK          0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_SHIFT         6
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V1_INTR_MASK          0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V1_INTR_SHIFT         5
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G1_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G1_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_SHIFT               21

/* BVNB_INTR2 :: CPU_MASK_SET :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_MASK    0x00100000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_SHIFT   20
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_MASK      0x00080000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_SHIFT     19
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_DEFAULT   0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_MASK                0x00040000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_SHIFT               18
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_MASK                0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_SHIFT               17
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_MASK                0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_SHIFT               16
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP4_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP4_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP4_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_MASK                0x00002000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_SHIFT               13
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_MASK                0x00001000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_SHIFT               12
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_MASK             0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_SHIFT            9
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_MASK             0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_SHIFT            8
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_MASK             0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_SHIFT            7
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_MASK             0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_SHIFT            6
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V1_INTR_MASK             0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V1_INTR_SHIFT            5
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G1_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G1_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             21

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK  0x00100000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT 20
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_MASK    0x00080000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_SHIFT   19
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_MASK              0x00040000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_SHIFT             18
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_MASK              0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_SHIFT             17
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_MASK              0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_SHIFT             16
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP4_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP4_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP4_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_MASK              0x00002000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_SHIFT             13
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_MASK              0x00001000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_SHIFT             12
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_MASK              0x00000800
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_SHIFT             11
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_MASK              0x00000400
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_SHIFT             10
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_MASK           0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_SHIFT          7
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V1_INTR_MASK           0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V1_INTR_SHIFT          5
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G1_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G1_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_SHIFT                 28

/* BVNB_INTR2 :: PCI_STATUS :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_MASK      0x08000000
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT     27
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT   0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_MASK        0x04000000
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_SHIFT       26
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_DEFAULT     0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD5_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD5_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD5_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD4_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD4_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD4_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_MASK                  0x00800000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_SHIFT                 23
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_MASK                  0x00400000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_SHIFT                 22
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_MASK                  0x00200000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_SHIFT                 21
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_MASK                  0x00100000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_SHIFT                 20
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP5_INTR_MASK                  0x00080000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP5_INTR_SHIFT                 19
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP5_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP4_INTR_MASK                  0x00040000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP4_INTR_SHIFT                 18
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP4_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_MASK                  0x00020000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_SHIFT                 17
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_MASK                  0x00010000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_SHIFT                 16
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_V0_INTR_MASK               0x00002000
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_V0_INTR_SHIFT              13
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_G0_INTR_MASK               0x00001000
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_G0_INTR_SHIFT              12
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP5_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_V0_INTR_MASK               0x00000800
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_V0_INTR_SHIFT              11
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_G0_INTR_MASK               0x00000400
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_G0_INTR_SHIFT              10
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP4_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_MASK               0x00000200
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_SHIFT              9
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_MASK               0x00000100
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_SHIFT              8
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_MASK               0x00000080
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_SHIFT              7
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_MASK               0x00000040
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_SHIFT              6
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V1_INTR_MASK               0x00000020
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V1_INTR_SHIFT              5
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_MASK                     0xf0000000
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_SHIFT                    28

/* BVNB_INTR2 :: PCI_SET :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_MASK         0x08000000
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_SHIFT        27
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: PCI_SET :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_MASK           0x04000000
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_SHIFT          26
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_DEFAULT        0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD5_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD5_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_PCI_SET_GFD5_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD4_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD4_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_PCI_SET_GFD4_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_MASK                     0x00800000
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_SHIFT                    23
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_MASK                     0x00400000
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_SHIFT                    22
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_MASK                     0x00200000
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_SHIFT                    21
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_MASK                     0x00100000
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_SHIFT                    20
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP5_INTR_MASK                     0x00080000
#define BCHP_BVNB_INTR2_PCI_SET_CAP5_INTR_SHIFT                    19
#define BCHP_BVNB_INTR2_PCI_SET_CAP5_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP4_INTR_MASK                     0x00040000
#define BCHP_BVNB_INTR2_PCI_SET_CAP4_INTR_SHIFT                    18
#define BCHP_BVNB_INTR2_PCI_SET_CAP4_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_MASK                     0x00020000
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_SHIFT                    17
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_MASK                     0x00010000
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_SHIFT                    16
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_V0_INTR_MASK                  0x00002000
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_V0_INTR_SHIFT                 13
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_G0_INTR_MASK                  0x00001000
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_G0_INTR_SHIFT                 12
#define BCHP_BVNB_INTR2_PCI_SET_CMP5_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_V0_INTR_MASK                  0x00000800
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_V0_INTR_SHIFT                 11
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_G0_INTR_MASK                  0x00000400
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_G0_INTR_SHIFT                 10
#define BCHP_BVNB_INTR2_PCI_SET_CMP4_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_MASK                  0x00000200
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_SHIFT                 9
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_MASK                  0x00000100
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_SHIFT                 8
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_MASK                  0x00000080
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_SHIFT                 7
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_MASK                  0x00000040
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_SHIFT                 6
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V1_INTR_MASK                  0x00000020
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V1_INTR_SHIFT                 5
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_SHIFT                  28

/* BVNB_INTR2 :: PCI_CLEAR :: LAB_MIN_MAX_DONE_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK       0x08000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT      27
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT    0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: LAB_HISTO_DONE_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_MASK         0x04000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_SHIFT        26
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD5_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD5_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD5_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD5_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD4_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD4_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD4_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD4_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD3_INTR [23:23] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_MASK                   0x00800000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_SHIFT                  23
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD2_INTR [22:22] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_MASK                   0x00400000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_SHIFT                  22
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD1_INTR [21:21] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_MASK                   0x00200000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_SHIFT                  21
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD0_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_MASK                   0x00100000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_SHIFT                  20
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP5_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP5_INTR_MASK                   0x00080000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP5_INTR_SHIFT                  19
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP5_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP4_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP4_INTR_MASK                   0x00040000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP4_INTR_SHIFT                  18
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP4_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_MASK                   0x00020000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_SHIFT                  17
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_MASK                   0x00010000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_SHIFT                  16
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP5_V0_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_V0_INTR_MASK                0x00002000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_V0_INTR_SHIFT               13
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP5_G0_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_G0_INTR_MASK                0x00001000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_G0_INTR_SHIFT               12
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP5_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP4_V0_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_V0_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_V0_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP4_G0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_G0_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_G0_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP4_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_MASK                0x00000080
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_SHIFT               7
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V1_INTR_MASK                0x00000020
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V1_INTR_SHIFT               5
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            21

/* BVNB_INTR2 :: PCI_MASK_STATUS :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_MASK 0x00100000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT 20
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_MASK   0x00080000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_SHIFT  19
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_MASK             0x00040000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_SHIFT            18
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_MASK             0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_SHIFT            17
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_MASK             0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_SHIFT            16
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP4_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP4_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP4_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_MASK             0x00002000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_SHIFT            13
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_MASK             0x00001000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_SHIFT            12
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_MASK             0x00000800
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_SHIFT            11
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_MASK             0x00000400
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_SHIFT            10
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_MASK          0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_SHIFT         9
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_MASK          0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_SHIFT         8
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_MASK          0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_SHIFT         7
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_MASK          0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_SHIFT         6
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V1_INTR_MASK          0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V1_INTR_SHIFT         5
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G1_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G1_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_SHIFT               21

/* BVNB_INTR2 :: PCI_MASK_SET :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_MASK    0x00100000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_SHIFT   20
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_MASK      0x00080000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_SHIFT     19
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_DEFAULT   0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_MASK                0x00040000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_SHIFT               18
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_MASK                0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_SHIFT               17
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_MASK                0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_SHIFT               16
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP4_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP4_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP4_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_MASK                0x00002000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_SHIFT               13
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_MASK                0x00001000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_SHIFT               12
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_MASK             0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_SHIFT            9
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_MASK             0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_SHIFT            8
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_MASK             0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_SHIFT            7
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_MASK             0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_SHIFT            6
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V1_INTR_MASK             0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V1_INTR_SHIFT            5
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G1_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G1_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             21

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: LAB_MIN_MAX_DONE_INTR [20:20] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK  0x00100000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT 20
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: LAB_HISTO_DONE_INTR [19:19] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_MASK    0x00080000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_SHIFT   19
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD3_INTR [18:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_MASK              0x00040000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_SHIFT             18
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD2_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_MASK              0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_SHIFT             17
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD1_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_MASK              0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_SHIFT             16
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD0_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP4_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP4_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP4_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP4_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP3_INTR [13:13] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_MASK              0x00002000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_SHIFT             13
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP2_INTR [12:12] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_MASK              0x00001000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_SHIFT             12
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP1_INTR [11:11] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_MASK              0x00000800
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_SHIFT             11
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP0_INTR [10:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_MASK              0x00000400
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_SHIFT             10
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_MASK           0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_SHIFT          7
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_V1_INTR [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V1_INTR_MASK           0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V1_INTR_SHIFT          5
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_G1_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G1_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G1_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNB_INTR2_H__ */

/* End of File */
