Design Assistant report for Player1_good
Thu Jan 31 12:32:23 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Thu Jan 31 12:32:23 2019 ;
; Revision Name                     ; Player1_good                        ;
; Top-level Entity Name             ; Player1_good                        ;
; Family                            ; Cyclone III                         ;
; Total Critical Violations         ; 61                                  ;
; - Rule A102                       ; 30                                  ;
; - Rule C101                       ; 31                                  ;
; Total High Violations             ; 309                                 ;
; - Rule S104                       ; 300                                 ;
; - Rule D101                       ; 9                                   ;
; Total Medium Violations           ; 31                                  ;
; - Rule C103                       ; 30                                  ;
; - Rule C104                       ; 1                                   ;
; Total Information only Violations ; 116                                 ;
; - Rule T101                       ; 66                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Option                                                                                                                                                               ; Setting        ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Synthesis ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25             ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30             ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30             ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50             ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                 ; On             ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On             ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On             ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On             ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. For more information, see the Help for the rule.)                      ; On             ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On             ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On             ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On             ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On             ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On             ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On             ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On             ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On             ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On             ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On             ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On             ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On             ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On             ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On             ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On             ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On             ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On             ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On             ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On             ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On             ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On             ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On             ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On             ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                        ; Off            ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                   ; Off            ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                     ; Off            ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                         ; Off            ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                        ; Off            ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Rule name                                                                                                                 ; Name                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 1  ;                                                                            ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|inst8                                          ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|CMPX:inst|Equal0~2                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[8]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[0]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|MP2X:inst36|Y[0]                               ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[1]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[2]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[3]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[4]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[5]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[6]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[7]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|REGX:inst4|data[9]                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|CMPX:inst|Equal0~1                             ;
;  Structure 1                                                                                                              ; map:inst9|starModule:inst66|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 2  ;                                                                            ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|inst15                                         ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|CMPX:inst|Equal0~2                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[8]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[0]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|MP2X:inst36|Y[0]                               ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[1]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[2]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[3]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[4]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[5]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[6]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[7]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|REGX:inst4|data[9]                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|CMPX:inst|Equal0~1                             ;
;  Structure 2                                                                                                              ; map:inst9|starModule:inst57|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 3  ;                                                                            ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|inst15                                         ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|CMPX:inst|Equal0~2                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[8]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[0]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|MP2X:inst36|Y[0]                               ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[1]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[2]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[3]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[4]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[5]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[6]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[7]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|REGX:inst4|data[9]                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|CMPX:inst|Equal0~1                             ;
;  Structure 3                                                                                                              ; map:inst9|starModule:inst55|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 4  ;                                                                            ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|inst8                                          ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|CMPX:inst|Equal0~2                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[8]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[0]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|MP2X:inst36|Y[0]                               ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[1]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[2]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[3]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[4]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[5]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[6]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[7]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|REGX:inst4|data[9]                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|CMPX:inst|Equal0~1                             ;
;  Structure 4                                                                                                              ; map:inst9|starModule:inst63|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 5  ;                                                                            ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|inst8                                          ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|CMPX:inst|Equal0~2                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[8]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[0]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|MP2X:inst36|Y[0]                               ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[1]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[2]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[3]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[4]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[5]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[6]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[7]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|REGX:inst4|data[9]                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|CMPX:inst|Equal0~1                             ;
;  Structure 5                                                                                                              ; map:inst9|starModule:inst60|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 6  ;                                                                            ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|inst8                                          ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|CMPX:inst|Equal0~2                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[8]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[0]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|MP2X:inst36|Y[0]                               ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[1]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[2]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[3]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[4]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[5]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[6]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[7]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|REGX:inst4|data[9]                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|CMPX:inst|Equal0~1                             ;
;  Structure 6                                                                                                              ; map:inst9|starModule:inst69|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 7  ;                                                                            ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|inst8                                          ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|CMPX:inst|Equal0~2                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[8]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[0]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|MP2X:inst36|Y[0]                               ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[1]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[2]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[3]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[4]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[5]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[6]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[7]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|REGX:inst4|data[9]                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|CMPX:inst|Equal0~1                             ;
;  Structure 7                                                                                                              ; map:inst9|starModule:inst75|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 8  ;                                                                            ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|inst15                                         ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|CMPX:inst|Equal0~2                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[8]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[0]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|MP2X:inst36|Y[0]                               ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[1]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[2]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[3]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[4]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[5]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[6]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[7]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|REGX:inst4|data[9]                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|CMPX:inst|Equal0~1                             ;
;  Structure 8                                                                                                              ; map:inst9|starModule:inst72|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 9  ;                                                                            ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|inst8                                          ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|CMPX:inst|Equal0~2                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[8]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[0]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|MP2X:inst36|Y[0]                               ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[1]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[2]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[3]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[4]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[5]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[6]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[7]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|REGX:inst4|data[9]                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|CMPX:inst|Equal0~1                             ;
;  Structure 9                                                                                                              ; map:inst9|starModule:inst78|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 10 ;                                                                            ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|inst8                                          ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|CMPX:inst|Equal0~2                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[8]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[0]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|MP2X:inst36|Y[0]                               ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[1]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[2]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[3]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[4]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[5]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[6]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[7]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|REGX:inst4|data[9]                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|CMPX:inst|Equal0~1                             ;
;  Structure 10                                                                                                             ; map:inst9|starModule:inst90|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 11 ;                                                                            ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|inst15                                         ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|CMPX:inst|Equal0~2                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[8]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[0]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|MP2X:inst36|Y[0]                               ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[1]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[2]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[3]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[4]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[5]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[6]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[7]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|REGX:inst4|data[9]                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|CMPX:inst|Equal0~1                             ;
;  Structure 11                                                                                                             ; map:inst9|starModule:inst81|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 12 ;                                                                            ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|inst8                                          ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|CMPX:inst|Equal0~2                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[8]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[0]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|MP2X:inst36|Y[0]                               ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[1]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[2]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[3]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[4]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[5]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[6]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[7]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|REGX:inst4|data[9]                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|CMPX:inst|Equal0~1                             ;
;  Structure 12                                                                                                             ; map:inst9|starModule:inst93|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 13 ;                                                                            ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|inst15                                         ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|CMPX:inst|Equal0~2                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[8]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[0]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|MP2X:inst36|Y[0]                               ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[1]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[2]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[3]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[4]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[5]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[6]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[7]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|REGX:inst4|data[9]                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|CMPX:inst|Equal0~1                             ;
;  Structure 13                                                                                                             ; map:inst9|starModule:inst84|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 14 ;                                                                            ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|inst8                                          ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|CMPX:inst|Equal0~2                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[8]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[0]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|MP2X:inst36|Y[0]                               ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[1]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[2]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[3]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[4]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[5]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[6]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[7]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|REGX:inst4|data[9]                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|CMPX:inst|Equal0~1                             ;
;  Structure 14                                                                                                             ; map:inst9|starModule:inst96|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 15 ;                                                                            ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|inst8                                          ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|CMPX:inst|Equal0~2                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[8]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[0]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|MP2X:inst36|Y[0]                               ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[1]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[2]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[3]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[4]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[5]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[6]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[7]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|REGX:inst4|data[9]                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|CMPX:inst|Equal0~1                             ;
;  Structure 15                                                                                                             ; map:inst9|starModule:inst87|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 16 ;                                                                            ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|inst15                                         ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|CMPX:inst|Equal0~2                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[8]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[0]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|MP2X:inst36|Y[0]                               ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[1]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[2]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[3]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[4]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[5]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[6]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[7]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|REGX:inst4|data[9]                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|CMPX:inst|Equal0~1                             ;
;  Structure 16                                                                                                             ; map:inst9|starModule:inst22|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 17 ;                                                                            ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|inst8                                          ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|CMPX:inst|Equal0~2                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[8]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[0]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|MP2X:inst36|Y[0]                               ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[1]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[2]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[3]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[4]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[5]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[6]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[7]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|REGX:inst4|data[9]                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|CMPX:inst|Equal0~1                             ;
;  Structure 17                                                                                                             ; map:inst9|starModule:inst13|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 18 ;                                                                            ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|inst15                                          ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|CMPX:inst|Equal0~2                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[8]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[0]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|MP2X:inst36|Y[0]                                ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[1]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[2]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[3]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[4]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[5]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[6]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[7]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|REGX:inst4|data[9]                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|CMPX:inst|Equal0~1                              ;
;  Structure 18                                                                                                             ; map:inst9|starModule:inst8|CMPX:inst|Equal0~0                              ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 19 ;                                                                            ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|inst8                                          ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|CMPX:inst|Equal0~2                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[8]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[0]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|MP2X:inst36|Y[0]                               ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[1]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[2]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[3]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[4]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[5]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[6]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[7]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|REGX:inst4|data[9]                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|CMPX:inst|Equal0~1                             ;
;  Structure 19                                                                                                             ; map:inst9|starModule:inst19|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 20 ;                                                                            ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|inst15                                         ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|CMPX:inst|Equal0~2                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[8]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[0]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|MP2X:inst36|Y[0]                               ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[1]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[2]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[3]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[4]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[5]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[6]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[7]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|REGX:inst4|data[9]                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|CMPX:inst|Equal0~1                             ;
;  Structure 20                                                                                                             ; map:inst9|starModule:inst11|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 21 ;                                                                            ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|inst8                                          ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|CMPX:inst|Equal0~2                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[8]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[0]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|MP2X:inst36|Y[0]                               ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[1]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[2]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[3]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[4]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[5]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[6]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[7]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|REGX:inst4|data[9]                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|CMPX:inst|Equal0~1                             ;
;  Structure 21                                                                                                             ; map:inst9|starModule:inst28|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 22 ;                                                                            ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|inst8                                          ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|CMPX:inst|Equal0~2                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[8]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[0]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|MP2X:inst36|Y[0]                               ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[1]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[2]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[3]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[4]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[5]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[6]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[7]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|REGX:inst4|data[9]                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|CMPX:inst|Equal0~1                             ;
;  Structure 22                                                                                                             ; map:inst9|starModule:inst31|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 23 ;                                                                            ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|inst15                                         ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|CMPX:inst|Equal0~2                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[8]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[0]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|MP2X:inst36|Y[0]                               ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[1]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[2]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[3]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[4]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[5]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[6]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[7]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|REGX:inst4|data[9]                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|CMPX:inst|Equal0~1                             ;
;  Structure 23                                                                                                             ; map:inst9|starModule:inst25|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 24 ;                                                                            ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|inst8                                          ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|CMPX:inst|Equal0~2                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[8]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[0]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|MP2X:inst36|Y[0]                               ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[1]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[2]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[3]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[4]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[5]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[6]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[7]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|REGX:inst4|data[9]                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|CMPX:inst|Equal0~1                             ;
;  Structure 24                                                                                                             ; map:inst9|starModule:inst34|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 25 ;                                                                            ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|inst15                                         ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|CMPX:inst|Equal0~2                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[8]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[0]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|MP2X:inst36|Y[0]                               ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[1]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[2]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[3]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[4]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[5]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[6]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[7]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|REGX:inst4|data[9]                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|CMPX:inst|Equal0~1                             ;
;  Structure 25                                                                                                             ; map:inst9|starModule:inst46|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 26 ;                                                                            ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|inst15                                         ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|CMPX:inst|Equal0~2                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[8]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[0]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|MP2X:inst36|Y[0]                               ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[1]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[2]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[3]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[4]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[5]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[6]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[7]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|REGX:inst4|data[9]                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|CMPX:inst|Equal0~1                             ;
;  Structure 26                                                                                                             ; map:inst9|starModule:inst40|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 27 ;                                                                            ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|inst15                                         ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|CMPX:inst|Equal0~2                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[8]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[0]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|MP2X:inst36|Y[0]                               ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[1]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[2]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[3]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[4]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[5]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[6]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[7]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|REGX:inst4|data[9]                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|CMPX:inst|Equal0~1                             ;
;  Structure 27                                                                                                             ; map:inst9|starModule:inst52|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 28 ;                                                                            ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|inst8                                          ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|CMPX:inst|Equal0~2                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[8]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[0]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|MP2X:inst36|Y[0]                               ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[1]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[2]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[3]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[4]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[5]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[6]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[7]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|REGX:inst4|data[9]                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|CMPX:inst|Equal0~1                             ;
;  Structure 28                                                                                                             ; map:inst9|starModule:inst37|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 29 ;                                                                            ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|inst15                                         ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|CMPX:inst|Equal0~2                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[8]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[0]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|MP2X:inst36|Y[0]                               ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[1]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[2]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[3]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[4]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[5]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[6]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[7]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|REGX:inst4|data[9]                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|CMPX:inst|Equal0~1                             ;
;  Structure 29                                                                                                             ; map:inst9|starModule:inst43|CMPX:inst|Equal0~0                             ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 30 ;                                                                            ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|inst15                                         ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|CMPX:inst|Equal0~2                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[8]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[0]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|MP2X:inst36|Y[0]                               ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[1]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[2]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[3]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[4]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[5]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[6]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[7]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|REGX:inst4|data[9]                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|CMPX:inst|Equal0~1                             ;
;  Structure 30                                                                                                             ; map:inst9|starModule:inst49|CMPX:inst|Equal0~0                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; inst49                                                                     ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|REGX:inst161|data[0]                                     ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|REGX:inst17|data[0]                                      ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|BulletGoodBoy:inst30|RisingEdge:inst|in_signal_prev_prev ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|BulletGoodBoy:inst30|RisingEdge:inst|in_signal_prev      ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|BulletGoodBoy:inst30|REGX:inst8|data[4]                  ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|RisingEdge:inst1|in_signal_prev                          ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|RisingEdge:inst1|in_signal_prev_prev                     ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|REGX:inst4|data[1]                                       ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|REGX:inst4|data[0]                                       ;
;  Gated clock destination node(s) list                                                                                     ; gameScreen:inst68|BulletGoodBoy:inst12|REGX:inst9|data[0]                  ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst66|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst66|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst57|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst57|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst55|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst55|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst63|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst63|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst60|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst60|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst69|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst69|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst75|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst75|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst72|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst72|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst78|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst78|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst90|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst90|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst81|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst81|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst93|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst93|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst84|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst84|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst96|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst96|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst87|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst87|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst22|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst22|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst13|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst13|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst8|MP2X:inst36|Y[0]                                ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[8]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[0]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[1]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[2]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[3]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[4]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[5]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[6]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[7]                              ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst8|REGX:inst4|data[9]                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst19|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst19|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst11|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst11|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst28|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst28|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst31|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst31|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst25|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst25|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst34|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst34|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst46|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst46|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst40|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst40|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst52|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst52|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst37|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst37|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst43|MP2X:inst36|Y[0]                               ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[8]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[0]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[3]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[4]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[5]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[6]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[7]                             ;
;  Gated clock destination node(s) list                                                                                     ; map:inst9|starModule:inst43|REGX:inst4|data[9]                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                      ; map:inst9|starModule:inst49|MP2X:inst36|Y[0]                               ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule name                                                                                                   ; Name                                                    ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[8]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[0]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[1]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[2]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[3]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[4]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[5]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[6]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[7]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst66|REGX:inst4|data[9]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[8]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[0]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[1]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[2]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[3]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[4]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[5]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[6]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[7]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst57|REGX:inst4|data[9]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[8]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[0]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[1]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[2]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[3]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[4]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[5]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[6]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[7]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst55|REGX:inst4|data[9]          ;
;  Violated clock and other port source node(s) list                                                          ; map:inst9|REGX:inst143|data[0]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst63|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst60|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst69|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst75|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst72|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst78|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst90|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst81|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst93|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst84|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst96|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst87|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst22|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst13|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[8]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[0]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[1]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[2]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[3]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[4]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[5]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[6]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[7]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst8|REGX:inst4|data[9]           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst19|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst11|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst28|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst31|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst25|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst34|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst46|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst40|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst52|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst37|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst43|REGX:inst4|data[9]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[8]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[0]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[1]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[2]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[3]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[4]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[5]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[6]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[7]          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source       ; map:inst9|starModule:inst49|REGX:inst4|data[9]          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|inst25                         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|RisingEdge:inst|in_signal_prev ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst13|inst         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[1]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst12|inst         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[2]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst11|inst         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[3]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst10|inst         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[4]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst9|inst          ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[5]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst8|inst          ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[6]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst7|inst          ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[7]            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9 ;                                                         ;
;  Source node(s) from clock "keyBoardInterface:inst25|Debouncer:inst2|inst"                                  ; keyBoardInterface:inst25|REG1_SR_CL:inst14|inst         ;
;  Destination node(s) from clock "CLK"                                                                       ; keyBoardInterface:inst25|REGX:inst45|data[0]            ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Rule name                                                                                                   ; Name                                           ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst66|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst66|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst57|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst57|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst55|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst55|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst63|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst63|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst60|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst60|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst69|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst69|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst75|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst75|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst72|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst72|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst78|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst78|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst90|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst90|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst81|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst81|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst93|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst93|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst84|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst84|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst96|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst96|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst87|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst87|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst22|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst22|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst13|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst13|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst8|MP2X:inst36|Y[0]    ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[8]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[0]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[1]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[2]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[3]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[4]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[5]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[6]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[7]  ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst8|REGX:inst4|data[9]  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst19|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst19|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst11|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst11|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst28|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst28|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst31|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst31|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst25|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst25|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst34|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst34|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst46|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst46|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst40|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst40|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst52|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst52|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst37|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst37|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst43|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst43|REGX:inst4|data[9] ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; map:inst9|starModule:inst49|MP2X:inst36|Y[0]   ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[8] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[0] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[1] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[2] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[3] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[4] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[5] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[6] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[7] ;
;  Gated clock destination node(s) list                                                                       ; map:inst9|starModule:inst49|REGX:inst4|data[9] ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; CLK                                            ;
;  Clock ports destination node(s) list                                                                       ; REGX:inst60|data[0]                            ;
;  Clock ports destination node(s) list                                                                       ; RisingEdge:inst42|in_signal_prev_prev          ;
;  Clock ports destination node(s) list                                                                       ; RisingEdge:inst42|in_signal_prev               ;
;  Clock ports destination node(s) list                                                                       ; REGX:inst45|data[0]                            ;
;  Clock ports destination node(s) list                                                                       ; RisingEdge:inst47|in_signal_prev_prev          ;
;  Clock ports destination node(s) list                                                                       ; RisingEdge:inst47|in_signal_prev               ;
;  Clock ports destination node(s) list                                                                       ; REGX:inst36|data[0]                            ;
;  Clock ports destination node(s) list                                                                       ; KeyDetect:inst10|REGX:inst55|data[0]           ;
;  Clock ports destination node(s) list                                                                       ; KeyDetect:inst10|REGX:inst49|data[0]           ;
;  Clock ports destination node(s) list                                                                       ; keyBoardInterface:inst25|inst1                 ;
;  Non-clock ports destination node(s) list                                                                   ; inst49                                         ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst66|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst57|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst55|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst63|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst60|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst69|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst75|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst72|MP2X:inst36|Y[0]   ;
;  Non-clock ports destination node(s) list                                                                   ; map:inst9|starModule:inst78|MP2X:inst36|Y[0]   ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                              ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                        ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; REGX:inst60|data[0]                                                         ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst30|inst1                                ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst49                                                                      ; 620     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[7]                                        ; 143     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[9]                                         ; 221     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[0]                                         ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[1]                                         ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[2]                                         ; 216     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[3]                                         ; 223     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[4]                                         ; 222     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[5]                                         ; 220     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[6]                                         ; 222     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[7]                                         ; 224     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst|data[8]                                         ; 224     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[6]                                        ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[0]                                        ; 140     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[1]                                        ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[2]                                        ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[3]                                        ; 151     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[4]                                        ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[5]                                        ; 153     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[8]                                        ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGAControler:inst|REGX:inst1|data[9]                                        ; 138     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst37|RisingEdge:inst36|in_signal_prev      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|pCD:inst26|Z1~3                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst22|inst2~0                              ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|pCD:inst38|Z1~0                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst51|inst14~1                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|REGX:inst40|data[0]                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst52|inst29~1                              ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst42|Y[5]~17                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst30|inst28~8                             ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst23|inst2~1                              ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst3|inst2~1                               ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletGoodBoy:inst12|inst2~0                              ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[5]~13                                       ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[4]~16                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[3]~22                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[2]~19                                       ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[7]~7                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[6]~4                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[8]~10                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[0]~28                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst24|Y[1]~25                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst42|Y[1]~5                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst42|Y[2]~8                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst42|Y[3]~11                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst42|Y[4]~14                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst37|inst14~1                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst50|inst14~0                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|BulletBadBoy:inst49|inst14~0                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst64|Y[2]~16                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[0]~29                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[2]~26                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[1]~23                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[3]~20                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[4]~11                                       ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[5]~14                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[6]~17                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[7]~5                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst63|Y[8]~8                                        ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst64|Y[5]~4                                        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gameScreen:inst68|MP5X:inst64|Y[4]~10                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; map:inst9|REGX:inst143|data[0]                                              ; 327     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; map:inst9|starModule:inst11|randomNumberGenerator:inst25|REGX:inst1|data[0] ; 300     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst49                                                                      ; 620     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; map:inst9|REGX:inst143|data[0]                                              ; 327     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; map:inst9|starModule:inst11|randomNumberGenerator:inst25|REGX:inst1|data[0] ; 300     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[7]                                         ; 224     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[8]                                         ; 224     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[3]                                         ; 223     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[6]                                         ; 222     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[4]                                         ; 222     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[9]                                         ; 221     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[5]                                         ; 220     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[2]                                         ; 216     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[1]                                         ; 210     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst|data[0]                                         ; 202     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[5]                                        ; 153     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[4]                                        ; 152     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[3]                                        ; 151     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[2]                                        ; 147     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[1]                                        ; 146     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[6]                                        ; 145     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[7]                                        ; 143     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[0]                                        ; 140     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[8]                                        ; 139     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGAControler:inst|REGX:inst1|data[9]                                        ; 138     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[4]~11                                       ; 84      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[4]~16                                       ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[5]~14                                       ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|BulletGoodBoy:inst30|inst28~8                             ; 63      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|BulletBadBoy:inst52|inst29~1                              ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[7]~5                                        ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; REGX:inst60|data[0]                                                         ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[5]~13                                       ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[7]~7                                        ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[0]~28                                       ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[2]~19                                       ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[0]~29                                       ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[6]~4                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[6]~17                                       ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[3]~22                                       ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[8]~8                                        ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[1]~25                                       ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[3]~20                                       ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst24|Y[8]~10                                       ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|REGX:inst40|data[0]                                       ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[1]~23                                       ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst64|Y[4]~10                                       ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst63|Y[2]~26                                       ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                        ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|MP5X:inst42|Y[4]~14                                       ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|BulletGoodBoy:inst22|inst2~0                              ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gameScreen:inst68|BulletGoodBoy:inst30|inst1                                ; 40      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jan 31 12:32:21 2019
Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off Player1_good -c Player1_good
Info (119006): Selected device EP3C16F484C6 for design "Player1_good"
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Player1_good.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308033): (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 30 combinational loops related to this rule.
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst63|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst60|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst69|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst75|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst72|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst78|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst90|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst81|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst93|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst84|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst96|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst87|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst22|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst13|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst8|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst19|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst11|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst28|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst31|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst25|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst34|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst46|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst40|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst52|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst37|inst8"
    Critical Warning (308012): Node  "map:inst9|starModule:inst43|inst15"
    Critical Warning (308012): Node  "map:inst9|starModule:inst49|inst15"
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 31 node(s) related to this rule.
    Critical Warning (308012): Node  "inst49"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst63|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst60|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst69|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst75|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst72|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst78|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst90|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst81|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst93|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst84|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst96|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst87|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst22|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst13|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst8|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst19|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst11|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst28|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst31|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst25|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst34|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst46|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst40|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst52|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst37|MP2X:inst36|Y[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst43|MP2X:inst36|Y[0]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 300 node(s) related to this rule.
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[8]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[1]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[2]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[3]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[4]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[5]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[6]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[7]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst66|REGX:inst4|data[9]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[8]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[1]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[2]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[3]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[4]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[5]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[6]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[7]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst57|REGX:inst4|data[9]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[8]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[0]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[1]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[2]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[3]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[4]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[5]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[6]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[7]"
    Critical Warning (308012): Node  "map:inst9|starModule:inst55|REGX:inst4|data[9]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 9 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "keyBoardInterface:inst25|inst25"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst13|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst12|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst11|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst10|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst9|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst8|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst7|inst"
    Critical Warning (308012): Node  "keyBoardInterface:inst25|REG1_SR_CL:inst14|inst"
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 30 node(s) related to this rule.
    Warning (308010): Node  "map:inst9|starModule:inst66|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst57|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst55|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst63|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst60|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst69|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst75|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst72|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst78|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst90|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst81|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst93|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst84|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst96|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst87|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst22|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst13|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst8|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst19|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst11|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst28|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst31|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst25|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst34|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst46|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst40|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst52|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst37|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst43|MP2X:inst36|Y[0]"
    Warning (308010): Node  "map:inst9|starModule:inst49|MP2X:inst36|Y[0]"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule.
    Warning (308010): Node  "CLK"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 66 node(s) with highest fan-out.
    Info (308011): Node  "REGX:inst60|data[0]"
    Info (308011): Node  "gameScreen:inst68|BulletGoodBoy:inst30|inst1"
    Info (308011): Node  "inst49"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[7]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[9]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[0]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[1]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[2]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[3]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[4]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[5]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[6]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[7]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[8]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[6]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[0]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[1]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[2]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[3]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[4]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[5]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[8]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[9]"
    Info (308011): Node  "gameScreen:inst68|BulletBadBoy:inst37|RisingEdge:inst36|in_signal_prev"
    Info (308011): Node  "gameScreen:inst68|pCD:inst26|Z1~3"
    Info (308011): Node  "gameScreen:inst68|BulletGoodBoy:inst22|inst2~0"
    Info (308011): Node  "gameScreen:inst68|pCD:inst38|Z1~0"
    Info (308011): Node  "gameScreen:inst68|BulletBadBoy:inst51|inst14~1"
    Info (308011): Node  "gameScreen:inst68|REGX:inst40|data[0]"
    Info (308011): Node  "~GND"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "inst49"
    Info (308011): Node  "map:inst9|REGX:inst143|data[0]"
    Info (308011): Node  "map:inst9|starModule:inst11|randomNumberGenerator:inst25|REGX:inst1|data[0]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[7]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[8]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[3]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[6]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[4]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[9]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[5]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[2]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[1]"
    Info (308011): Node  "VGAControler:inst|REGX:inst|data[0]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[5]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[4]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[3]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[2]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[1]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[6]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[7]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[0]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[8]"
    Info (308011): Node  "VGAControler:inst|REGX:inst1|data[9]"
    Info (308011): Node  "gameScreen:inst68|MP5X:inst63|Y[4]~11"
    Info (308011): Node  "gameScreen:inst68|MP5X:inst24|Y[4]~16"
    Info (308011): Node  "gameScreen:inst68|MP5X:inst63|Y[5]~14"
    Info (308011): Node  "gameScreen:inst68|BulletGoodBoy:inst30|inst28~8"
    Info (308011): Node  "gameScreen:inst68|BulletBadBoy:inst52|inst29~1"
    Info (308011): Node  "gameScreen:inst68|MP5X:inst63|Y[7]~5"
    Info (308011): Node  "REGX:inst60|data[0]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308006): Design Assistant information: finished post-synthesis analysis of current design -- generated 116 information messages and 401 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 4673 megabytes
    Info: Processing ended: Thu Jan 31 12:32:23 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


