

================================================================
== Synthesis Summary Report of 'feedforward'
================================================================
+ General Information: 
    * Date:           Fri Jun 13 14:38:49 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        bnn_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                  Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                  & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ feedforward                             |     -|  0.11|     3270|  3.270e+04|         -|     3271|     -|        no|  14 (5%)|   -|  681 (~0%)|  5765 (10%)|    -|
    | + feedforward_Pipeline_VITIS_LOOP_92_1   |     -|  2.39|      786|  7.860e+03|         -|      786|     -|        no|        -|   -|   24 (~0%)|   123 (~0%)|    -|
    |  o VITIS_LOOP_92_1                       |     -|  7.30|      784|  7.840e+03|         2|        1|   784|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_48_1   |     -|  0.37|      786|  7.860e+03|         -|      786|     -|        no|        -|   -|   24 (~0%)|   2796 (5%)|    -|
    |  o VITIS_LOOP_48_1                       |     -|  7.30|      784|  7.840e+03|         2|        1|   784|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_103_2  |     -|  1.49|      395|  3.950e+03|         -|      395|     -|        no|        -|   -|  115 (~0%)|   142 (~0%)|    -|
    |  o VITIS_LOOP_103_2                      |     -|  7.30|      393|  3.930e+03|         3|        1|   392|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_110_3  |     -|  0.11|      786|  7.860e+03|         -|      786|     -|        no|        -|   -|   25 (~0%)|   144 (~0%)|    -|
    |  o VITIS_LOOP_110_3                      |     -|  7.30|      784|  7.840e+03|         2|        1|   784|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_48_11  |     -|  1.48|      130|  1.300e+03|         -|      130|     -|        no|        -|   -|   19 (~0%)|    779 (1%)|    -|
    |  o VITIS_LOOP_48_1                       |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_122_4  |     -|  1.49|       35|    350.000|         -|       35|     -|        no|        -|   -|  181 (~0%)|   209 (~0%)|    -|
    |  o VITIS_LOOP_122_4                      |     -|  7.30|       33|    330.000|         3|        1|    32|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_129_5  |     -|  2.21|      131|  1.310e+03|         -|      131|     -|        no|        -|   -|   57 (~0%)|   135 (~0%)|    -|
    |  o VITIS_LOOP_129_5                      |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_48_12  |     -|  2.25|       66|    660.000|         -|       66|     -|        no|        -|   -|   18 (~0%)|   379 (~0%)|    -|
    |  o VITIS_LOOP_48_1                       |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_139_6  |     -|  1.49|       67|    670.000|         -|       67|     -|        no|        -|   -|   56 (~0%)|   106 (~0%)|    -|
    |  o VITIS_LOOP_139_6                      |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|   -|          -|           -|    -|
    | + feedforward_Pipeline_VITIS_LOOP_148_7  |     -|  1.04|       67|    670.000|         -|       67|     -|        no|        -|   -|   38 (~0%)|   186 (~0%)|    -|
    |  o VITIS_LOOP_148_7                      |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|   -|          -|           -|    -|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface     | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_stream  | in        | both          | 32    | 8     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| output_stream | out       | both          | 32    | 8     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------------------------------------------------+
| Argument      | Direction | Datatype                                               |
+---------------+-----------+--------------------------------------------------------+
| input_stream  | in        | stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>& |
| output_stream | out       | stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>& |
+---------------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| input_stream  | input_stream  | interface |
| output_stream | output_stream | interface |
+---------------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+--------------+-----------+--------------------------+---------+
| Name                                     | DSP | Pragma | Variable     | Op        | Impl                     | Latency |
+------------------------------------------+-----+--------+--------------+-----------+--------------------------+---------+
| + feedforward                            | 0   |        |              |           |                          |         |
|  + feedforward_Pipeline_VITIS_LOOP_92_1  | 0   |        |              |           |                          |         |
|    icmp_ln92_fu_1661_p2                  |     |        | icmp_ln92    | seteq     | auto                     | 0       |
|    add_ln92_fu_1667_p2                   |     |        | add_ln92     | add       | fabric                   | 0       |
|    icmp_ln40_fu_1688_p2                  |     |        | icmp_ln40    | setgt     | auto                     | 0       |
|    select_ln96_fu_1694_p3                |     |        | select_ln96  | select    | auto_sel                 | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_48_1  | 0   |        |              |           |                          |         |
|    icmp_ln48_fu_1730_p2                  |     |        | icmp_ln48    | seteq     | auto                     | 0       |
|    add_ln48_fu_1736_p2                   |     |        | add_ln48     | add       | fabric                   | 0       |
|    sparsemux_1569_10_6_1_1_U9            |     |        | b            | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln20_fu_4904_p2                  |     |        | icmp_ln20    | seteq     | auto                     | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_103_2 | 0   |        |              |           |                          |         |
|    icmp_ln103_fu_82_p2                   |     |        | icmp_ln103   | setlt     | auto                     | 0       |
|    add_ln106_fu_120_p2                   |     |        | add_ln106    | add       | fabric                   | 0       |
|    add_ln106_1_fu_132_p2                 |     |        | add_ln106_1  | add       | fabric                   | 0       |
|    add_ln103_fu_104_p2                   |     |        | add_ln103    | add       | fabric                   | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_110_3 | 0   |        |              |           |                          |         |
|    icmp_ln110_fu_1651_p2                 |     |        | icmp_ln110   | seteq     | auto                     | 0       |
|    add_ln110_fu_1657_p2                  |     |        | add_ln110    | add       | fabric                   | 0       |
|    x_fu_1688_p3                          |     |        | x            | select    | auto_sel                 | 0       |
|    icmp_ln40_fu_1695_p2                  |     |        | icmp_ln40    | setgt     | auto                     | 0       |
|    select_ln113_fu_1701_p3               |     |        | select_ln113 | select    | auto_sel                 | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_48_11 | 0   |        |              |           |                          |         |
|    icmp_ln48_fu_380_p2                   |     |        | icmp_ln48    | seteq     | auto                     | 0       |
|    add_ln48_fu_386_p2                    |     |        | add_ln48     | add       | fabric                   | 0       |
|    sparsemux_257_7_7_1_1_U19             |     |        | b            | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln20_fu_934_p2                   |     |        | icmp_ln20    | seteq     | auto                     | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_122_4 | 0   |        |              |           |                          |         |
|    add_ln125_fu_166_p2                   |     |        | add_ln125    | add       | fabric                   | 0       |
|    add_ln125_1_fu_178_p2                 |     |        | add_ln125_1  | add       | fabric                   | 0       |
|    add_ln125_2_fu_190_p2                 |     |        | add_ln125_2  | add       | fabric                   | 0       |
|    add_ln125_3_fu_202_p2                 |     |        | add_ln125_3  | add       | fabric                   | 0       |
|    add_ln122_fu_150_p2                   |     |        | add_ln122    | add       | fabric                   | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_129_5 | 0   |        |              |           |                          |         |
|    icmp_ln129_fu_387_p2                  |     |        | icmp_ln129   | seteq     | auto                     | 0       |
|    add_ln129_fu_393_p2                   |     |        | add_ln129    | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_U30              |     |        | x_2          | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln40_fu_453_p2                   |     |        | icmp_ln40    | setgt     | auto                     | 0       |
|    select_ln132_fu_458_p3                |     |        | select_ln132 | select    | auto_sel                 | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_48_12 | 0   |        |              |           |                          |         |
|    icmp_ln48_fu_303_p2                   |     |        | icmp_ln48    | seteq     | auto                     | 0       |
|    add_ln48_fu_309_p2                    |     |        | add_ln48     | add       | fabric                   | 0       |
|    sparsemux_129_6_8_1_1_U37             |     |        | b            | sparsemux | compactencoding_dontcare | 0       |
|    icmp_ln20_fu_587_p2                   |     |        | icmp_ln20    | seteq     | auto                     | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_139_6 | 0   |        |              |           |                          |         |
|    icmp_ln139_fu_59_p2                   |     |        | icmp_ln139   | seteq     | auto                     | 0       |
|    add_ln139_fu_65_p2                    |     |        | add_ln139    | add       | fabric                   | 0       |
|    add_ln142_fu_86_p2                    |     |        | add_ln142    | add       | fabric                   | 0       |
|  + feedforward_Pipeline_VITIS_LOOP_148_7 | 0   |        |              |           |                          |         |
|    icmp_ln148_fu_131_p2                  |     |        | icmp_ln148   | seteq     | auto                     | 0       |
|    add_ln148_fu_137_p2                   |     |        | add_ln148    | add       | fabric                   | 0       |
|    icmp_ln152_fu_179_p2                  |     |        | icmp_ln152   | setne     | auto                     | 0       |
|    add_ln152_fu_185_p2                   |     |        | add_ln152    | add       | fabric                   | 0       |
|    select_ln152_fu_191_p3                |     |        | select_ln152 | select    | auto_sel                 | 0       |
|    temp_data_fu_199_p3                   |     |        | temp_data    | select    | auto_sel                 | 0       |
|    temp_last_fu_148_p2                   |     |        | temp_last    | seteq     | auto                     | 0       |
+------------------------------------------+-----+--------+--------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+
| Name                     | Usage        | Type      | BRAM | URAM | Pragma | Variable             | Impl | Latency | Bitwidth, Depth, |
|                          |              |           |      |      |        |                      |      |         | Banks            |
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+
| + feedforward            |              |           | 14   | 0    |        |                      |      |         |                  |
|   control_s_axi_U        | interface    | s_axilite |      |      |        |                      |      |         |                  |
|   layer1_activations_U   | ram_2p array |           | 2    |      |        | layer1_activations   | auto | 1       | 32, 392, 1       |
|   layer1_activations_2_U | ram_2p array |           | 2    |      |        | layer1_activations_2 | auto | 1       | 32, 392, 1       |
|   layer2_activations_U   | ram_2p array |           | 2    |      |        | layer2_activations   | auto | 1       | 32, 32, 1        |
|   layer2_activations_4_U | ram_2p array |           | 2    |      |        | layer2_activations_4 | auto | 1       | 32, 32, 1        |
|   layer2_activations_5_U | ram_2p array |           | 2    |      |        | layer2_activations_5 | auto | 1       | 32, 32, 1        |
|   layer2_activations_6_U | ram_2p array |           | 2    |      |        | layer2_activations_6 | auto | 1       | 32, 32, 1        |
|   layer3_activations_U   | ram_2p array |           | 2    |      |        | layer3_activations   | auto | 1       | 32, 64, 1        |
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+------------------------------------------+
| Type            | Options                              | Location                                 |
+-----------------+--------------------------------------+------------------------------------------+
| loop_tripcount  | min=1 max=784                        | bnn.cpp:49 in matmul_xnor                |
| pipeline        | II=1                                 | bnn.cpp:50 in matmul_xnor                |
| loop_tripcount  | min=1 max=128                        | bnn.cpp:53 in matmul_xnor                |
| unroll          | factor=2                             | bnn.cpp:54 in matmul_xnor                |
| interface       | axis port=input_stream               | bnn.cpp:70 in feedforward, input_stream  |
| interface       | axis port=output_stream              | bnn.cpp:71 in feedforward, output_stream |
| interface       | s_axilite port=return bundle=control | bnn.cpp:72 in feedforward, return        |
| array_partition | variable=W1 complete dim=2           | bnn.cpp:74 in feedforward, W1            |
| array_partition | variable=W2 complete dim=2           | bnn.cpp:75 in feedforward, W2            |
| array_partition | variable=W3 complete dim=2           | bnn.cpp:76 in feedforward, W3            |
| array_partition | variable=X0_input complete dim=1     | bnn.cpp:79 in feedforward, X0_input      |
| array_partition | variable=layer1_quant complete dim=1 | bnn.cpp:88 in feedforward, layer1_quant  |
| array_partition | variable=layer2_quant complete dim=1 | bnn.cpp:89 in feedforward, layer2_quant  |
| pipeline        |                                      | bnn.cpp:94 in feedforward                |
| unroll          | factor=2                             | bnn.cpp:105 in feedforward               |
| pipeline        |                                      | bnn.cpp:112 in feedforward               |
| unroll          | factor=4                             | bnn.cpp:124 in feedforward               |
| pipeline        |                                      | bnn.cpp:131 in feedforward               |
| pipeline        |                                      | bnn.cpp:141 in feedforward               |
| pipeline        |                                      | bnn.cpp:150 in feedforward               |
+-----------------+--------------------------------------+------------------------------------------+


