==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fc_snn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fc_snn_top.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (fc_snn_top.cpp:60) in function 'fc_snn_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fc_snn_top.cpp:36) in function 'fc_snn_top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fc_snn_top.cpp:50) in function 'fc_snn_top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (fc_snn_top.cpp:71) in function 'fc_snn_top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (fc_snn_top.cpp:81) in function 'fc_snn_top' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'W_FC.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'v_mem.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (fc_snn_top.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fc_snn_top.cpp:70:17) to (fc_snn_top.cpp:60:35) in function 'fc_snn_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fc_snn_top.cpp:83:2) to (fc_snn_top.cpp:43:34) in function 'fc_snn_top'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fc_snn_top.cpp:43:19) in function 'fc_snn_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 174.730 ; gain = 82.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc_snn_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_snn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.44 seconds; current allocated memory: 113.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 114.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_snn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/n_steps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_snn_top/clear_state' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc_snn_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'v_mem_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'v_mem_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n_steps' and 'clear_state' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_snn_top'.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 115.892 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.17 MHz
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_snn_top_W_FC_V_9_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 182.449 ; gain = 89.750
INFO: [VHDL 208-304] Generating VHDL RTL for fc_snn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fc_snn_top.
INFO: [HLS 200-112] Total elapsed time: 74.538 seconds; peak allocated memory: 115.892 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
