{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730815200625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730815200626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 22:00:00 2024 " "Processing started: Tue Nov  5 22:00:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730815200626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730815200626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off intermediate_VM -c intermediate_VM " "Command: quartus_map --read_settings_files=on --write_settings_files=off intermediate_VM -c intermediate_VM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730815200626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730815200930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730815200930 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\\\|\";  expecting \")\" intermediate_VM.v(60) " "Verilog HDL syntax error at intermediate_VM.v(60) near text: \"\\\|\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/intermediate_VM.v" "" { Text "D:/FPGA/Lab3/Vending Machine in Lecture Slide/RTL/intermediate_VM.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730815209737 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\\\|\";  expecting \";\" intermediate_VM.v(60) " "Verilog HDL syntax error at intermediate_VM.v(60) near text: \"\\\|\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/intermediate_VM.v" "" { Text "D:/FPGA/Lab3/Vending Machine in Lecture Slide/RTL/intermediate_VM.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730815209737 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "intermediate_VM intermediate_VM.v(1) " "Ignored design unit \"intermediate_VM\" at intermediate_VM.v(1) due to previous errors" {  } { { "../RTL/intermediate_VM.v" "" { Text "D:/FPGA/Lab3/Vending Machine in Lecture Slide/RTL/intermediate_VM.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1730815209737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab3/vending machine in lecture slide/rtl/intermediate_vm.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/lab3/vending machine in lecture slide/rtl/intermediate_vm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730815209738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/lab3/vending machine in lecture slide/sim/tb_intermediate_vm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/lab3/vending machine in lecture slide/sim/tb_intermediate_vm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_intermediate_VM " "Found entity 1: tb_intermediate_VM" {  } { { "../Sim/tb_intermediate_VM.v" "" { Text "D:/FPGA/Lab3/Vending Machine in Lecture Slide/Sim/tb_intermediate_VM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730815209739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730815209739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730815209812 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  5 22:00:09 2024 " "Processing ended: Tue Nov  5 22:00:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730815209812 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730815209812 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730815209812 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730815209812 ""}
