** Warning: (vlib-34) Library already exists at "top".
Errors: 0, Warnings: 1
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 09:15:59 on Aug 24,2024
vlog -work top "+define+COCOTB_SIM" -sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/buffer.sv /home/cj323/bert3-hdl-prj/rtl/blk_mem_gen_0.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/matrix_fifo.sv /home/cj323/bert3-hdl-prj/rtl/matrix_unflatten.sv /home/cj323/bert3-hdl-prj/rtl/single_element_repeat.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/bram_cast.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_head.sv /home/cj323/bert3-hdl-prj/rtl/matrix_stream_transpose.sv /home/cj323/bert3-hdl-prj/rtl/fixed_vector_mult.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/unpacked_register_slice.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_self_gqa_group.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_hardshrink.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softermax.sv /home/cj323/bert3-hdl-prj/rtl/simple_matmul.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_repeat_circular_buffer.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/binary_activation_binary_linear.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_isqrt.sv /home/cj323/bert3-hdl-prj/rtl/wrap_data.sv /home/cj323/bert3-hdl-prj/rtl/fixed_mac.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softplus.sv /home/cj323/bert3-hdl-prj/rtl/fixed_activation_binary_linear.sv /home/cj323/bert3-hdl-prj/rtl/self_attention_head_scatter.sv /home/cj323/bert3-hdl-prj/rtl/batch_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/fixed_hardswish.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/softermax_lpw_pow2.sv /home/cj323/bert3-hdl-prj/rtl/floor_round.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder.sv /home/cj323/bert3-hdl-prj/rtl/fixed_linear.sv /home/cj323/bert3-hdl-prj/rtl/signed_clamp.sv /home/cj323/bert3-hdl-prj/rtl/simple_dual_port_ram.sv /home/cj323/bert3-hdl-prj/rtl/matrix_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_gelu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder_tree.sv /home/cj323/bert3-hdl-prj/rtl/comparator_tree.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softsign.sv /home/cj323/bert3-hdl-prj/rtl/channel_selection.sv /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv /home/cj323/bert3-hdl-prj/rtl/fixed_round.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/split2.sv /home/cj323/bert3-hdl-prj/rtl/bram2hs_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_rounding.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_1d.sv /home/cj323/bert3-hdl-prj/rtl/fixed_sigmoid.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/register_slice.sv /home/cj323/bert3-hdl-prj/rtl/comparator_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_elu.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_skid_buffer.sv /home/cj323/bert3-hdl-prj/rtl/fixed_matmul_core.sv /home/cj323/bert3-hdl-prj/rtl/split_n.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_silu.sv /home/cj323/bert3-hdl-prj/rtl/gelu_lut.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/group_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_2d.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_unsigned_cast.sv /home/cj323/bert3-hdl-prj/rtl/self_attention_head_gather.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_range_augmentation.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder_tree_layer.sv /home/cj323/bert3-hdl-prj/rtl/convert_parallelism.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/integer_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_register_slice_quick.sv /home/cj323/bert3-hdl-prj/rtl/fixed_tanh.sv /home/cj323/bert3-hdl-prj/rtl/fixed_signed_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softmax.sv /home/cj323/bert3-hdl-prj/rtl/test_chain_matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_logsigmoid.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softshrink.sv /home/cj323/bert3-hdl-prj/rtl/fixed_leaky_relu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_lut_index.sv /home/cj323/bert3-hdl-prj/rtl/join_n.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/hs2bram_cast.sv /home/cj323/bert3-hdl-prj/rtl/softermax_global_norm.sv /home/cj323/bert3-hdl-prj/rtl/test_tb.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/softermax_lpw_reciprocal.sv /home/cj323/bert3-hdl-prj/rtl/fixed_cast.sv /home/cj323/bert3-hdl-prj/rtl/top.sv /home/cj323/bert3-hdl-prj/rtl/fixed_relu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/mux.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_selu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/matrix_flatten.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv /home/cj323/bert3-hdl-prj/rtl/find_first_arbiter.sv /home/cj323/bert3-hdl-prj/rtl/fixed_mult.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv /home/cj323/bert3-hdl-prj/rtl/skid_buffer.sv /home/cj323/bert3-hdl-prj/rtl/transpose.sv /home/cj323/bert3-hdl-prj/rtl/fixed_nr_stage.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/cut_data.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/lut.sv /home/cj323/bert3-hdl-prj/rtl/fixed_dot_product.sv /home/cj323/bert3-hdl-prj/rtl/fixed_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/rms_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/fifo.sv /home/cj323/bert3-hdl-prj/rtl/softermax_local_window.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv /home/cj323/bert3-hdl-prj/rtl/fixed_range_reduction.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/unpacked_fifo.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/df_split.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/norm.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/join2.sv /home/cj323/bert3-hdl-prj/rtl/input_buffer.sv /home/cj323/bert3-hdl-prj/rtl/repeat_circular_buffer.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_rom.dat 
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_bias_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/buffer.sv(57): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_rom.dat(1): near "800": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_bias_rom.dat(1): near "8000000": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/matmul.sv(67): (vlog-13314) Defaulting port 'a_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/matmul.sv(72): (vlog-13314) Defaulting port 'b_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/matrix_fifo.sv(18): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_rom.dat(1): near "8": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_head.sv(25): (vlog-13314) Defaulting port 'query' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_head.sv(29): (vlog-13314) Defaulting port 'key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_head.sv(33): (vlog-13314) Defaulting port 'value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/matrix_stream_transpose.sv(30): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_vector_mult.sv(17): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_vector_mult.sv(22): (vlog-13314) Defaulting port 'weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat(2): near "f800080000f80008f80000000808f8": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f800080000f808f8000000f80000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat(3): near "800080000": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_rom.dat(1): near "80000": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat(2): near "f80000f80000000000000008f8000800": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8f80000000008000000000000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat(10): near "module": syntax error, unexpected module.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat(3): (vlog-13205) Syntax error found in the scope following 'f80000f8000000f8000008f80000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_hardshrink.sv(23): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softermax.sv(28): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/simple_matmul.sv(38): (vlog-13314) Defaulting port 'x_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/simple_matmul.sv(43): (vlog-13314) Defaulting port 'y_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/unpacked_repeat_circular_buffer.sv(18): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat(1): (vlog-13008) Unsized literal value 80000000000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd80000000000) or reduce the literal value to fit in 32 bits.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat(1): near "80000000000": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_rom.dat(2): near "0": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8f800f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/wrap_data.sv(10): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/wrap_data.sv(13): (vlog-13314) Defaulting port 'wrap_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softplus.sv(23): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/batch_norm_2d.sv(35): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_hardswish.sv(23): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat(2): near "8": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f808f800f80000f80800f808080000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_adder.sv(39): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_adder.sv(43): (vlog-13314) Defaulting port 'data_in_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_linear.sv(65): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_linear.sv(70): (vlog-13314) Defaulting port 'weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_linear.sv(75): (vlog-13314) Defaulting port 'bias' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/matrix_accumulator.sv(19): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_gelu.sv(30): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_adder_tree.sv(14): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/comparator_tree.sv(19): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softsign.sv(30): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv(75): (vlog-13314) Defaulting port 'q_act_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv(80): (vlog-13314) Defaulting port 'q_weight_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv(88): (vlog-13314) Defaulting port 'k_transposed_act_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv(93): (vlog-13314) Defaulting port 'v_act_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat(2): near "f80008": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8000800'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat(4): near "module": syntax error, unexpected module.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat(3): (vlog-13205) Syntax error found in the scope following 'f8000000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_bias_rom.dat(1): near "80000": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_1d.sv(28): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_sigmoid.sv(26): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_rom.dat(1): near "8": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_elu.sv(27): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/unpacked_skid_buffer.sv(8): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_rom.dat(1): (vlog-13008) Unsized literal value 80000000808000000080008080000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd80000000808000000080008080000) or reduce the literal value to fit in 32 bits.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_rom.dat(1): near "80000000808000000080008080000": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_silu.sv(26): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/gelu_lut.sv(3): near ".": syntax error, unexpected '.', expecting IDENTIFIER or DISCIPLINE_IDENTIFIER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/group_norm_2d.sv(36): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat(2): near "f800f800f8080000000000f808f800": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f808f808f80000080000000000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat(3): near "8080000": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_2d.sv(28): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_rom.dat(1): near "8080000": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/self_attention_head_gather.sv(18): (vlog-13314) Defaulting port 'split_head_out' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/convert_parallelism.sv(10): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_bias_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/integer_cast.sv(9): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_rom.dat(1): near "8": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_tanh.sv(25): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softmax.sv(32): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softmax.sv(308): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/test_chain_matmul.sv(38): (vlog-13314) Defaulting port 'a_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/test_chain_matmul.sv(43): (vlog-13314) Defaulting port 'b_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/test_chain_matmul.sv(48): (vlog-13314) Defaulting port 'c_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_bias_rom.dat(1): near "8": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_logsigmoid.sv(26): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_softshrink.sv(26): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_leaky_relu.sv(29): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_rom.dat(1): near "800": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/hs2bram_cast.sv(16): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/softermax_global_norm.sv(31): (vlog-13314) Defaulting port 'in_values' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat(2): near "8": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f80000080000080000000000000000'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/softermax_lpw_reciprocal.sv(174): (vlog-2244) Variable 'step' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_cast.sv(9): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_relu.sv(24): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/mux.sv(13): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_rom.dat(1): near "800": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_rom.dat(2): near "8000000": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8080000'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_selu.sv(29): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat(2): near "f80008": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f800f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat(16): near "module": syntax error, unexpected module.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat(3): (vlog-13205) Syntax error found in the scope following 'f8f800'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(40): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(45): (vlog-13314) Defaulting port 'weight_query' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(50): (vlog-13314) Defaulting port 'bias_query' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(55): (vlog-13314) Defaulting port 'weight_key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(60): (vlog-13314) Defaulting port 'bias_key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(65): (vlog-13314) Defaulting port 'weight_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv(70): (vlog-13314) Defaulting port 'bias_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(100): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(105): (vlog-13314) Defaulting port 'query_weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(110): (vlog-13314) Defaulting port 'query_bias' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(115): (vlog-13314) Defaulting port 'key_weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(120): (vlog-13314) Defaulting port 'key_bias' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(125): (vlog-13314) Defaulting port 'value_weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv(130): (vlog-13314) Defaulting port 'value_bias' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/transpose.sv(13): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/cut_data.sv(10): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat(2): near "f8000000f800000000080800f8f8f8": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f800000000080008f80800f8f8f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat(3): near "800": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_dot_product.sv(17): (vlog-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_dot_product.sv(22): (vlog-13314) Defaulting port 'weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/rms_norm_2d.sv(36): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/rms_norm_2d.sv(40): (vlog-13314) Defaulting port 'weight_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/softermax_local_window.sv(30): (vlog-13314) Defaulting port 'in_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(37): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(42): (vlog-13314) Defaulting port 'weight_query' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(47): (vlog-13314) Defaulting port 'bias_query' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(52): (vlog-13314) Defaulting port 'weight_key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(57): (vlog-13314) Defaulting port 'bias_key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(62): (vlog-13314) Defaulting port 'weight_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv(67): (vlog-13314) Defaulting port 'bias_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat(2): near "8000000": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f80000080000000008f808f8f800f800'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_weight_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat(2): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat(2): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_bias_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/df_split.sv(40): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_bias_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Warning: /home/cj323/bert3-hdl-prj/rtl/norm.sv(98): (vlog-13314) Defaulting port 'data_in_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/cj323/bert3-hdl-prj/rtl/norm.sv(102): (vlog-13314) Defaulting port 'weight' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_weight_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_weight_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat(1): (vlog-13008) Unsized literal value 808080800000808 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd808080800000808) or reduce the literal value to fit in 32 bits.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat(1): near "808080800000808": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat(1): near "f8": syntax error, unexpected end of source code.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f8'. Is there a missing '::'?
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_bias_rom.dat(1): near "0": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_rom.dat(2): near "f8000008": syntax error, unexpected IDENTIFIER.
** Error: /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_rom.dat(1): (vlog-13205) Syntax error found in the scope following 'f80000f8'. Is there a missing '::'?
End time: 09:16:00 on Aug 24,2024, Elapsed time: 0:00:01
Errors: 91, Warnings: 91
INFO: Running command vlib top in directory /home/cj323/bert3-hdl-prj/test/mase_top_tb/sim_build
INFO: Running command vlog -work top +define+COCOTB_SIM -sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/buffer.sv /home/cj323/bert3-hdl-prj/rtl/blk_mem_gen_0.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/matrix_fifo.sv /home/cj323/bert3-hdl-prj/rtl/matrix_unflatten.sv /home/cj323/bert3-hdl-prj/rtl/single_element_repeat.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/bram_cast.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_head.sv /home/cj323/bert3-hdl-prj/rtl/matrix_stream_transpose.sv /home/cj323/bert3-hdl-prj/rtl/fixed_vector_mult.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/unpacked_register_slice.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_self_gqa_group.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_hardshrink.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softermax.sv /home/cj323/bert3-hdl-prj/rtl/simple_matmul.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_repeat_circular_buffer.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/binary_activation_binary_linear.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_isqrt.sv /home/cj323/bert3-hdl-prj/rtl/wrap_data.sv /home/cj323/bert3-hdl-prj/rtl/fixed_mac.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softplus.sv /home/cj323/bert3-hdl-prj/rtl/fixed_activation_binary_linear.sv /home/cj323/bert3-hdl-prj/rtl/self_attention_head_scatter.sv /home/cj323/bert3-hdl-prj/rtl/batch_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/fixed_hardswish.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/softermax_lpw_pow2.sv /home/cj323/bert3-hdl-prj/rtl/floor_round.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder.sv /home/cj323/bert3-hdl-prj/rtl/fixed_linear.sv /home/cj323/bert3-hdl-prj/rtl/signed_clamp.sv /home/cj323/bert3-hdl-prj/rtl/simple_dual_port_ram.sv /home/cj323/bert3-hdl-prj/rtl/matrix_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_gelu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder_tree.sv /home/cj323/bert3-hdl-prj/rtl/comparator_tree.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softsign.sv /home/cj323/bert3-hdl-prj/rtl/channel_selection.sv /home/cj323/bert3-hdl-prj/rtl/fixed_gqa_head.sv /home/cj323/bert3-hdl-prj/rtl/fixed_round.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/split2.sv /home/cj323/bert3-hdl-prj/rtl/bram2hs_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_rounding.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_1d.sv /home/cj323/bert3-hdl-prj/rtl/fixed_sigmoid.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/register_slice.sv /home/cj323/bert3-hdl-prj/rtl/comparator_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_elu.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_skid_buffer.sv /home/cj323/bert3-hdl-prj/rtl/fixed_matmul_core.sv /home/cj323/bert3-hdl-prj/rtl/split_n.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_silu.sv /home/cj323/bert3-hdl-prj/rtl/gelu_lut.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/group_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softermax_2d.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_unsigned_cast.sv /home/cj323/bert3-hdl-prj/rtl/self_attention_head_gather.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_range_augmentation.sv /home/cj323/bert3-hdl-prj/rtl/fixed_adder_tree_layer.sv /home/cj323/bert3-hdl-prj/rtl/convert_parallelism.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/integer_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/unpacked_register_slice_quick.sv /home/cj323/bert3-hdl-prj/rtl/fixed_tanh.sv /home/cj323/bert3-hdl-prj/rtl/fixed_signed_cast.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softmax.sv /home/cj323/bert3-hdl-prj/rtl/test_chain_matmul.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_logsigmoid.sv /home/cj323/bert3-hdl-prj/rtl/fixed_softshrink.sv /home/cj323/bert3-hdl-prj/rtl/fixed_leaky_relu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_lut_index.sv /home/cj323/bert3-hdl-prj/rtl/join_n.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/hs2bram_cast.sv /home/cj323/bert3-hdl-prj/rtl/softermax_global_norm.sv /home/cj323/bert3-hdl-prj/rtl/test_tb.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/softermax_lpw_reciprocal.sv /home/cj323/bert3-hdl-prj/rtl/fixed_cast.sv /home/cj323/bert3-hdl-prj/rtl/top.sv /home/cj323/bert3-hdl-prj/rtl/fixed_relu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/mux.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/fixed_selu.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_value_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/matrix_flatten.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention.sv /home/cj323/bert3-hdl-prj/rtl/find_first_arbiter.sv /home/cj323/bert3-hdl-prj/rtl/fixed_mult.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_single_precision_wrapper.sv /home/cj323/bert3-hdl-prj/rtl/skid_buffer.sv /home/cj323/bert3-hdl-prj/rtl/transpose.sv /home/cj323/bert3-hdl-prj/rtl/fixed_nr_stage.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_query_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/cut_data.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_intermediate_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/lut.sv /home/cj323/bert3-hdl-prj/rtl/fixed_dot_product.sv /home/cj323/bert3-hdl-prj/rtl/fixed_accumulator.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_output_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/rms_norm_2d.sv /home/cj323/bert3-hdl-prj/rtl/fifo.sv /home/cj323/bert3-hdl-prj/rtl/softermax_local_window.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_value_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/fixed_self_attention_input_block_batched.sv /home/cj323/bert3-hdl-prj/rtl/fixed_range_reduction.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_query_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/unpacked_fifo.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_attention_self_key_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/df_split.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/norm.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_output_dense_weight_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_intermediate_dense_weight_source.sv /home/cj323/bert3-hdl-prj/rtl/join2.sv /home/cj323/bert3-hdl-prj/rtl/input_buffer.sv /home/cj323/bert3-hdl-prj/rtl/repeat_circular_buffer.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_2_output_dense_bias_rom.dat /home/cj323/bert3-hdl-prj/rtl/encoder_layer_1_attention_self_key_bias_source.sv /home/cj323/bert3-hdl-prj/rtl/encoder_layer_0_attention_self_key_bias_rom.dat in directory /home/cj323/bert3-hdl-prj/test/mase_top_tb/sim_build
