verilog xil_defaultlib --include "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/c923" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_vga_core_0_0/sim/vcu_DT_blk_design_vga_core_0_0.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlconstant_0_0/sim/vcu_DT_blk_design_xlconstant_0_0.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_0_0/sim/vcu_DT_blk_design_xlslice_0_0.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_0_1/sim/vcu_DT_blk_design_xlslice_0_1.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_1_0/sim/vcu_DT_blk_design_xlslice_1_0.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_2_0/sim/vcu_DT_blk_design_xlslice_2_0.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0/vcu_DT_blk_design_clk_wiz_0_clk_wiz.v" \
"../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0/vcu_DT_blk_design_clk_wiz_0.v" \
"../../../bd/vcu_DT_blk_design/sim/vcu_DT_blk_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
