23:41:51 INFO  : Registering command handlers for SDK TCF services
23:41:52 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
23:41:55 INFO  : XSCT server has started successfully.
23:41:55 INFO  : Successfully done setting XSCT server connection channel  
23:41:56 INFO  : Successfully done setting SDK workspace  
23:41:56 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
23:47:44 INFO  : Registering command handlers for SDK TCF services
23:47:45 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
23:47:47 INFO  : XSCT server has started successfully.
23:47:47 INFO  : Successfully done setting XSCT server connection channel  
23:47:47 INFO  : Successfully done setting SDK workspace  
23:47:47 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
23:47:47 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
00:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:44 INFO  : 'jtag frequency' command is executed.
00:04:44 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:44 INFO  : Context for 'APU' is selected.
00:04:44 INFO  : System reset is completed.
00:04:47 INFO  : 'after 3000' command is executed.
00:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:50 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
00:04:50 INFO  : Context for 'APU' is selected.
00:04:50 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:50 INFO  : Context for 'APU' is selected.
00:04:50 INFO  : 'ps7_init' command is executed.
00:04:50 INFO  : 'ps7_post_config' command is executed.
00:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

00:04:50 INFO  : Disconnected from the channel tcfchan#1.
00:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:13 INFO  : 'fpga -state' command is executed.
00:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:13 INFO  : 'jtag frequency' command is executed.
00:06:13 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:13 INFO  : Context for 'APU' is selected.
00:06:13 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:13 INFO  : Context for 'APU' is selected.
00:06:13 INFO  : 'stop' command is executed.
00:06:13 INFO  : 'ps7_init' command is executed.
00:06:13 INFO  : 'ps7_post_config' command is executed.
00:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:14 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:14 INFO  : Memory regions updated for context APU
00:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:14 INFO  : 'con' command is executed.
00:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:14 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:06:55 INFO  : Disconnected from the channel tcfchan#2.
00:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:56 INFO  : 'fpga -state' command is executed.
00:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:56 INFO  : 'jtag frequency' command is executed.
00:06:56 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:56 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:57 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : 'stop' command is executed.
00:06:57 INFO  : 'ps7_init' command is executed.
00:06:57 INFO  : 'ps7_post_config' command is executed.
00:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:58 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:58 INFO  : Memory regions updated for context APU
00:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:58 INFO  : 'con' command is executed.
00:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:58 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:07:52 INFO  : 'fpga -state' command is executed.
00:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:53 INFO  : 'jtag frequency' command is executed.
00:07:53 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:53 INFO  : Context for 'APU' is selected.
00:07:53 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:53 INFO  : Context for 'APU' is selected.
00:07:53 INFO  : 'stop' command is executed.
00:07:53 INFO  : 'ps7_init' command is executed.
00:07:53 INFO  : 'ps7_post_config' command is executed.
00:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:53 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:53 INFO  : 'con' command is executed.
00:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:07:53 INFO  : Disconnected from the channel tcfchan#3.
00:10:27 WARN  : channel "tcfchan#3" closed
00:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:28 INFO  : 'fpga -state' command is executed.
00:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:10:28 INFO  : 'jtag frequency' command is executed.
00:10:28 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:28 INFO  : Context for 'APU' is selected.
00:10:28 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:28 INFO  : Context for 'APU' is selected.
00:10:28 INFO  : 'stop' command is executed.
00:10:28 INFO  : 'ps7_init' command is executed.
00:10:28 INFO  : 'ps7_post_config' command is executed.
00:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:28 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:28 INFO  : Memory regions updated for context APU
00:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:28 INFO  : 'con' command is executed.
00:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:28 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:14:52 INFO  : Disconnected from the channel tcfchan#4.
00:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:14:53 INFO  : 'fpga -state' command is executed.
00:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:53 INFO  : 'jtag frequency' command is executed.
00:14:53 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:53 INFO  : Context for 'APU' is selected.
00:14:54 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:54 INFO  : Context for 'APU' is selected.
00:14:54 INFO  : 'stop' command is executed.
00:14:54 INFO  : 'ps7_init' command is executed.
00:14:54 INFO  : 'ps7_post_config' command is executed.
00:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:54 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:54 INFO  : Memory regions updated for context APU
00:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:54 INFO  : 'con' command is executed.
00:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:14:54 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:15:02 INFO  : Disconnected from the channel tcfchan#5.
00:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:03 INFO  : 'fpga -state' command is executed.
00:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:03 INFO  : 'jtag frequency' command is executed.
00:15:03 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:03 INFO  : Context for 'APU' is selected.
00:15:04 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:04 INFO  : Context for 'APU' is selected.
00:15:04 INFO  : 'stop' command is executed.
00:15:04 INFO  : 'ps7_init' command is executed.
00:15:04 INFO  : 'ps7_post_config' command is executed.
00:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:05 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:05 INFO  : Memory regions updated for context APU
00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:05 INFO  : 'con' command is executed.
00:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:05 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:37 INFO  : 'fpga -state' command is executed.
00:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:37 INFO  : 'jtag frequency' command is executed.
00:15:37 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:37 INFO  : Context for 'APU' is selected.
00:15:37 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:37 INFO  : Context for 'APU' is selected.
00:15:37 INFO  : 'stop' command is executed.
00:15:37 INFO  : 'ps7_init' command is executed.
00:15:37 INFO  : 'ps7_post_config' command is executed.
00:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:37 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:37 INFO  : 'con' command is executed.
00:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:37 INFO  : Disconnected from the channel tcfchan#6.
00:30:10 INFO  : Inferring section assignments and sizes from elf file: /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
00:31:08 INFO  : Successfully generated /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/src/lscript.ld.
00:31:08 INFO  : Applying linker script to all configurations of project crypto_master.
00:31:08 INFO  : Setting rebuild state to true for all configurations of project crypto_master.
00:31:47 WARN  : channel "tcfchan#6" closed
00:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:48 INFO  : 'fpga -state' command is executed.
00:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:48 INFO  : 'jtag frequency' command is executed.
00:31:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:49 INFO  : Context for 'APU' is selected.
00:31:49 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:49 INFO  : Context for 'APU' is selected.
00:31:49 INFO  : 'stop' command is executed.
00:31:49 INFO  : 'ps7_init' command is executed.
00:31:49 INFO  : 'ps7_post_config' command is executed.
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:49 INFO  : Memory regions updated for context APU
00:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : 'con' command is executed.
00:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:49 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:32:30 INFO  : Disconnected from the channel tcfchan#7.
00:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:31 INFO  : 'fpga -state' command is executed.
00:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:31 INFO  : 'jtag frequency' command is executed.
00:32:31 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:31 INFO  : Context for 'APU' is selected.
00:32:32 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:32 INFO  : Context for 'APU' is selected.
00:32:32 INFO  : 'stop' command is executed.
00:32:33 INFO  : 'ps7_init' command is executed.
00:32:33 INFO  : 'ps7_post_config' command is executed.
00:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:33 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:33 INFO  : Memory regions updated for context APU
00:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:33 INFO  : 'con' command is executed.
00:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:33 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:33:06 INFO  : Disconnected from the channel tcfchan#8.
00:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:07 INFO  : 'fpga -state' command is executed.
00:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:07 INFO  : 'jtag frequency' command is executed.
00:33:07 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:07 INFO  : Context for 'APU' is selected.
00:33:09 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:09 INFO  : Context for 'APU' is selected.
00:33:09 INFO  : 'stop' command is executed.
00:33:09 INFO  : 'ps7_init' command is executed.
00:33:09 INFO  : 'ps7_post_config' command is executed.
00:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:09 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:09 INFO  : Memory regions updated for context APU
00:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:09 INFO  : 'con' command is executed.
00:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:09 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:34:27 INFO  : Inferring section assignments and sizes from elf file: /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
00:34:46 INFO  : Successfully generated /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/src/lscript.ld.
00:34:46 INFO  : Applying linker script to all configurations of project crypto_master.
00:34:46 INFO  : Setting rebuild state to true for all configurations of project crypto_master.
00:34:56 INFO  : Disconnected from the channel tcfchan#9.
00:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:57 INFO  : 'fpga -state' command is executed.
00:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:57 INFO  : 'jtag frequency' command is executed.
00:34:57 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:57 INFO  : Context for 'APU' is selected.
00:34:58 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:58 INFO  : Context for 'APU' is selected.
00:34:58 INFO  : 'stop' command is executed.
00:34:58 INFO  : 'ps7_init' command is executed.
00:34:58 INFO  : 'ps7_post_config' command is executed.
00:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:59 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:59 INFO  : Memory regions updated for context APU
00:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:59 INFO  : 'con' command is executed.
00:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:59 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:36:38 INFO  : Disconnected from the channel tcfchan#10.
00:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:39 INFO  : 'fpga -state' command is executed.
00:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:36:39 INFO  : 'jtag frequency' command is executed.
00:36:39 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:39 INFO  : Context for 'APU' is selected.
00:36:40 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:40 INFO  : Context for 'APU' is selected.
00:36:40 INFO  : 'stop' command is executed.
00:36:41 INFO  : 'ps7_init' command is executed.
00:36:41 INFO  : 'ps7_post_config' command is executed.
00:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:41 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:41 INFO  : Memory regions updated for context APU
00:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:41 INFO  : 'con' command is executed.
00:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:41 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:37:35 INFO  : Disconnected from the channel tcfchan#11.
00:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:37:36 INFO  : 'fpga -state' command is executed.
00:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:46 INFO  : 'jtag frequency' command is executed.
00:37:46 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:46 INFO  : Context for 'APU' is selected.
00:37:47 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:47 INFO  : Context for 'APU' is selected.
00:37:47 INFO  : 'stop' command is executed.
00:37:47 INFO  : 'ps7_init' command is executed.
00:37:47 INFO  : 'ps7_post_config' command is executed.
00:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:47 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:47 INFO  : Memory regions updated for context APU
00:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:47 INFO  : 'con' command is executed.
00:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:37:47 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:38:17 INFO  : Disconnected from the channel tcfchan#12.
00:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:38:18 INFO  : 'fpga -state' command is executed.
00:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:38:19 INFO  : 'jtag frequency' command is executed.
00:38:19 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:19 INFO  : Context for 'APU' is selected.
00:38:21 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:21 INFO  : Context for 'APU' is selected.
00:38:21 INFO  : 'stop' command is executed.
00:38:21 INFO  : 'ps7_init' command is executed.
00:38:21 INFO  : 'ps7_post_config' command is executed.
00:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:21 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:21 INFO  : Memory regions updated for context APU
00:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:21 INFO  : 'con' command is executed.
00:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:38:21 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:39:40 INFO  : Disconnected from the channel tcfchan#13.
00:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:39:42 INFO  : 'fpga -state' command is executed.
00:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:39:48 INFO  : 'jtag frequency' command is executed.
00:39:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:48 INFO  : Context for 'APU' is selected.
00:39:49 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:49 INFO  : Context for 'APU' is selected.
00:39:49 INFO  : 'stop' command is executed.
00:39:49 INFO  : 'ps7_init' command is executed.
00:39:49 INFO  : 'ps7_post_config' command is executed.
00:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:49 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:49 INFO  : Memory regions updated for context APU
00:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:49 INFO  : 'con' command is executed.
00:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:39:49 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:42:41 INFO  : Disconnected from the channel tcfchan#14.
00:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:42:42 INFO  : 'fpga -state' command is executed.
00:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:42:43 INFO  : 'jtag frequency' command is executed.
00:42:43 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:43 INFO  : Context for 'APU' is selected.
00:42:45 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:45 INFO  : Context for 'APU' is selected.
00:42:45 INFO  : 'stop' command is executed.
00:42:45 INFO  : 'ps7_init' command is executed.
00:42:45 INFO  : 'ps7_post_config' command is executed.
00:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:45 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:45 INFO  : Memory regions updated for context APU
00:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:45 INFO  : 'con' command is executed.
00:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:45 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:44:00 INFO  : Disconnected from the channel tcfchan#15.
00:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:44:01 INFO  : 'fpga -state' command is executed.
00:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:02 INFO  : 'jtag frequency' command is executed.
00:44:02 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:02 INFO  : Context for 'APU' is selected.
00:44:03 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:03 INFO  : Context for 'APU' is selected.
00:44:03 INFO  : 'stop' command is executed.
00:44:04 INFO  : 'ps7_init' command is executed.
00:44:04 INFO  : 'ps7_post_config' command is executed.
00:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:04 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:04 INFO  : Memory regions updated for context APU
00:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:04 INFO  : 'con' command is executed.
00:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:44:04 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:44:50 INFO  : Disconnected from the channel tcfchan#16.
00:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:44:51 INFO  : 'fpga -state' command is executed.
00:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:55 INFO  : 'jtag frequency' command is executed.
00:44:55 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:55 INFO  : Context for 'APU' is selected.
00:44:56 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:44:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:56 INFO  : Context for 'APU' is selected.
00:44:56 INFO  : 'stop' command is executed.
00:44:57 INFO  : 'ps7_init' command is executed.
00:44:57 INFO  : 'ps7_post_config' command is executed.
00:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:59 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
----------------End of Script----------------

00:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:31 INFO  : 'fpga -state' command is executed.
00:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:37 INFO  : 'jtag frequency' command is executed.
00:45:37 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:37 INFO  : Context for 'APU' is selected.
00:45:37 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:37 INFO  : Context for 'APU' is selected.
00:45:37 INFO  : 'stop' command is executed.
00:45:37 INFO  : 'ps7_init' command is executed.
00:45:37 INFO  : 'ps7_post_config' command is executed.
00:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:37 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:37 INFO  : Memory regions updated for context APU
00:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:37 INFO  : 'con' command is executed.
00:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:37 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:47:58 INFO  : Disconnected from the channel tcfchan#17.
00:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:47:59 INFO  : 'fpga -state' command is executed.
00:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:48:00 INFO  : 'jtag frequency' command is executed.
00:48:00 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:00 INFO  : Context for 'APU' is selected.
00:48:01 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:01 INFO  : Context for 'APU' is selected.
00:48:01 INFO  : 'stop' command is executed.
00:48:02 INFO  : 'ps7_init' command is executed.
00:48:02 INFO  : 'ps7_post_config' command is executed.
00:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:05 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
----------------End of Script----------------

00:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:49:26 INFO  : 'fpga -state' command is executed.
00:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:49:27 INFO  : 'jtag frequency' command is executed.
00:49:27 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:27 INFO  : Context for 'APU' is selected.
00:49:27 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:27 INFO  : Context for 'APU' is selected.
00:49:27 INFO  : 'stop' command is executed.
00:49:27 INFO  : 'ps7_init' command is executed.
00:49:27 INFO  : 'ps7_post_config' command is executed.
00:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:27 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:27 INFO  : Memory regions updated for context APU
00:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:28 INFO  : 'con' command is executed.
00:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:49:28 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
00:51:26 INFO  : Disconnected from the channel tcfchan#18.
00:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:27 INFO  : 'fpga -state' command is executed.
00:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:28 INFO  : 'jtag frequency' command is executed.
00:51:28 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:29 INFO  : Context for 'APU' is selected.
00:51:30 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:30 INFO  : Context for 'APU' is selected.
00:51:30 INFO  : 'stop' command is executed.
00:51:31 INFO  : 'ps7_init' command is executed.
00:51:31 INFO  : 'ps7_post_config' command is executed.
00:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:33 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
00:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
----------------End of Script----------------

00:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:53:29 INFO  : 'fpga -state' command is executed.
00:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:53:36 INFO  : 'jtag frequency' command is executed.
00:53:36 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:36 INFO  : Context for 'APU' is selected.
00:53:36 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
00:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:36 INFO  : Context for 'APU' is selected.
00:53:36 INFO  : 'stop' command is executed.
00:53:36 INFO  : 'ps7_init' command is executed.
00:53:36 INFO  : 'ps7_post_config' command is executed.
00:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:37 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:37 INFO  : Memory regions updated for context APU
00:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:37 INFO  : 'con' command is executed.
00:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:53:37 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:05:22 INFO  : Disconnected from the channel tcfchan#19.
01:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:05:40 INFO  : 'fpga -state' command is executed.
01:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:42 INFO  : 'jtag frequency' command is executed.
01:05:42 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:42 INFO  : Context for 'APU' is selected.
01:05:42 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:05:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:42 INFO  : Context for 'APU' is selected.
01:05:42 INFO  : 'stop' command is executed.
01:05:42 INFO  : 'ps7_init' command is executed.
01:05:42 INFO  : 'ps7_post_config' command is executed.
01:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:43 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:43 INFO  : Memory regions updated for context APU
01:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:43 INFO  : 'con' command is executed.
01:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:05:43 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:06:40 INFO  : Disconnected from the channel tcfchan#20.
01:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:06:41 INFO  : 'fpga -state' command is executed.
01:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:06:43 INFO  : 'jtag frequency' command is executed.
01:06:43 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:43 INFO  : Context for 'APU' is selected.
01:06:44 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:44 INFO  : Context for 'APU' is selected.
01:06:44 INFO  : 'stop' command is executed.
01:06:44 INFO  : 'ps7_init' command is executed.
01:06:44 INFO  : 'ps7_post_config' command is executed.
01:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:44 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:44 INFO  : Memory regions updated for context APU
01:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:44 INFO  : 'con' command is executed.
01:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:06:44 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:07:25 INFO  : Disconnected from the channel tcfchan#21.
01:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:07:26 INFO  : 'fpga -state' command is executed.
01:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:08:17 INFO  : 'jtag frequency' command is executed.
01:08:17 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:17 INFO  : Context for 'APU' is selected.
01:08:18 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:18 INFO  : Context for 'APU' is selected.
01:08:18 INFO  : 'stop' command is executed.
01:08:18 INFO  : 'ps7_init' command is executed.
01:08:18 INFO  : 'ps7_post_config' command is executed.
01:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:19 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:19 INFO  : Memory regions updated for context APU
01:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:19 INFO  : 'con' command is executed.
01:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:08:19 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:12:48 INFO  : Disconnected from the channel tcfchan#22.
01:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:49 INFO  : 'fpga -state' command is executed.
01:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:51 INFO  : 'jtag frequency' command is executed.
01:12:51 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:51 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:52 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : 'stop' command is executed.
01:12:52 INFO  : 'ps7_init' command is executed.
01:12:52 INFO  : 'ps7_post_config' command is executed.
01:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:52 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:52 INFO  : Memory regions updated for context APU
01:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:52 INFO  : 'con' command is executed.
01:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:52 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:16:39 INFO  : Disconnected from the channel tcfchan#23.
01:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:40 INFO  : 'fpga -state' command is executed.
01:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:42 INFO  : 'jtag frequency' command is executed.
01:16:42 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:42 INFO  : Context for 'APU' is selected.
01:16:43 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:43 INFO  : Context for 'APU' is selected.
01:16:43 INFO  : 'stop' command is executed.
01:16:43 INFO  : 'ps7_init' command is executed.
01:16:43 INFO  : 'ps7_post_config' command is executed.
01:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:43 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:43 INFO  : Memory regions updated for context APU
01:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:43 INFO  : 'con' command is executed.
01:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:43 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:18:17 INFO  : Disconnected from the channel tcfchan#24.
01:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:18 INFO  : 'fpga -state' command is executed.
01:18:26 INFO  : Memory regions updated for context APU
01:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:32 INFO  : 'fpga -state' command is executed.
01:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:33 INFO  : 'jtag frequency' command is executed.
01:18:33 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:33 INFO  : Context for 'APU' is selected.
01:18:33 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:33 INFO  : Context for 'APU' is selected.
01:18:33 INFO  : 'stop' command is executed.
01:18:34 INFO  : 'ps7_init' command is executed.
01:18:34 INFO  : 'ps7_post_config' command is executed.
01:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:34 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:34 INFO  : Memory regions updated for context APU
01:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:34 INFO  : 'con' command is executed.
01:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:18:34 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:18:49 INFO  : Disconnected from the channel tcfchan#25.
01:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:50 INFO  : 'fpga -state' command is executed.
01:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:52 INFO  : 'jtag frequency' command is executed.
01:18:52 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:52 INFO  : Context for 'APU' is selected.
01:18:53 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:53 INFO  : Context for 'APU' is selected.
01:18:53 INFO  : 'stop' command is executed.
01:18:53 INFO  : 'ps7_init' command is executed.
01:18:53 INFO  : 'ps7_post_config' command is executed.
01:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:53 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:53 INFO  : Memory regions updated for context APU
01:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:54 INFO  : 'con' command is executed.
01:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:18:54 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:19:44 INFO  : Disconnected from the channel tcfchan#26.
01:20:14 INFO  : Registering command handlers for SDK TCF services
01:20:15 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
01:20:17 INFO  : XSCT server has started successfully.
01:20:17 INFO  : Successfully done setting XSCT server connection channel  
01:20:17 INFO  : Successfully done setting SDK workspace  
01:20:17 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
01:20:17 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
01:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:21:22 INFO  : 'jtag frequency' command is executed.
01:21:22 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:22 INFO  : Context for 'APU' is selected.
01:21:23 INFO  : System reset is completed.
01:21:26 INFO  : 'after 3000' command is executed.
01:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:21:28 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:21:28 INFO  : Context for 'APU' is selected.
01:21:28 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:28 INFO  : Context for 'APU' is selected.
01:21:28 INFO  : 'ps7_init' command is executed.
01:21:28 INFO  : 'ps7_post_config' command is executed.
01:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:28 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:28 INFO  : Memory regions updated for context APU
01:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:29 INFO  : 'con' command is executed.
01:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:21:29 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:21:54 INFO  : Disconnected from the channel tcfchan#1.
01:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:21:55 INFO  : 'jtag frequency' command is executed.
01:21:55 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:55 INFO  : Context for 'APU' is selected.
01:21:55 INFO  : System reset is completed.
01:21:58 INFO  : 'after 3000' command is executed.
01:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:22:01 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:22:01 INFO  : Context for 'APU' is selected.
01:22:02 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:22:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:02 INFO  : Context for 'APU' is selected.
01:22:02 INFO  : 'ps7_init' command is executed.
01:22:02 INFO  : 'ps7_post_config' command is executed.
01:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:02 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:02 INFO  : Memory regions updated for context APU
01:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:02 INFO  : 'con' command is executed.
01:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:22:02 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:22:30 INFO  : Disconnected from the channel tcfchan#2.
01:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:22:31 INFO  : 'jtag frequency' command is executed.
01:22:31 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:31 INFO  : Context for 'APU' is selected.
01:22:31 INFO  : System reset is completed.
01:22:34 INFO  : 'after 3000' command is executed.
01:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:22:37 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:22:37 INFO  : Context for 'APU' is selected.
01:22:38 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:38 INFO  : Context for 'APU' is selected.
01:22:38 INFO  : 'ps7_init' command is executed.
01:22:38 INFO  : 'ps7_post_config' command is executed.
01:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:38 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:38 INFO  : Memory regions updated for context APU
01:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:38 INFO  : 'con' command is executed.
01:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:22:38 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:22:56 INFO  : Disconnected from the channel tcfchan#3.
01:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:22:57 INFO  : 'jtag frequency' command is executed.
01:22:57 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:57 INFO  : Context for 'APU' is selected.
01:22:57 INFO  : System reset is completed.
01:23:00 INFO  : 'after 3000' command is executed.
01:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:23:03 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:23:03 INFO  : Context for 'APU' is selected.
01:23:03 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:03 INFO  : Context for 'APU' is selected.
01:23:04 INFO  : 'ps7_init' command is executed.
01:23:04 INFO  : 'ps7_post_config' command is executed.
01:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:04 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:04 INFO  : Memory regions updated for context APU
01:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:04 INFO  : 'con' command is executed.
01:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:23:04 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:25:02 INFO  : Disconnected from the channel tcfchan#4.
01:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:25:03 INFO  : 'jtag frequency' command is executed.
01:25:03 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:25:03 INFO  : Context for 'APU' is selected.
01:25:03 INFO  : System reset is completed.
01:25:06 INFO  : 'after 3000' command is executed.
01:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:25:09 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:25:09 INFO  : Context for 'APU' is selected.
01:25:10 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:10 INFO  : Context for 'APU' is selected.
01:25:10 INFO  : 'ps7_init' command is executed.
01:25:10 INFO  : 'ps7_post_config' command is executed.
01:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:10 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:10 INFO  : Memory regions updated for context APU
01:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:11 INFO  : 'con' command is executed.
01:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:25:11 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:30:47 INFO  : Disconnected from the channel tcfchan#5.
01:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:48 INFO  : 'jtag frequency' command is executed.
01:30:48 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:48 INFO  : Context for 'APU' is selected.
01:30:48 INFO  : System reset is completed.
01:30:51 INFO  : 'after 3000' command is executed.
01:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:53 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:30:53 INFO  : Context for 'APU' is selected.
01:30:54 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:54 INFO  : Context for 'APU' is selected.
01:30:54 INFO  : 'ps7_init' command is executed.
01:30:54 INFO  : 'ps7_post_config' command is executed.
01:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:55 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:55 INFO  : Memory regions updated for context APU
01:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:55 INFO  : 'con' command is executed.
01:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:30:55 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:32:24 INFO  : Disconnected from the channel tcfchan#6.
01:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:25 INFO  : 'jtag frequency' command is executed.
01:32:25 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:25 INFO  : Context for 'APU' is selected.
01:32:25 INFO  : System reset is completed.
01:32:28 INFO  : 'after 3000' command is executed.
01:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:31 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:32:31 INFO  : Context for 'APU' is selected.
01:32:32 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:32 INFO  : Context for 'APU' is selected.
01:32:32 INFO  : 'ps7_init' command is executed.
01:32:32 INFO  : 'ps7_post_config' command is executed.
01:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:32 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:32 INFO  : Memory regions updated for context APU
01:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:32 INFO  : 'con' command is executed.
01:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:32:32 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:41:22 INFO  : Disconnected from the channel tcfchan#7.
01:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:41:23 INFO  : 'jtag frequency' command is executed.
01:41:23 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:41:23 INFO  : Context for 'APU' is selected.
01:41:23 INFO  : System reset is completed.
01:41:26 INFO  : 'after 3000' command is executed.
01:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:41:28 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:41:28 INFO  : Context for 'APU' is selected.
01:41:29 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:41:29 INFO  : Context for 'APU' is selected.
01:41:30 INFO  : 'ps7_init' command is executed.
01:41:30 INFO  : 'ps7_post_config' command is executed.
01:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:30 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:30 INFO  : Memory regions updated for context APU
01:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:30 INFO  : 'con' command is executed.
01:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:41:30 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:42:44 INFO  : Disconnected from the channel tcfchan#8.
01:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:42:45 INFO  : 'jtag frequency' command is executed.
01:42:45 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:45 INFO  : Context for 'APU' is selected.
01:42:45 INFO  : System reset is completed.
01:42:48 INFO  : 'after 3000' command is executed.
01:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:42:50 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:42:51 INFO  : Context for 'APU' is selected.
01:42:51 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:51 INFO  : Context for 'APU' is selected.
01:42:52 INFO  : 'ps7_init' command is executed.
01:42:52 INFO  : 'ps7_post_config' command is executed.
01:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:52 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:52 INFO  : Memory regions updated for context APU
01:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:52 INFO  : 'con' command is executed.
01:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:42:52 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:43:54 INFO  : Disconnected from the channel tcfchan#9.
01:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:43:55 INFO  : 'jtag frequency' command is executed.
01:43:55 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:55 INFO  : Context for 'APU' is selected.
01:43:55 INFO  : System reset is completed.
01:43:58 INFO  : 'after 3000' command is executed.
01:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:44:00 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:44:01 INFO  : Context for 'APU' is selected.
01:44:02 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:02 INFO  : Context for 'APU' is selected.
01:44:02 INFO  : 'ps7_init' command is executed.
01:44:02 INFO  : 'ps7_post_config' command is executed.
01:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:02 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:02 INFO  : Memory regions updated for context APU
01:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:02 INFO  : 'con' command is executed.
01:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:44:02 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
01:44:18 INFO  : Disconnected from the channel tcfchan#10.
01:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:44:19 INFO  : 'jtag frequency' command is executed.
01:44:19 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:19 INFO  : Context for 'APU' is selected.
01:44:19 INFO  : System reset is completed.
01:44:22 INFO  : 'after 3000' command is executed.
01:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:44:25 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
01:44:25 INFO  : Context for 'APU' is selected.
01:44:26 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
01:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:26 INFO  : Context for 'APU' is selected.
01:44:26 INFO  : 'ps7_init' command is executed.
01:44:26 INFO  : 'ps7_post_config' command is executed.
01:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:26 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:26 INFO  : Memory regions updated for context APU
01:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:26 INFO  : 'con' command is executed.
01:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:44:26 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
02:51:38 INFO  : Disconnected from the channel tcfchan#11.
02:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:51:39 INFO  : 'jtag frequency' command is executed.
02:51:39 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:39 INFO  : Context for 'APU' is selected.
02:51:39 INFO  : System reset is completed.
02:51:42 INFO  : 'after 3000' command is executed.
02:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:51:45 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
02:51:45 INFO  : Context for 'APU' is selected.
02:51:46 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
02:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:46 INFO  : Context for 'APU' is selected.
02:51:46 INFO  : 'ps7_init' command is executed.
02:51:46 INFO  : 'ps7_post_config' command is executed.
02:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:46 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:46 INFO  : Memory regions updated for context APU
02:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:46 INFO  : 'con' command is executed.
02:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:51:46 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
17:06:54 INFO  : Registering command handlers for SDK TCF services
17:06:55 INFO  : Launching XSCT server: xsct -n -interactive /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/temp_xsdb_launch_script.tcl
17:06:57 INFO  : XSCT server has started successfully.
17:06:57 INFO  : Successfully done setting XSCT server connection channel  
17:06:57 INFO  : Successfully done setting SDK workspace  
17:06:57 INFO  : Processing command line option -hwspec /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
17:06:57 INFO  : Checking for hwspec changes in the project cryptoprocessor_wrapper_hw_platform_0.
17:06:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1671033955000,  Project:1670971255000
17:06:59 INFO  : The hardware specification for project 'cryptoprocessor_wrapper_hw_platform_0' is different from /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf.
17:06:59 INFO  : Copied contents of /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf into /cryptoprocessor_wrapper_hw_platform_0/system.hdf.
17:07:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:07:02 INFO  : 
17:07:02 INFO  : Updating hardware inferred compiler options for crypto_master.
17:07:02 INFO  : Clearing existing target manager status.
17:07:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:07:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:16 INFO  : 'jtag frequency' command is executed.
17:07:16 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:16 INFO  : Context for 'APU' is selected.
17:07:16 INFO  : System reset is completed.
17:07:19 INFO  : 'after 3000' command is executed.
17:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:21 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
17:07:21 INFO  : Context for 'APU' is selected.
17:07:21 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
17:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:21 INFO  : Context for 'APU' is selected.
17:07:22 INFO  : 'ps7_init' command is executed.
17:07:22 INFO  : 'ps7_post_config' command is executed.
17:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:22 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:22 INFO  : Memory regions updated for context APU
17:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:22 INFO  : 'con' command is executed.
17:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:22 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
17:07:30 INFO  : Disconnected from the channel tcfchan#1.
17:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:31 INFO  : 'jtag frequency' command is executed.
17:07:31 INFO  : Sourcing of '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:31 INFO  : Context for 'APU' is selected.
17:07:32 INFO  : System reset is completed.
17:07:35 INFO  : 'after 3000' command is executed.
17:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:37 INFO  : FPGA configured successfully with bitstream "/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit"
17:07:37 INFO  : Context for 'APU' is selected.
17:07:38 INFO  : Hardware design information is loaded from '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf'.
17:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:38 INFO  : Context for 'APU' is selected.
17:07:38 INFO  : 'ps7_init' command is executed.
17:07:38 INFO  : 'ps7_post_config' command is executed.
17:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:38 INFO  : The application '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/cryptoprocessor_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/cryptoprocessor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/crypto_master/Debug/crypto_master.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:38 INFO  : Memory regions updated for context APU
17:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:38 INFO  : 'con' command is executed.
17:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:38 INFO  : Launch script is exported to file '/home/jharing/git/2nd/chw2022g3/project_1/project_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_crypto_master.elf_on_local.tcl'
