--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise E:/TP_VHDL/Carrefourfeux/Carrefourfeux.ise
-intstyle ise -e 3 -s 4 -xml Carrefourfeux Carrefourfeux.ncd -o
Carrefourfeux.twr Carrefourfeux.pcf

Design file:              carrefourfeux.ncd
Physical constraint file: carrefourfeux.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DETECTION   |    2.547(R)|   -0.288(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Op          |   11.751(R)|CLK_BUFGP         |   0.000|
Os          |   11.817(R)|CLK_BUFGP         |   0.000|
Rp          |   13.079(R)|CLK_BUFGP         |   0.000|
Rs          |   11.824(R)|CLK_BUFGP         |   0.000|
Vp          |   11.817(R)|CLK_BUFGP         |   0.000|
Vs          |   13.096(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.741|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 13 09:35:12 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



