`timescale 1ps/1ps

module transmitter_post (input clk,rst,serial_in,start, input[7:0] parint
                        ,output serial_out,wake_em_up);
    wire not_co,co,serout_en,load_en;
    reg serial_out_reg;
    not noooot(not_co,co);
    or ooorrrr(serout_en,not_co,start);
    and annd(load_en,co,start);
    down_counter dcntr(clk,rst,not_co,load_en,parint,co,wake_em_up);
    always @(posedge clk,posedge rst) begin
        if (rst) serial_out_reg <= 0;
        else begin
            serial_out_reg = serout_en & serial_in;
        end
    end
    assign serial_out = serial_out_reg;
endmodule

module down_counter (input clk,rst,count_en,load_en,input[7:0] load_inp
                    ,output co,wake_em_up);
    reg[7:0] contain;
    always @(posedge clk,posedge rst) begin
        if (rst) contain <= 8 * {0};
        else begin
            if (load_en) contain <= load_inp - 1;
            else if (count_en) contain <= contain - 1;
        end
        $display("Current load value %b", load_inp);
        $display("Current contain value %b", contain);
        $display("Current wake value %b", wake_em_up);
        $display("Current co value %b", co);
        $display("Current load_en value %b \n", load_en);
    end
        assign co = (contain == 0) ? 1'b1: 1'b0;
        assign wake_em_up = (contain == 8'd1) ? 1'b1:1'b0;
endmodule