Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 20:29:33 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 20:12:20 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 18:58:59 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 27) to (Rev. 29)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 15:57:56 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 23) to (Rev. 27)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 13:58:26 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 22) to (Rev. 23)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_1'. These changes may impact your design.


-Upgrade has removed port 'memwritten'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 12:45:50 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 12:18:00 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_1'. These changes may impact your design.


-Upgrade has added port 'memwritten'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 03:32:19 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 03:13:46 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 02:54:57 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 02:18:41 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug  1 01:27:28 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 22:01:23 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_next_task_handler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_next_task_handler_0_1 (user.org:user:next_task_handler:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:41 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_xlconcat_0_0'. These changes may impact your design.


-Upgraded port 'dout' width 1 differs from original width 2

-Upgrade has removed port 'In1'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5

3. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_processing_system7_0_0', and cannot be set to '5e+07'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:processing_system7:5.5 -user_name design_1_processing_system7_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_processing_system7_0_0} \
  CONFIG.DDR.AXI_ARBITRATION_SCHEME {TDM} \
  CONFIG.DDR.BURST_LENGTH {8} \
  CONFIG.DDR.CAN_DEBUG {false} \
  CONFIG.DDR.CAS_LATENCY {11} \
  CONFIG.DDR.CAS_WRITE_LATENCY {11} \
  CONFIG.DDR.CS_ENABLED {true} \
  CONFIG.DDR.CUSTOM_PARTS {} \
  CONFIG.DDR.DATA_MASK_ENABLED {true} \
  CONFIG.DDR.DATA_WIDTH {8} \
  CONFIG.DDR.MEMORY_PART {} \
  CONFIG.DDR.MEMORY_TYPE {COMPONENTS} \
  CONFIG.DDR.MEM_ADDR_MAP {ROW_COLUMN_BANK} \
  CONFIG.DDR.SLOT {Single} \
  CONFIG.DDR.TIMEPERIOD_PS {1250} \
  CONFIG.FCLK_CLK0.ASSOCIATED_BUSIF {} \
  CONFIG.FCLK_CLK0.ASSOCIATED_PORT {} \
  CONFIG.FCLK_CLK0.ASSOCIATED_RESET {} \
  CONFIG.FCLK_CLK0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.FCLK_CLK0.FREQ_HZ {50000000} \
  CONFIG.FCLK_CLK0.FREQ_TOLERANCE_HZ {0} \
  CONFIG.FCLK_CLK0.INSERT_VIP {0} \
  CONFIG.FCLK_CLK0.PHASE {0.0} \
  CONFIG.FCLK_RESET0_N.INSERT_VIP {0} \
  CONFIG.FCLK_RESET0_N.POLARITY {ACTIVE_LOW} \
  CONFIG.FIXED_IO.CAN_DEBUG {false} \
  CONFIG.IRQ_F2P.PortWidth {1} \
  CONFIG.IRQ_F2P.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.M_AXI_GP0.ADDR_WIDTH {32} \
  CONFIG.M_AXI_GP0.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.BUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_GP0.DATA_WIDTH {32} \
  CONFIG.M_AXI_GP0.FREQ_HZ {50000000} \
  CONFIG.M_AXI_GP0.HAS_BRESP {1} \
  CONFIG.M_AXI_GP0.HAS_BURST {1} \
  CONFIG.M_AXI_GP0.HAS_CACHE {1} \
  CONFIG.M_AXI_GP0.HAS_LOCK {1} \
  CONFIG.M_AXI_GP0.HAS_PROT {1} \
  CONFIG.M_AXI_GP0.HAS_QOS {1} \
  CONFIG.M_AXI_GP0.HAS_REGION {0} \
  CONFIG.M_AXI_GP0.HAS_RRESP {1} \
  CONFIG.M_AXI_GP0.HAS_WSTRB {1} \
  CONFIG.M_AXI_GP0.ID_WIDTH {12} \
  CONFIG.M_AXI_GP0.INSERT_VIP {0} \
  CONFIG.M_AXI_GP0.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI_GP0.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI_GP0.NUM_READ_THREADS {4} \
  CONFIG.M_AXI_GP0.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.M_AXI_GP0.NUM_WRITE_THREADS {4} \
  CONFIG.M_AXI_GP0.PHASE {0.0} \
  CONFIG.M_AXI_GP0.PROTOCOL {AXI3} \
  CONFIG.M_AXI_GP0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_GP0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_GP0.RUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_GP0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_GP0.WUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_BUSIF {M_AXI_GP0} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_GP0_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_GP0_ACLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_GP0_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_GP0_ACLK.INSERT_VIP {0} \
  CONFIG.M_AXI_GP0_ACLK.PHASE {0.0} \
  CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
  CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
  CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
  CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
  CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {25.000000} \
  CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
  CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
  CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
  CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
  CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
  CONFIG.PCW_CAN0_CAN0_IO {<Select>} \
  CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
  CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \
  CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
  CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
  CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
  CONFIG.PCW_CAN1_CAN1_IO {<Select>} \
  CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
  CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \
  CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
  CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
  CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
  CONFIG.PCW_CLK0_FREQ {50000000} \
  CONFIG.PCW_CLK1_FREQ {10000000} \
  CONFIG.PCW_CLK2_FREQ {10000000} \
  CONFIG.PCW_CLK3_FREQ {10000000} \
  CONFIG.PCW_CORE0_FIQ_INTR {0} \
  CONFIG.PCW_CORE0_IRQ_INTR {0} \
  CONFIG.PCW_CORE1_FIQ_INTR {0} \
  CONFIG.PCW_CORE1_IRQ_INTR {0} \
  CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
  CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
  CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
  CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
  CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
  CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
  CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
  CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
  CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
  CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
  CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
  CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
  CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
  CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
  CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
  CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
  CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \
  CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
  CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
  CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
  CONFIG.PCW_DM_WIDTH {4} \
  CONFIG.PCW_DQS_WIDTH {4} \
  CONFIG.PCW_DQ_WIDTH {32} \
  CONFIG.PCW_DUAL_PARALLEL_QSPI_DATA_MODE {x8} \
  CONFIG.PCW_DUAL_STACK_QSPI_DATA_MODE {<Select>} \
  CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
  CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
  CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
  CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
  CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
  CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
  CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {5} \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {100 Mbps} \
  CONFIG.PCW_ENET0_RESET_ENABLE {1} \
  CONFIG.PCW_ENET0_RESET_IO {MIO 47} \
  CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
  CONFIG.PCW_ENET1_ENET1_IO {<Select>} \
  CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
  CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \
  CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
  CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
  CONFIG.PCW_ENET1_RESET_ENABLE {0} \
  CONFIG.PCW_ENET1_RESET_IO {<Select>} \
  CONFIG.PCW_ENET_RESET_ENABLE {1} \
  CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
  CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
  CONFIG.PCW_EN_4K_TIMER {0} \
  CONFIG.PCW_EN_CAN0 {0} \
  CONFIG.PCW_EN_CAN1 {0} \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_EN_CLK1_PORT {0} \
  CONFIG.PCW_EN_CLK2_PORT {0} \
  CONFIG.PCW_EN_CLK3_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
  CONFIG.PCW_EN_DDR {1} \
  CONFIG.PCW_EN_EMIO_CAN0 {0} \
  CONFIG.PCW_EN_EMIO_CAN1 {0} \
  CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
  CONFIG.PCW_EN_EMIO_ENET0 {0} \
  CONFIG.PCW_EN_EMIO_ENET1 {0} \
  CONFIG.PCW_EN_EMIO_GPIO {0} \
  CONFIG.PCW_EN_EMIO_I2C0 {0} \
  CONFIG.PCW_EN_EMIO_I2C1 {0} \
  CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
  CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
  CONFIG.PCW_EN_EMIO_PJTAG {0} \
  CONFIG.PCW_EN_EMIO_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_SDIO1 {0} \
  CONFIG.PCW_EN_EMIO_SPI0 {0} \
  CONFIG.PCW_EN_EMIO_SPI1 {0} \
  CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
  CONFIG.PCW_EN_EMIO_TRACE {0} \
  CONFIG.PCW_EN_EMIO_TTC0 {1} \
  CONFIG.PCW_EN_EMIO_TTC1 {1} \
  CONFIG.PCW_EN_EMIO_UART0 {0} \
  CONFIG.PCW_EN_EMIO_UART1 {0} \
  CONFIG.PCW_EN_EMIO_WDT {1} \
  CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
  CONFIG.PCW_EN_ENET0 {1} \
  CONFIG.PCW_EN_ENET1 {0} \
  CONFIG.PCW_EN_GPIO {1} \
  CONFIG.PCW_EN_I2C0 {0} \
  CONFIG.PCW_EN_I2C1 {0} \
  CONFIG.PCW_EN_MODEM_UART0 {0} \
  CONFIG.PCW_EN_MODEM_UART1 {0} \
  CONFIG.PCW_EN_PJTAG {0} \
  CONFIG.PCW_EN_PTP_ENET0 {0} \
  CONFIG.PCW_EN_PTP_ENET1 {0} \
  CONFIG.PCW_EN_QSPI {1} \
  CONFIG.PCW_EN_RST0_PORT {1} \
  CONFIG.PCW_EN_RST1_PORT {0} \
  CONFIG.PCW_EN_RST2_PORT {0} \
  CONFIG.PCW_EN_RST3_PORT {0} \
  CONFIG.PCW_EN_SDIO0 {1} \
  CONFIG.PCW_EN_SDIO1 {0} \
  CONFIG.PCW_EN_SMC {0} \
  CONFIG.PCW_EN_SPI0 {0} \
  CONFIG.PCW_EN_SPI1 {0} \
  CONFIG.PCW_EN_TRACE {0} \
  CONFIG.PCW_EN_TTC0 {1} \
  CONFIG.PCW_EN_TTC1 {1} \
  CONFIG.PCW_EN_UART0 {0} \
  CONFIG.PCW_EN_UART1 {1} \
  CONFIG.PCW_EN_USB0 {1} \
  CONFIG.PCW_EN_USB1 {0} \
  CONFIG.PCW_EN_WDT {1} \
  CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
  CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
  CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
  CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
  CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
  CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
  CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
  CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
  CONFIG.PCW_FTM_CTI_IN0 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN1 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN2 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN3 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT0 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT1 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT2 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT3 {DISABLED} \
  CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
  CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
  CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
  CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
  CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
  CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
  CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
  CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
  CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
  CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
  CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
  CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
  CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
  CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
  CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
  CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
  CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C0_RESET_ENABLE {0} \
  CONFIG.PCW_I2C0_RESET_IO {<Select>} \
  CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
  CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
  CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
  CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
  CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
  CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C1_RESET_ENABLE {0} \
  CONFIG.PCW_I2C1_RESET_IO {<Select>} \
  CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
  CONFIG.PCW_I2C_RESET_ENABLE {1} \
  CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
  CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
  CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
  CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
  CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
  CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
  CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
  CONFIG.PCW_MIO_0_DIRECTION {out} \
  CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_0_PULLUP {enabled} \
  CONFIG.PCW_MIO_0_SLEW {slow} \
  CONFIG.PCW_MIO_10_DIRECTION {inout} \
  CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_10_PULLUP {enabled} \
  CONFIG.PCW_MIO_10_SLEW {slow} \
  CONFIG.PCW_MIO_11_DIRECTION {inout} \
  CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_11_PULLUP {enabled} \
  CONFIG.PCW_MIO_11_SLEW {slow} \
  CONFIG.PCW_MIO_12_DIRECTION {inout} \
  CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_12_PULLUP {enabled} \
  CONFIG.PCW_MIO_12_SLEW {slow} \
  CONFIG.PCW_MIO_13_DIRECTION {inout} \
  CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_13_PULLUP {enabled} \
  CONFIG.PCW_MIO_13_SLEW {slow} \
  CONFIG.PCW_MIO_14_DIRECTION {in} \
  CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_14_PULLUP {enabled} \
  CONFIG.PCW_MIO_14_SLEW {slow} \
  CONFIG.PCW_MIO_15_DIRECTION {in} \
  CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_15_PULLUP {enabled} \
  CONFIG.PCW_MIO_15_SLEW {slow} \
  CONFIG.PCW_MIO_16_DIRECTION {out} \
  CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_16_PULLUP {enabled} \
  CONFIG.PCW_MIO_16_SLEW {slow} \
  CONFIG.PCW_MIO_17_DIRECTION {out} \
  CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_17_PULLUP {enabled} \
  CONFIG.PCW_MIO_17_SLEW {slow} \
  CONFIG.PCW_MIO_18_DIRECTION {out} \
  CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_18_PULLUP {enabled} \
  CONFIG.PCW_MIO_18_SLEW {slow} \
  CONFIG.PCW_MIO_19_DIRECTION {out} \
  CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_19_PULLUP {enabled} \
  CONFIG.PCW_MIO_19_SLEW {slow} \
  CONFIG.PCW_MIO_1_DIRECTION {out} \
  CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_1_PULLUP {enabled} \
  CONFIG.PCW_MIO_1_SLEW {slow} \
  CONFIG.PCW_MIO_20_DIRECTION {out} \
  CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_20_PULLUP {enabled} \
  CONFIG.PCW_MIO_20_SLEW {slow} \
  CONFIG.PCW_MIO_21_DIRECTION {out} \
  CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_21_PULLUP {enabled} \
  CONFIG.PCW_MIO_21_SLEW {slow} \
  CONFIG.PCW_MIO_22_DIRECTION {in} \
  CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_22_PULLUP {enabled} \
  CONFIG.PCW_MIO_22_SLEW {slow} \
  CONFIG.PCW_MIO_23_DIRECTION {in} \
  CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_23_PULLUP {enabled} \
  CONFIG.PCW_MIO_23_SLEW {slow} \
  CONFIG.PCW_MIO_24_DIRECTION {in} \
  CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_24_PULLUP {enabled} \
  CONFIG.PCW_MIO_24_SLEW {slow} \
  CONFIG.PCW_MIO_25_DIRECTION {in} \
  CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_25_PULLUP {enabled} \
  CONFIG.PCW_MIO_25_SLEW {slow} \
  CONFIG.PCW_MIO_26_DIRECTION {in} \
  CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_26_PULLUP {enabled} \
  CONFIG.PCW_MIO_26_SLEW {slow} \
  CONFIG.PCW_MIO_27_DIRECTION {in} \
  CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_27_PULLUP {enabled} \
  CONFIG.PCW_MIO_27_SLEW {slow} \
  CONFIG.PCW_MIO_28_DIRECTION {inout} \
  CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_28_PULLUP {enabled} \
  CONFIG.PCW_MIO_28_SLEW {slow} \
  CONFIG.PCW_MIO_29_DIRECTION {in} \
  CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_29_PULLUP {enabled} \
  CONFIG.PCW_MIO_29_SLEW {slow} \
  CONFIG.PCW_MIO_2_DIRECTION {inout} \
  CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_2_PULLUP {disabled} \
  CONFIG.PCW_MIO_2_SLEW {slow} \
  CONFIG.PCW_MIO_30_DIRECTION {out} \
  CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_30_PULLUP {enabled} \
  CONFIG.PCW_MIO_30_SLEW {slow} \
  CONFIG.PCW_MIO_31_DIRECTION {in} \
  CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_31_PULLUP {enabled} \
  CONFIG.PCW_MIO_31_SLEW {slow} \
  CONFIG.PCW_MIO_32_DIRECTION {inout} \
  CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_32_PULLUP {enabled} \
  CONFIG.PCW_MIO_32_SLEW {slow} \
  CONFIG.PCW_MIO_33_DIRECTION {inout} \
  CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_33_PULLUP {enabled} \
  CONFIG.PCW_MIO_33_SLEW {slow} \
  CONFIG.PCW_MIO_34_DIRECTION {inout} \
  CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_34_PULLUP {enabled} \
  CONFIG.PCW_MIO_34_SLEW {slow} \
  CONFIG.PCW_MIO_35_DIRECTION {inout} \
  CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_35_PULLUP {enabled} \
  CONFIG.PCW_MIO_35_SLEW {slow} \
  CONFIG.PCW_MIO_36_DIRECTION {in} \
  CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_36_PULLUP {enabled} \
  CONFIG.PCW_MIO_36_SLEW {slow} \
  CONFIG.PCW_MIO_37_DIRECTION {inout} \
  CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_37_PULLUP {enabled} \
  CONFIG.PCW_MIO_37_SLEW {slow} \
  CONFIG.PCW_MIO_38_DIRECTION {inout} \
  CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_38_PULLUP {enabled} \
  CONFIG.PCW_MIO_38_SLEW {slow} \
  CONFIG.PCW_MIO_39_DIRECTION {inout} \
  CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_39_PULLUP {enabled} \
  CONFIG.PCW_MIO_39_SLEW {slow} \
  CONFIG.PCW_MIO_3_DIRECTION {inout} \
  CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_3_PULLUP {disabled} \
  CONFIG.PCW_MIO_3_SLEW {slow} \
  CONFIG.PCW_MIO_40_DIRECTION {inout} \
  CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_40_PULLUP {enabled} \
  CONFIG.PCW_MIO_40_SLEW {slow} \
  CONFIG.PCW_MIO_41_DIRECTION {inout} \
  CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_41_PULLUP {enabled} \
  CONFIG.PCW_MIO_41_SLEW {slow} \
  CONFIG.PCW_MIO_42_DIRECTION {inout} \
  CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_42_PULLUP {enabled} \
  CONFIG.PCW_MIO_42_SLEW {slow} \
  CONFIG.PCW_MIO_43_DIRECTION {inout} \
  CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_43_PULLUP {enabled} \
  CONFIG.PCW_MIO_43_SLEW {slow} \
  CONFIG.PCW_MIO_44_DIRECTION {inout} \
  CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_44_PULLUP {enabled} \
  CONFIG.PCW_MIO_44_SLEW {slow} \
  CONFIG.PCW_MIO_45_DIRECTION {inout} \
  CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_45_PULLUP {enabled} \
  CONFIG.PCW_MIO_45_SLEW {slow} \
  CONFIG.PCW_MIO_46_DIRECTION {inout} \
  CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_46_PULLUP {enabled} \
  CONFIG.PCW_MIO_46_SLEW {slow} \
  CONFIG.PCW_MIO_47_DIRECTION {out} \
  CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_47_PULLUP {enabled} \
  CONFIG.PCW_MIO_47_SLEW {slow} \
  CONFIG.PCW_MIO_48_DIRECTION {out} \
  CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_48_PULLUP {enabled} \
  CONFIG.PCW_MIO_48_SLEW {slow} \
  CONFIG.PCW_MIO_49_DIRECTION {in} \
  CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_49_PULLUP {enabled} \
  CONFIG.PCW_MIO_49_SLEW {slow} \
  CONFIG.PCW_MIO_4_DIRECTION {inout} \
  CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_4_PULLUP {disabled} \
  CONFIG.PCW_MIO_4_SLEW {slow} \
  CONFIG.PCW_MIO_50_DIRECTION {inout} \
  CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_50_PULLUP {enabled} \
  CONFIG.PCW_MIO_50_SLEW {slow} \
  CONFIG.PCW_MIO_51_DIRECTION {inout} \
  CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_51_PULLUP {enabled} \
  CONFIG.PCW_MIO_51_SLEW {slow} \
  CONFIG.PCW_MIO_52_DIRECTION {out} \
  CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_52_PULLUP {enabled} \
  CONFIG.PCW_MIO_52_SLEW {slow} \
  CONFIG.PCW_MIO_53_DIRECTION {inout} \
  CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_53_PULLUP {enabled} \
  CONFIG.PCW_MIO_53_SLEW {slow} \
  CONFIG.PCW_MIO_5_DIRECTION {inout} \
  CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_5_PULLUP {disabled} \
  CONFIG.PCW_MIO_5_SLEW {slow} \
  CONFIG.PCW_MIO_6_DIRECTION {out} \
  CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_6_PULLUP {disabled} \
  CONFIG.PCW_MIO_6_SLEW {slow} \
  CONFIG.PCW_MIO_7_DIRECTION {out} \
  CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_7_PULLUP {disabled} \
  CONFIG.PCW_MIO_7_SLEW {slow} \
  CONFIG.PCW_MIO_8_DIRECTION {out} \
  CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_8_PULLUP {disabled} \
  CONFIG.PCW_MIO_8_SLEW {slow} \
  CONFIG.PCW_MIO_9_DIRECTION {out} \
  CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_9_PULLUP {enabled} \
  CONFIG.PCW_MIO_9_SLEW {slow} \
  CONFIG.PCW_MIO_PRIMITIVE {54} \
  CONFIG.PCW_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#ENET Reset#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
  CONFIG.PCW_MIO_TREE_SIGNALS {qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#reset#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
  CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
  CONFIG.PCW_M_AXI_GP0_FREQMHZ {50.0} \
  CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
  CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
  CONFIG.PCW_M_AXI_GP1_FREQMHZ {10} \
  CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
  CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
  CONFIG.PCW_NAND_CYCLES_T_AR {1} \
  CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
  CONFIG.PCW_NAND_CYCLES_T_RC {11} \
  CONFIG.PCW_NAND_CYCLES_T_REA {1} \
  CONFIG.PCW_NAND_CYCLES_T_RR {1} \
  CONFIG.PCW_NAND_CYCLES_T_WC {11} \
  CONFIG.PCW_NAND_CYCLES_T_WP {1} \
  CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
  CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \
  CONFIG.PCW_NAND_NAND_IO {<Select>} \
  CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_NOR_CS0_T_CEOE {1} \
  CONFIG.PCW_NOR_CS0_T_PC {1} \
  CONFIG.PCW_NOR_CS0_T_RC {11} \
  CONFIG.PCW_NOR_CS0_T_TR {1} \
  CONFIG.PCW_NOR_CS0_T_WC {11} \
  CONFIG.PCW_NOR_CS0_T_WP {1} \
  CONFIG.PCW_NOR_CS0_WE_TIME {0} \
  CONFIG.PCW_NOR_CS1_T_CEOE {1} \
  CONFIG.PCW_NOR_CS1_T_PC {1} \
  CONFIG.PCW_NOR_CS1_T_RC {11} \
  CONFIG.PCW_NOR_CS1_T_TR {1} \
  CONFIG.PCW_NOR_CS1_T_WC {11} \
  CONFIG.PCW_NOR_CS1_T_WP {1} \
  CONFIG.PCW_NOR_CS1_WE_TIME {0} \
  CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \
  CONFIG.PCW_NOR_NOR_IO {<Select>} \
  CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
  CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
  CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
  CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
  CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
  CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
  CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
  CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
  CONFIG.PCW_NUM_F2P_INTR_INPUTS {1} \
  CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
  CONFIG.PCW_P2F_CAN0_INTR {0} \
  CONFIG.PCW_P2F_CAN1_INTR {0} \
  CONFIG.PCW_P2F_CTI_INTR {0} \
  CONFIG.PCW_P2F_DMAC0_INTR {0} \
  CONFIG.PCW_P2F_DMAC1_INTR {0} \
  CONFIG.PCW_P2F_DMAC2_INTR {0} \
  CONFIG.PCW_P2F_DMAC3_INTR {0} \
  CONFIG.PCW_P2F_DMAC4_INTR {0} \
  CONFIG.PCW_P2F_DMAC5_INTR {0} \
  CONFIG.PCW_P2F_DMAC6_INTR {0} \
  CONFIG.PCW_P2F_DMAC7_INTR {0} \
  CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
  CONFIG.PCW_P2F_ENET0_INTR {0} \
  CONFIG.PCW_P2F_ENET1_INTR {0} \
  CONFIG.PCW_P2F_GPIO_INTR {0} \
  CONFIG.PCW_P2F_I2C0_INTR {0} \
  CONFIG.PCW_P2F_I2C1_INTR {0} \
  CONFIG.PCW_P2F_QSPI_INTR {0} \
  CONFIG.PCW_P2F_SDIO0_INTR {0} \
  CONFIG.PCW_P2F_SDIO1_INTR {0} \
  CONFIG.PCW_P2F_SMC_INTR {0} \
  CONFIG.PCW_P2F_SPI0_INTR {0} \
  CONFIG.PCW_P2F_SPI1_INTR {0} \
  CONFIG.PCW_P2F_UART0_INTR {0} \
  CONFIG.PCW_P2F_UART1_INTR {0} \
  CONFIG.PCW_P2F_USB0_INTR {0} \
  CONFIG.PCW_P2F_USB1_INTR {0} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.096} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.102} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.100} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.090} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.054} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.040} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.041} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.010} \
  CONFIG.PCW_PACKAGE_NAME {ffg900} \
  CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
  CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \
  CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
  CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
  CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
  CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
  CONFIG.PCW_QSPI_GRP_IO1_ENABLE {1} \
  CONFIG.PCW_QSPI_GRP_IO1_IO {MIO 0 9 .. 13} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} \
  CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFDFFFFFF} \
  CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
  CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
  CONFIG.PCW_SD0_GRP_CD_IO {MIO 14} \
  CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
  CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \
  CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
  CONFIG.PCW_SD0_GRP_WP_IO {MIO 15} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
  CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \
  CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
  CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \
  CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD1_SD1_IO {<Select>} \
  CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
  CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
  CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
  CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
  CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
  CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
  CONFIG.PCW_SINGLE_QSPI_DATA_MODE {<Select>} \
  CONFIG.PCW_SMC_CYCLE_T0 {NA} \
  CONFIG.PCW_SMC_CYCLE_T1 {NA} \
  CONFIG.PCW_SMC_CYCLE_T2 {NA} \
  CONFIG.PCW_SMC_CYCLE_T3 {NA} \
  CONFIG.PCW_SMC_CYCLE_T4 {NA} \
  CONFIG.PCW_SMC_CYCLE_T5 {NA} \
  CONFIG.PCW_SMC_CYCLE_T6 {NA} \
  CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
  CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
  CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
  CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
  CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
  CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
  CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
  CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \
  CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \
  CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
  CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SPI1_SPI1_IO {<Select>} \
  CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
  CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
  CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
  CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
  CONFIG.PCW_S_AXI_ACP_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
  CONFIG.PCW_S_AXI_GP0_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_GP1_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP0_FREQMHZ {50.0} \
  CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP1_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP2_FREQMHZ {50.0} \
  CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP3_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
  CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
  CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
  CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
  CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
  CONFIG.PCW_TRACE_TRACE_IO {<Select>} \
  CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
  CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
  CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_TTC1_TTC1_IO {EMIO} \
  CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
  CONFIG.PCW_UART0_BAUD_RATE {115200} \
  CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
  CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \
  CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_UART0_IO {<Select>} \
  CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
  CONFIG.PCW_UART1_BAUD_RATE {115200} \
  CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
  CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \
  CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
  CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
  CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
  CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
  CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
  CONFIG.PCW_UIPARAM_DDR_AL {0} \
  CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
  CONFIG.PCW_UIPARAM_DDR_BL {8} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
  CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
  CONFIG.PCW_UIPARAM_DDR_CL {7} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.0515} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.0515} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.0515} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.0515} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
  CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
  CONFIG.PCW_UIPARAM_DDR_CWL {6} \
  CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {133.8645} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {119.997} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {121.146} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {90.125} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {111.7605} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {123.5525} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {120.714} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {100.836} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {8 Bits} \
  CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
  CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
  CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
  CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
  CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M8 HX-15E} \
  CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
  CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
  CONFIG.PCW_UIPARAM_DDR_T_FAW {30.0} \
  CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
  CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
  CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
  CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
  CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
  CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
  CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
  CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_USB0_RESET_ENABLE {1} \
  CONFIG.PCW_USB0_RESET_IO {MIO 7} \
  CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
  CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
  CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
  CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_USB1_RESET_ENABLE {0} \
  CONFIG.PCW_USB1_RESET_IO {<Select>} \
  CONFIG.PCW_USB1_USB1_IO {<Select>} \
  CONFIG.PCW_USB_RESET_ENABLE {1} \
  CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
  CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
  CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
  CONFIG.PCW_USE_AXI_NONSECURE {0} \
  CONFIG.PCW_USE_CORESIGHT {0} \
  CONFIG.PCW_USE_CROSS_TRIGGER {0} \
  CONFIG.PCW_USE_CR_FABRIC {1} \
  CONFIG.PCW_USE_DDR_BYPASS {0} \
  CONFIG.PCW_USE_DEBUG {0} \
  CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
  CONFIG.PCW_USE_DMA0 {0} \
  CONFIG.PCW_USE_DMA1 {0} \
  CONFIG.PCW_USE_DMA2 {0} \
  CONFIG.PCW_USE_DMA3 {0} \
  CONFIG.PCW_USE_EXPANDED_IOP {0} \
  CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
  CONFIG.PCW_USE_HIGH_OCM {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
  CONFIG.PCW_USE_M_AXI_GP1 {0} \
  CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
  CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
  CONFIG.PCW_USE_S_AXI_ACP {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_GP1 {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
  CONFIG.PCW_USE_S_AXI_HP1 {0} \
  CONFIG.PCW_USE_S_AXI_HP2 {1} \
  CONFIG.PCW_USE_S_AXI_HP3 {0} \
  CONFIG.PCW_USE_TRACE {0} \
  CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
  CONFIG.PCW_VALUE_SILVERSION {3} \
  CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_WDT_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_WDT_WDT_IO {EMIO} \
  CONFIG.S_AXI_HP0.ADDR_WIDTH {32} \
  CONFIG.S_AXI_HP0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP0.DATA_WIDTH {64} \
  CONFIG.S_AXI_HP0.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP0.HAS_BRESP {1} \
  CONFIG.S_AXI_HP0.HAS_BURST {1} \
  CONFIG.S_AXI_HP0.HAS_CACHE {1} \
  CONFIG.S_AXI_HP0.HAS_LOCK {1} \
  CONFIG.S_AXI_HP0.HAS_PROT {1} \
  CONFIG.S_AXI_HP0.HAS_QOS {1} \
  CONFIG.S_AXI_HP0.HAS_REGION {0} \
  CONFIG.S_AXI_HP0.HAS_RRESP {1} \
  CONFIG.S_AXI_HP0.HAS_WSTRB {1} \
  CONFIG.S_AXI_HP0.ID_WIDTH {6} \
  CONFIG.S_AXI_HP0.INSERT_VIP {0} \
  CONFIG.S_AXI_HP0.MAX_BURST_LENGTH {16} \
  CONFIG.S_AXI_HP0.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI_HP0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_HP0.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI_HP0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_HP0.PHASE {0.0} \
  CONFIG.S_AXI_HP0.PROTOCOL {AXI3} \
  CONFIG.S_AXI_HP0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_HP0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_HP0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP0.WUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_BUSIF {S_AXI_HP0} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_RESET {} \
  CONFIG.S_AXI_HP0_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP0_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP0_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_HP0_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_HP0_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_HP2.ADDR_WIDTH {32} \
  CONFIG.S_AXI_HP2.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_HP2.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_HP2.BUSER_WIDTH {0} \
  CONFIG.S_AXI_HP2.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP2.DATA_WIDTH {64} \
  CONFIG.S_AXI_HP2.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP2.HAS_BRESP {1} \
  CONFIG.S_AXI_HP2.HAS_BURST {1} \
  CONFIG.S_AXI_HP2.HAS_CACHE {1} \
  CONFIG.S_AXI_HP2.HAS_LOCK {1} \
  CONFIG.S_AXI_HP2.HAS_PROT {1} \
  CONFIG.S_AXI_HP2.HAS_QOS {1} \
  CONFIG.S_AXI_HP2.HAS_REGION {0} \
  CONFIG.S_AXI_HP2.HAS_RRESP {1} \
  CONFIG.S_AXI_HP2.HAS_WSTRB {1} \
  CONFIG.S_AXI_HP2.ID_WIDTH {6} \
  CONFIG.S_AXI_HP2.INSERT_VIP {0} \
  CONFIG.S_AXI_HP2.MAX_BURST_LENGTH {16} \
  CONFIG.S_AXI_HP2.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI_HP2.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_HP2.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI_HP2.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_HP2.PHASE {0.0} \
  CONFIG.S_AXI_HP2.PROTOCOL {AXI3} \
  CONFIG.S_AXI_HP2.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_HP2.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP2.RUSER_WIDTH {0} \
  CONFIG.S_AXI_HP2.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_HP2.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP2.WUSER_WIDTH {0} \
  CONFIG.S_AXI_HP2_ACLK.ASSOCIATED_BUSIF {S_AXI_HP2} \
  CONFIG.S_AXI_HP2_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_HP2_ACLK.ASSOCIATED_RESET {} \
  CONFIG.S_AXI_HP2_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP2_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP2_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_HP2_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_HP2_ACLK.PHASE {0.0} \
  CONFIG.preset {None} " [get_ips design_1_processing_system7_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_proc_sys_reset_0_0', and cannot be set to '5e+07'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 -user_name design_1_proc_sys_reset_0_0
set_property -dict "\
  CONFIG.C_AUX_RESET_HIGH {0} \
  CONFIG.C_AUX_RST_WIDTH {4} \
  CONFIG.C_EXT_RESET_HIGH {0} \
  CONFIG.C_EXT_RST_WIDTH {4} \
  CONFIG.C_NUM_BUS_RST {1} \
  CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
  CONFIG.C_NUM_PERP_ARESETN {1} \
  CONFIG.C_NUM_PERP_RST {1} \
  CONFIG.Component_Name {design_1_proc_sys_reset_0_0} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.aux_reset.INSERT_VIP {0} \
  CONFIG.aux_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.bus_struct_reset.INSERT_VIP {0} \
  CONFIG.bus_struct_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.bus_struct_reset.TYPE {INTERCONNECT} \
  CONFIG.clock.ASSOCIATED_BUSIF {} \
  CONFIG.clock.ASSOCIATED_PORT {} \
  CONFIG.clock.ASSOCIATED_RESET {mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset} \
  CONFIG.clock.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clock.FREQ_HZ {50000000} \
  CONFIG.clock.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clock.INSERT_VIP {0} \
  CONFIG.clock.PHASE {0.0} \
  CONFIG.dbg_reset.INSERT_VIP {0} \
  CONFIG.dbg_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.ext_reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.ext_reset.INSERT_VIP {0} \
  CONFIG.ext_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.INSERT_VIP {0} \
  CONFIG.interconnect_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.TYPE {INTERCONNECT} \
  CONFIG.mb_rst.INSERT_VIP {0} \
  CONFIG.mb_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.mb_rst.TYPE {PROCESSOR} \
  CONFIG.peripheral_high_rst.INSERT_VIP {0} \
  CONFIG.peripheral_high_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.peripheral_high_rst.TYPE {PERIPHERAL} \
  CONFIG.peripheral_low_rst.INSERT_VIP {0} \
  CONFIG.peripheral_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.peripheral_low_rst.TYPE {PERIPHERAL} " [get_ips design_1_proc_sys_reset_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_1 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 27)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_axi_gpio_0_0', and cannot be set to '5e+07'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name design_1_axi_gpio_0_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {32} \
  CONFIG.C_GPIO_WIDTH {16} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {design_1_axi_gpio_0_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
  CONFIG.IP2INTC_IRQ.PortWidth {1} \
  CONFIG.IP2INTC_IRQ.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {50000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {false} " [get_ips design_1_axi_gpio_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_cdma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_cdma_0_0 (xilinx.com:ip:axi_cdma:4.1 (Rev. 25)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_axi_cdma_0_0', and cannot be set to '5e+07'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_cdma:4.1 -user_name design_1_axi_cdma_0_0
set_property -dict "\
  CONFIG.AXI_RESETN.INSERT_VIP {0} \
  CONFIG.AXI_RESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.CDMA_INTERRUPT.PortWidth {1} \
  CONFIG.CDMA_INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.C_ADDR_WIDTH {32} \
  CONFIG.C_AXI_LITE_IS_ASYNC {0} \
  CONFIG.C_DLYTMR_RESOLUTION {256} \
  CONFIG.C_ENABLE_KEYHOLE {false} \
  CONFIG.C_INCLUDE_DRE {0} \
  CONFIG.C_INCLUDE_SF {0} \
  CONFIG.C_INCLUDE_SG {0} \
  CONFIG.C_M_AXI_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAX_BURST_LEN {16} \
  CONFIG.C_READ_ADDR_PIPE_DEPTH {4} \
  CONFIG.C_USE_DATAMOVER_LITE {0} \
  CONFIG.C_WRITE_ADDR_PIPE_DEPTH {4} \
  CONFIG.Component_Name {design_1_axi_cdma_0_0} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {50000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {0} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_BUSIF {M_AXI:M_AXI_SG} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_ACLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.M_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_LITE.ADDR_WIDTH {6} \
  CONFIG.S_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.S_AXI_LITE.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE.HAS_BRESP {1} \
  CONFIG.S_AXI_LITE.HAS_BURST {0} \
  CONFIG.S_AXI_LITE.HAS_CACHE {0} \
  CONFIG.S_AXI_LITE.HAS_LOCK {0} \
  CONFIG.S_AXI_LITE.HAS_PROT {0} \
  CONFIG.S_AXI_LITE.HAS_QOS {0} \
  CONFIG.S_AXI_LITE.HAS_REGION {0} \
  CONFIG.S_AXI_LITE.HAS_RRESP {1} \
  CONFIG.S_AXI_LITE.HAS_WSTRB {0} \
  CONFIG.S_AXI_LITE.ID_WIDTH {0} \
  CONFIG.S_AXI_LITE.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_LITE.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_LITE.PHASE {0.0} \
  CONFIG.S_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_BUSIF {S_AXI_LITE} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_RESET {s_axi_lite_aresetn} \
  CONFIG.S_AXI_LITE_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_LITE_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE_ACLK.PHASE {0.0} " [get_ips design_1_axi_cdma_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 30 21:02:40 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_bram_ctrl_0_1 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1

3. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_axi_bram_ctrl_0_1', and cannot be set to '5e+07'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 -user_name design_1_axi_bram_ctrl_0_1
set_property -dict "\
  CONFIG.BMG_INSTANCE {EXTERNAL} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {32768} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXI:S_AXI_CTRL} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.CLKIF.FREQ_HZ {50000000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {design_1_axi_bram_ctrl_0_1} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ECC_ONOFF_RESET_VALUE {0} \
  CONFIG.ECC_TYPE {0} \
  CONFIG.FAULT_INJECT {0} \
  CONFIG.ID_WIDTH {0} \
  CONFIG.MEM_DEPTH {8192} \
  CONFIG.PROTOCOL {AXI4} \
  CONFIG.RD_CMD_OPTIMIZATION {0} \
  CONFIG.READ_LATENCY {1} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.SINGLE_PORT_BRAM {1} \
  CONFIG.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.ADDR_WIDTH {15} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {50000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {1} \
  CONFIG.S_AXI.HAS_CACHE {1} \
  CONFIG.S_AXI.HAS_LOCK {1} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {16} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.USE_ECC {0} " [get_ips design_1_axi_bram_ctrl_0_1]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 26 21:39:54 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_vio_0_0 (xilinx.com:ip:vio:3.0 (Rev. 22)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_vio_0_0'. These changes may impact your design.


-Upgraded port 'probe_in1' width 32 differs from original width 1

-Upgraded port 'probe_in3' width 1 differs from original width 32

-Upgraded port 'probe_in4' width 1 differs from original width 4

-Upgrade has removed port 'probe_in5'

-Upgrade has removed port 'probe_in6'

-Upgrade has removed port 'probe_in7'

-Upgrade has removed port 'probe_in8'

-Upgrade has removed port 'probe_in9'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 26 21:39:54 2022
| Host         : HeapAsus running 64-bit Ubuntu Kinetic Kudu (development branch)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_cdma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_cdma_0_0 (xilinx.com:ip:axi_cdma:4.1 (Rev. 25)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'NUM_WRITE_OUTSTANDING' is no longer present on the upgraded IP 'design_1_axi_cdma_0_0', and cannot be set to '2'

Parameter 'NUM_READ_OUTSTANDING' is no longer present on the upgraded IP 'design_1_axi_cdma_0_0', and cannot be set to '2'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_cdma:4.1 -user_name design_1_axi_cdma_0_0
set_property -dict "\
  CONFIG.AXI_RESETN.INSERT_VIP {0} \
  CONFIG.AXI_RESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.CDMA_INTERRUPT.PortWidth {1} \
  CONFIG.CDMA_INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.C_ADDR_WIDTH {32} \
  CONFIG.C_AXI_LITE_IS_ASYNC {0} \
  CONFIG.C_DLYTMR_RESOLUTION {256} \
  CONFIG.C_ENABLE_KEYHOLE {false} \
  CONFIG.C_INCLUDE_DRE {0} \
  CONFIG.C_INCLUDE_SF {0} \
  CONFIG.C_INCLUDE_SG {0} \
  CONFIG.C_M_AXI_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_MAX_BURST_LEN {16} \
  CONFIG.C_READ_ADDR_PIPE_DEPTH {4} \
  CONFIG.C_USE_DATAMOVER_LITE {0} \
  CONFIG.C_WRITE_ADDR_PIPE_DEPTH {4} \
  CONFIG.Component_Name {design_1_axi_cdma_0_0} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {50000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {0} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_BUSIF {M_AXI:M_AXI_SG} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_ACLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_ACLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.M_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_LITE.ADDR_WIDTH {6} \
  CONFIG.S_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.S_AXI_LITE.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE.HAS_BRESP {1} \
  CONFIG.S_AXI_LITE.HAS_BURST {0} \
  CONFIG.S_AXI_LITE.HAS_CACHE {0} \
  CONFIG.S_AXI_LITE.HAS_LOCK {0} \
  CONFIG.S_AXI_LITE.HAS_PROT {0} \
  CONFIG.S_AXI_LITE.HAS_QOS {0} \
  CONFIG.S_AXI_LITE.HAS_REGION {0} \
  CONFIG.S_AXI_LITE.HAS_RRESP {1} \
  CONFIG.S_AXI_LITE.HAS_WSTRB {0} \
  CONFIG.S_AXI_LITE.ID_WIDTH {0} \
  CONFIG.S_AXI_LITE.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_LITE.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_LITE.PHASE {0.0} \
  CONFIG.S_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_BUSIF {S_AXI_LITE} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_RESET {s_axi_lite_aresetn} \
  CONFIG.S_AXI_LITE_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_LITE_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_LITE_ACLK.PHASE {0.0} " [get_ips design_1_axi_cdma_0_0]


