
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs 444.namd-120B.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2895732 heartbeat IPC: 3.45336 cumulative IPC: 3.45336 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5876753 heartbeat IPC: 3.35456 cumulative IPC: 3.40324 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8785850 heartbeat IPC: 3.43749 cumulative IPC: 3.41458 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 11734393 heartbeat IPC: 3.39151 cumulative IPC: 3.40878 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 14598437 heartbeat IPC: 3.49157 cumulative IPC: 3.42502 (Simulation time: 0 hr 3 min 47 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 14598437 (Simulation time: 0 hr 3 min 47 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 18867388 heartbeat IPC: 2.3425 cumulative IPC: 2.3425 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 22990946 heartbeat IPC: 2.42509 cumulative IPC: 2.38308 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 27086376 heartbeat IPC: 2.44175 cumulative IPC: 2.40232 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 31058987 heartbeat IPC: 2.51724 cumulative IPC: 2.43005 (Simulation time: 0 hr 6 min 6 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 35019922 heartbeat IPC: 2.52466 cumulative IPC: 2.4484 (Simulation time: 0 hr 6 min 36 sec) 
Finished CPU 0 instructions: 50000003 cycles: 20421486 cumulative IPC: 2.4484 (Simulation time: 0 hr 6 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.4484 instructions: 50000003 cycles: 20421486
cpu0_DTLB TOTAL     ACCESS:    9680129  HIT:    9676615  MISS:       3514
cpu0_DTLB LOAD      ACCESS:    8518039  HIT:    8514688  MISS:       3351
cpu0_DTLB RFO       ACCESS:    1162090  HIT:    1161927  MISS:        163
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.2467 cycles
cpu0_ITLB TOTAL     ACCESS:    1747417  HIT:    1747417  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1747417  HIT:    1747417  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      47837  HIT:      47837  MISS:          0
cpu0_L1I LOAD      ACCESS:      47837  HIT:      47837  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       3514  HIT:       3376  MISS:        138
cpu0_STLB LOAD      ACCESS:       3351  HIT:       3213  MISS:        138
cpu0_STLB RFO       ACCESS:        163  HIT:        163  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.79 cycles
cpu0_L1D TOTAL     ACCESS:    8933407  HIT:    8852729  MISS:      80678
cpu0_L1D LOAD      ACCESS:    7354711  HIT:    7277602  MISS:      77109
cpu0_L1D RFO       ACCESS:    1578558  HIT:    1575022  MISS:       3536
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        138  HIT:        105  MISS:         33
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 19.8063 cycles
cpu0_L2C TOTAL     ACCESS:      95070  HIT:      87514  MISS:       7556
cpu0_L2C LOAD      ACCESS:      77097  HIT:      69545  MISS:       7552
cpu0_L2C RFO       ACCESS:       3536  HIT:       3532  MISS:          4
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      14404  HIT:      14404  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         33  HIT:         33  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 93.994 cycles
LLC TOTAL     ACCESS:       8995  HIT:       3275  MISS:       5720
LLC LOAD      ACCESS:       7552  HIT:       1873  MISS:       5679
LLC RFO       ACCESS:          4  HIT:          3  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       1439  HIT:       1399  MISS:         40
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:         36
LLC AVERAGE MISS LATENCY: 96.4236 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3885  ROW_BUFFER_MISS:       1795
 DBUS AVG_CONGESTED_CYCLE:    3.66788
 WQ ROW_BUFFER_HIT:         32  ROW_BUFFER_MISS:          7  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.7665% MPKI: 2.52732 Average ROB Occupancy at Mispredict: 97.0698
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.52732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

