{:input (genetic.representation/genetic-representation "../mediumcorpus/57297.64FA0276.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_19, wire1_25, wire2_20, wire3_26, wire4_17, wire5_23, wire6_18, wire7_24);\n  wire \\:missing_edge ;\n  input wire0_19;\n  wire wire0_19;\n  wire wire10;\n  wire wire11_12_19;\n  wire wire11_12_20;\n  wire wire11_15;\n  wire wire12_16;\n  wire wire13_14_25;\n  wire wire13_14_26;\n  wire wire13_21;\n  wire wire14_22;\n  wire wire15_17;\n  wire wire16_18;\n  input wire1_25;\n  wire wire1_25;\n  wire wire21_23;\n  wire wire22_24;\n  input wire2_20;\n  wire wire2_20;\n  input wire3_26;\n  wire wire3_26;\n  output wire4_17;\n  wire wire4_17;\n  output wire5_23;\n  wire wire5_23;\n  output wire6_18;\n  wire wire6_18;\n  output wire7_24;\n  wire wire7_24;\n  wire wire8;\n  wire wire9;\n  assign wire11_15 = 4'h8 >> { wire11_12_20, wire11_12_19 };\n  assign wire12_16 = 4'h6 >> { wire11_12_20, wire11_12_19 };\n  assign wire13_21 = 4'h8 >> { wire13_14_26, wire13_14_25 };\n  assign wire14_22 = 4'h6 >> { wire13_14_26, wire13_14_25 };\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\n  assign wire10 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_26 = wire3_26;\n  assign wire13_14_25 = wire1_25;\n  assign wire7_24 = wire22_24;\n  assign wire5_23 = wire21_23;\n  assign wire22_24 = wire14_22;\n  assign wire21_23 = wire13_21;\n  assign wire11_12_20 = wire2_20;\n  assign wire11_12_19 = wire0_19;\n  assign wire6_18 = wire16_18;\n  assign wire4_17 = wire15_17;\n  assign wire16_18 = wire12_16;\n  assign wire15_17 = wire11_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:3.1-56.10\" *)\nmodule postsynth(wire0_19, wire1_25, wire2_20, wire3_26, wire4_17, wire5_23, wire6_18, wire7_24);\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:5.9-5.17\" *)\n  input wire0_19;\n  wire wire0_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:8.8-8.20\" *)\n  wire wire11_12_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:9.8-9.20\" *)\n  wire wire11_12_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:10.8-10.17\" *)\n  wire wire11_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:11.8-11.17\" *)\n  wire wire12_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:12.8-12.20\" *)\n  wire wire13_14_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:13.8-13.20\" *)\n  wire wire13_14_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:14.8-14.17\" *)\n  wire wire13_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:15.8-15.17\" *)\n  wire wire14_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:16.8-16.17\" *)\n  wire wire15_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:17.8-17.17\" *)\n  wire wire16_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:18.9-18.17\" *)\n  input wire1_25;\n  wire wire1_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:20.8-20.17\" *)\n  wire wire21_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:21.8-21.17\" *)\n  wire wire22_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:22.9-22.17\" *)\n  input wire2_20;\n  wire wire2_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:24.9-24.17\" *)\n  input wire3_26;\n  wire wire3_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:26.10-26.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:28.10-28.18\" *)\n  output wire5_23;\n  wire wire5_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:30.10-30.18\" *)\n  output wire6_18;\n  wire wire6_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:32.10-32.18\" *)\n  output wire7_24;\n  wire wire7_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:34.8-34.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/404F7600.v:35.8-35.13\" *)\n  wire wire9;\n  assign wire4_17 = wire2_20 & wire0_19;\n  assign wire6_18 = wire2_20 ^ wire0_19;\n  assign wire5_23 = wire3_26 & wire1_25;\n  assign wire7_24 = wire3_26 ^ wire1_25;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire11_12_19 = wire0_19;\n  assign wire11_12_20 = wire2_20;\n  assign wire11_15 = wire4_17;\n  assign wire12_16 = wire6_18;\n  assign wire13_14_25 = wire1_25;\n  assign wire13_14_26 = wire3_26;\n  assign wire13_21 = wire5_23;\n  assign wire14_22 = wire7_24;\n  assign wire15_17 = wire4_17;\n  assign wire16_18 = wire6_18;\n  assign wire21_23 = wire5_23;\n  assign wire22_24 = wire7_24;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}