// Seed: 3102044922
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
  wire id_5;
  specify
    if (1) (negedge id_6 => (id_7 +: 1)) = ({1}, id_7);
    (id_8 => id_9) = (id_6, 1  : id_7  : id_4);
    specparam id_10 = id_7 == id_4;
  endspecify
  xor (id_1, id_2, id_3, id_4);
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4
    , id_6
);
  wire id_7;
  module_0();
endmodule
