{
    "version": "0.1",
    "iter": "1",
    "plusargs": {
        "+UVM_MAX_QUIT_COUNT": "1",
        "+UVM_VERBOSITY": "UVM_NONE",
        "+UVM_TIMEOUT": "200000000000",
        "+axi_sys_enable_domain_based_addr_gen" : "1",
        "+enable_populate_addrq" : "1",
        "+use_large_memregion": "1",
        "+k_targ_src_id_chk_en": "1",
        "+chiaiu_scb_en": "1",
        "+use_ace_vip_snps": "1",
        "+use_rw_csr_snps": "1",
        "+ioaiu_scb_en": "1",
        "+dce_scb_en": "1",
        "+dmi_scb_en": "1",
        "+dii_scb_en": "1",
        "+dve_scb_en": "1",
        "+legato_scb_dis": "1",
        "+EN_FSYS_SCB": "1",
        "+k_coh_noncoh_collision":"1",
        "+is_dve_dtwdbg_reader": "0",
        "+k_ace_slave_read_data_interleave_dis": "1",
        "+k_timeout": "1500000",
        "+k_sim_timeout": "25",
        "+boot_from_ioaiu": "1",
        "+ioaiu_cov_dis": "1",
        "+disable_bresp_watchdog_timeout":null,
        "+all_ways_for_cache": "1",
        "+FSYS_TIME_DECAY": "1500000000",
        "+ioaiu_test":null
    },
    "defines": "ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,FSYS_COVER_ON,RESILIENCY_TESTING,USE_VIP_SNPS,USE_VIP_SNPS_AXI_MASTERS,IO_SUBSYS_SNPS,SVT_AXI_MON_CFG_BASED_COV_GRP_DEF",
    "tbTopTachl": "$WORK_TOP/../hw-lib/rtl/lib/src/gen_wrapper.tachl",
    "pkgPath" : "full_sys/tb/dvPkg.json",
    "configlist": {
        "hw_cfg_46": {
            "purpose": "Configuration with All ioaiu - 1 ACE, 1 ACE-LITE w/ DVM",
            "tcl_lib": "hw_config_46",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_46",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_40": {
            "purpose": "Configuration with All ioaiu - 4 ACE, 1 ACE-LITE w/ DVM, 1 ACE-LITE, 1 ACELITE-E w/ DVM, 2 AXI4 with proxy cache",
            "tcl_lib": "hw_config_40",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_oppo": {
            "purpose": "Configuration with All ioaiu - 4 ACE w/ DVM, 1 AXI4 with proxy cache",
            "tcl_lib": "hw_config_oppo",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_oppo",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_43": {
            "purpose": "Configuration with All ioaiu - 2 ACE",
            "tcl_lib": "hw_config_43",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_43",
            "label"  : [  ],
            "compile_args": "+define+SVT_AMBA_DATA_UTIL_ENABLE_INTERNAL_MESSAGING"
        },
        "hw_cfg_ioaiu_subsys1": {
            "purpose": "ioaiu subsys1 config with -- one ACE, one 2-core MP-NCAIU, one ACE-Lite-E w/ DVM, one AXI4, one ACE-Lite",
            "tcl_lib": "hw_config_ioaiu_subsys1",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ioaiu_subsys1",
            "defines": "USE_VIP_SNPS_AXI_SLAVES",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys2": {
            "purpose": "ioaiu subsys2 config with -- one ACE, one 4-core MP-NCAIU, one 1-core NCAIU w/ cache",
            "tcl_lib": "hw_config_ioaiu_subsys2",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ioaiu_subsys2",
            "defines": "USE_VIP_SNPS_AXI_SLAVES",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys3": {
            "purpose": "ioaiu subsys3 config with -- two ACE, two IOC, one AXI5, one ACE-Lite, one ACE5-Lite",
            "tcl_lib": "hw_config_ioaiu_subsys3",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys3/hw_config_ioaiu_subsys3.tcl",
            "defines": "USE_VIP_SNPS_AXI_SLAVES",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys3_directed_delay": {
            "purpose": "ioaiu subsys3 config with -- two ACE, two IOC, one AXI5, one ACE-Lite, one ACE5-Lite",
            "tcl_lib": "hw_config_ioaiu_subsys3",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys3/hw_config_ioaiu_subsys3.tcl",
            "defines": "USE_VIP_SNPS_AXI_SLAVES,DIRECTED_TEST_FOR_DII",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys4": {
            "purpose": "ioaiu subsys4 config with -- two ACE, two IOC, one ACE_Lite_OWO (256b), one ACE_Lite_OWO(512b), one AXI5_OWO(512b), one AXI5_OWO(256b)",
            "tcl_lib": "hw_config_ioaiu_subsys4",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys4/hw_config_ioaiu_subsys4.tcl",
            "defines": "USE_VIP_SNPS_AXI_SLAVES",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys4_directed_delay": {
            "purpose": "ioaiu subsys4 config with -- two ACE, two IOC, one ACE_Lite_OWO (256b), one ACE_Lite_OWO(512b), one AXI5_OWO(512b), one AXI5_OWO(256b)",
            "tcl_lib": "hw_config_ioaiu_subsys4",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys4/hw_config_ioaiu_subsys4.tcl",
            "defines": "USE_VIP_SNPS_AXI_SLAVES,DIRECTED_TEST_FOR_DII",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys4_inhouse_slv": {
            "purpose": "ioaiu subsys4 config with -- two ACE, two IOC, one ACE_Lite_OWO (256b), one ACE_Lite_OWO(512b), one AXI5_OWO(512b), one AXI5_OWO(256b)",
            "tcl_lib": "hw_config_ioaiu_subsys4",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys4/hw_config_ioaiu_subsys4.tcl",
            "label"  : [ "fregr" ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys5": {
            "purpose": "ioaiu subsys5 config with -- two ACE, two IOC, one ACE_Lite_OWO (256b), one ACE_Lite_OWO(512b), one AXI5_OWO(512b), one AXI5_OWO(256b), goal was to support wAddr=64 but moved to 3.8",
            "tcl_lib": "hw_config_ioaiu_subsys5",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys5/hw_config_ioaiu_subsys5.tcl",
            "label"  : [ ],
            "compile_args": ""
        },
        "hw_cfg_ioaiu_subsys6": {
            "purpose": "two ACE, two IOC, one ACE_Lite_OWO (256b), one ACE_Lite_OWO(512b), one AXI5_OWO(512b), one AXI5_OWO(256b), 2 DCEs and 2 DMIs",
            "tcl_lib": "hw_config_ioaiu_subsys6",
            "tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_ioaiu_subsys6/hw_config_ioaiu_subsys6.tcl",
            "defines": "USE_VIP_SNPS_AXI_SLAVES",
            "label"  : ["fregr"],
            "compile_args": ""
        }
    },
    "testlist": {
        "single_txn": {
            "name": "io_subsys_test",
            "purpose": "IOAIU test using svt sequence",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{},
                "hw_cfg_ioaiu_subsys5":{},
                "hw_cfg_45_e_axi5_snps":{},
                "hw_cfg_43":{}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "2",
                "+FSYS_TIME_DECAY": "7500000000",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0
            },
            "flavors"   : {
            },
            "label": [
                "fregr"
            ]
       },
       "pcie_traffic":{
            "name": "io_subsys_test",
            "purpose": "among the 4 owo masters, vseq randomly selects one producer aiu and one consumer aiu and the sequence described in CONC-15271 is implemented",
            "config": {
                "hw_cfg_ioaiu_subsys4":{},
                "hw_cfg_ioaiu_subsys6":{}
            },
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {
                "+vseq":"pcie_vseq",
                "+reduce_addr_area": "1",
                "+ccp_lookupen": "0",
                "+ccp_allocen" : "0",
                "+axi_sys_enable_domain_based_addr_gen" : "0",
                "+EN_MEM_CHECK" : "1",
                "+def_ready_one_val_at_target_native_if": null,
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "1",
                "+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0"
            },
	        "flavors"   : {
                "checkin"       : {"iter":1, "plusargs":{"+num_buffers": "1", "+buffer_itr": "2", "+prod_cons_64B":null}, "label":["checkin"], "seed": 0},
                "perf"          : {"iter":1, "plusargs":{"+num_buffers": "1", "+buffer_itr": "1", "+pcie_perf_test":null}, "label":["fregr"]},
                "perf_cohdmi_bufmem_dii_flagmem" : {"iter":1, "plusargs":{"+num_buffers": "1", "+buffer_itr": "1", "+prod_cons_64B":null, "+pcie_perf_test":null, "+buf_mem": "coh_dmi", "+flag_mem": "dii"}, "label":["fregr"]},
                "prod_cons_64B" : {"iter":5, "plusargs":{"+prod_cons_64B":null}, "label":["fregr"]},
                "cons_ace"      : {"iter":5, "plusargs":{"+cons_ace":null}, "label":["fregr"]},
                "single_beat"   : {"iter":5, "plusargs":{"+single_beat": null}, "label":["fregr"]},
                "dii_flagmem"  : {"iter":5, "plusargs":{"+flag_mem": "dii"}, "label":["fregr"]},
                "cohdmi_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "dii"}, "label":["fregr"]},
                "cohdmi_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "coh_dmi"}, "label":["fregr"]},
                "cohdmi_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "noncoh_dmi"}, "label":["fregr"]},
                "noncohdmi_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "dii"}, "label":["fregr"]},
                "noncohdmi_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "coh_dmi"}, "label":["fregr"]},
                "noncohdmi_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "noncoh_dmi"}, "label":["fregr"]},
                "dii_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "dii"}, "label":["fregr"]},
                "dii_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "coh_dmi"}, "label":["fregr"]},
                "dii_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "noncoh_dmi"}, "label":["fregr"]},
                "random"        : {"iter":5, "label":["fregr"]},
                "random_stress_starv"        : {"iter":5,  "plusargs":{"+stress_starv":null}, "label":["fregr"]}
            },
            "label": [
                "owo_pc"
            ]
        },
        "random": {
            "name": "io_subsys_test",
            "purpose": "IOAIU test using svt sequence",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{},
                "hw_cfg_ioaiu_subsys6":{}
            },
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "500",
                "+FSYS_TIME_DECAY": "7500000000",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0
            },
            "flavors"   : {
                "checkin" : {"iter":1, "plusargs":{"+ioaiu_num_trans": "100"}, "label":["checkin"], "seed": 0},
                "wo_addr_pool" : {"iter":5,  "plusargs":{"+ioaiu_num_trans": "1250", "num_read":"750", "num_write":"500"}, "label":["fregr"], "hashtag":["#Test.IOAIU.random_traffic"]},
                "w_dvm_wo_addr_pool" : {"iter":5,  "plusargs":{"+ioaiu_num_trans": "1250", "num_read":"750", "num_write":"500", "+dvmsync":1, "+dvmsync":1}, "label":["fregr"]},
                "wo_addr_pool_stress_starv" : {"iter":5, "plusargs":{"+stress_starv": null, "+ioaiu_num_trans": "1250", "num_read":"750", "num_write":"500"},"label":["fregr"]},
                "wo_addr_pool_same_axid" : {"iter":5,"plusargs":{"+axid_collision" :"1"},"hashtag":["#Test.IOAIU.axid_collision"]},
                "wo_addr_pool_same_axid_stress_starv" : {"iter":5,"plusargs":{"+stress_starv": null, "+ioaiu_num_trans": "1250", "num_read":"750", "num_write":"500","+axid_collision" :"1"}},
                "wo_addr_pool_max_id" : {"iter":1,"purpose": "added for coverage- max_id range","plusargs":{"+ioaiu_num_trans": "50","+max_id" :null}, "label":["fregr"]},
                "wo_addr_pool_data_before_addr" : {"iter":1,"plusargs":{"+data_before_addr_for_wr":1}},
                "wo_addr_pool_data_after_addr" : {"iter":1,"plusargs":{"+data_before_addr_for_wr":0}},
                "wo_addr_pool_all_len_noncoh_rd_wr" : {"iter":1,"plusargs":{"+dis_all_txn_wts":null,"+rdnosnp":"1","+wrnosnp":"1","+en_all_axlen_for_noncoh_txns":null,"+axcache_alloc_wt":"50"}},
                "wo_addr_pool_noncoh_rd_wr_maxdata" : {"iter":1,"plusargs":{"+ioaiu_num_trans": "100","+dis_all_txn_wts":null,"+max_data":null,"+rdnosnp":"1","+wrnosnp":"1"},"label":["cov_upd"]},
                "wo_addr_pool_128_255_len_noncoh_rd_wr" : {"iter":1,"plusargs":{"+dis_all_txn_wts":null,"+rdnosnp":"1","+wrnosnp":"1","+en_all_axlen_for_noncoh_txns":null,"+en_127_255_axlen_for_noncoh_txns":null,"+ioaiu_num_trans": "50"},"purpose":"added for coverage"},
                "wo_addr_pool_short_dly" : {"iter":1,"plusargs":{"+native_intf_delay": "SHORT"}},
                "wo_addr_pool_short_dly" : {"iter":1,"plusargs":{"+native_intf_delay": "SHORT"}},
                "wo_addr_pool_long_dly"  : {"iter":1,"plusargs":{"+native_intf_delay": "LONG"}},
                "wo_addr_pool_single_burst" : {"iter":1,"plusargs":{"+burst_len": "ZERO"},"label":["nw_txn"]},
                "wo_addr_pool_short_burst" : {"iter":1,"plusargs":{"+burst_len": "SHORT"}},
                "wo_addr_pool_long_burst"  : {"iter":1,"plusargs":{"+burst_len": "LONG","+disable_bresp_watchdog_timeout":null}},
                "wo_addr_pool_dvm" : {"iter":5, "plusargs":{"+dvmsync":1,"+dvmnonsync":5}, "purpose": "all random txns with no addr pool & dvms", "label":["fregr"]},
                "wo_addr_pool_w_intf_parity_chk" : {"iter":1, "plusargs":{"+en_intf_parity_chk":null,"+ioaiu_num_trans": "50"}, "label":["fregr"]},
								"wo_addr_pool_ptl_wrstrb":{"iter":1,"plusargs":{"+ptl_wstrb":null},"label":["ptl_wrstrb"]},
								"wo_addr_pool_zero_wrstrb":{"iter":1,"plusargs":{"+zero_wstrb":null},"label":["ptl_wrstrb"]}
            },
            "label": [
                "fregr"
            ]
       },
       "random_w_excl":{
            "name": "io_subsys_test",
            "purpose": "These tests run the exclusive sequences on AXI4 interface and also enables exclusives on ACE interface,Do not incerse the number of transection to more then 10",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{}, 
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "10",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0,
                "+en_excl_txn":null,
                "+axi_seq":"excl_seq"
            },
	        "flavors"   : {
               "same_axid" : {"iter":1,"plusargs":{"+axid_collision" :"1"},"label":["fregr"]},
               "dev_nonbuf" : {"iter":1,"plusargs":{"+dis_all_txn_wts":null,"+rdnosnp":"1","+wrnosnp":"1","+dev_nonbuf" :"1"},"label":["cov_upd","fregr"]},
               "short_dly" : {"iter":1,"plusargs":{"+native_intf_delay": "SHORT"},"label":["fregr"]},
               "long_dly"  : {"iter":1,"plusargs":{"+native_intf_delay": "LONG"},"label":["fregr"]},
               "noncohMem" : {"iter":1,"comment":"conc-16243","plusargs":{"+dis_all_txn_wts":null,"+rdnosnp":"1","+wrnosnp":"1","+use_user_noncoh_addrq":null}},
               "error":  {"iter":1,"plusargs": {"+CONC-8860-WORKAROUND": "1","+use_large_memregion": "1","+ioaiu_num_trans": "10","+en_all_txn_wts": null, "+dvmsync":0,"+dvmnonsync":0,"+k_sim_timeout": "25","+error_test":"1","+SNPrsp_with_non_data_error":"20","+SNPrsp_with_data_error":"20","+prob_ace_snp_resp_error": "80","+prob_ace_slave_rd_resp_error": "80","+prob_ace_slave_wr_resp_error": "80","+dtwrsp_cmstatus_with_error": 1,"+FSYS_PRED_OFF" : "1"},"label":["fregr"]}
            },
            "label": [
            ]

        },
        "rd_after_wr_to_dii_selfchk_test":{
            "name": "io_subsys_test",
            "purpose": "Write to the full cacheline, followed by reads for all values of axcache and all legal values of GPRAR.Order",
            "config": {
                "hw_cfg_ioaiu_subsys4_directed_delay":{},
								"hw_cfg_ioaiu_subsys3_directed_delay":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}
            },
            "hashtag"                      : ["#Test.IOAIU.Ordering_Test1"],
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",
								"+conc_17519":null,
                "+axi_seq":"svt_rd_after_wr_seq",
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
           "label": ["fregr"],
           "flavors"   : {
            "random_axcache_policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null}},
            "policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2"}},
            "policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2"}},
            "policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3"}}
            }
        },
        "rd_after_wr_to_dmi_selfchk_test":{
            "name": "io_subsys_test",
            "purpose": "Write to the full cacheline, followed by reads for all values of axcache and all values of GPRAR.Order",
            "config": {
                "hw_cfg_ioaiu_subsys4_directed_delay":{},
								"hw_cfg_ioaiu_subsys3_directed_delay":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}
            },
            "hashtag"                      : ["#Test.IOAIU.Ordering_Test1"],
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",	
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
            "label": ["fregr"],
					  "flavors"   : {
	   			  "random_axcache_non_coh_dmi_target":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "non_coh_dmi_target":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "random_axcache_coh_dmi_target":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "coh_dmi_target":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"svt_rd_after_wr_seq"}},

     			  "random_axcache_non_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+use_user_addrq": "1","+reduce_addr_area": "1","+en_all_txn_wts": null}},
		 			  "non_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+use_user_addrq": "1","+reduce_addr_area": "1","+en_all_txn_wts": null}},
     			  "random_axcache_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+reduce_addr_area": "1","+use_user_addrq": "1","+en_all_txn_wts": null}},
		 			  "coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+reduce_addr_area": "1","+use_user_addrq": "1","+en_all_txn_wts": null}},

		 			  "random_axcache_non_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
     			  "non_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
		 			  "random_axcache_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
	   			  "coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq"}},

						"random_axcache_non_coh_dmi_target_with_2write":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
     			  "non_coh_dmi_target_with_2write":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
		 			  "random_axcache_coh_dmi_target_with_2write":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
	   			  "coh_dmi_target_with_2write":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}}

	   			  }
	},

        "rd_after_wr_to_dii_selfchk_test_with_loaded_traffic":{
            "name": "io_subsys_test",
            "purpose": "Write to the full cacheline, followed by reads for all values of axcache and all values of GPRAR.Order with loaded traffic",            
            "config": {
                "hw_cfg_ioaiu_subsys4_directed_delay":{},
								"hw_cfg_ioaiu_subsys3_directed_delay":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}
            },
            "hashtag"                      : ["#Test.IOAIU.Ordering_Test1"],
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1",
                "+ioaiu_num_trans": "50",
                "+svt_rd_after_wr_to_dii_with_loaded_traffic":null,
                "+use_user_addrq": "1",
                "+reduce_addr_area": "1",
                "+en_all_txn_wts": null,
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",
								"+conc_17519":null,
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
                
            },
           "label": ["fregr"],
					 "flavors"   : {
            "random_axcache_policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null}},
            "policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2"}},
            "policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2"}},
            "policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3"}}
            }
        },
       "dii_selfchk_test":{
            "name": "io_subsys_test",
            "purpose": "Write back to back ull cacheline, followed by reads for all values of axcache and all values of GPRAR.Order with WriteID=0",            
            "config": {
                "hw_cfg_ioaiu_subsys4_directed_delay":{},
								"hw_cfg_ioaiu_subsys3_directed_delay":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}
            },
            "hashtag"                      : ["#Test.IOAIU.Ordering_Test2","#Test.IOAIU.Ordering_Test3"],
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",
								"+conc_17519":null,	
                "+axi_seq":"wr_ordering_selfchk_seq",
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
           "label": ["fregr"],
					 "flavors"   : {
            "random_axcache_policy_relaxed_rd_after_b2b_wr_w_same_id_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_relaxed_rd_after_b2b_wr_w_same_id_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_endpoint_rd_after_b2b_wr_w_same_id":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null}},
            "policy_relaxed_rd_after_b2b_wr_w_same_id_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2"}},
            "policy_relaxed_rd_after_b2b_wr_w_same_id_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2"}},
            "policy_endpoint_rd_after_b2b_wr_w_same_id":{"iter":1,"plusargs":{"+response_order":"3"}},

            "random_axcache_policy_relaxed_rd_after_2wr_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2", "+random_axcache":null,"+unique_id":null}},
            "random_axcache_policy_relaxed_rd_after_2wr_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2", "+random_axcache":null,"+unique_id":null}},
            "random_axcache_policy_endpoint_rd_after_2wr":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null,"+unique_id":null}},
            "policy_relaxed_rd_after_2wr_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+unique_id":null}},
            "policy_relaxed_rd_after_2wr_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+unique_id":null}},
            "policy_endpoint_rd_after_2wr":{"iter":1,"plusargs":{"+response_order":"3","+unique_id":null}}
            }
        },
        "directed_wrap_test":{
            "name": "io_subsys_test",
            "purpose": "Write to the full cacheline, followed by reads of different start_addr and burst_length",
            "config": {
                "hw_cfg_ioaiu_subsys1":{"plusargs":{"+ioaiu_en":"0n2n3n4"}},
                "hw_cfg_ioaiu_subsys2":{"plusargs":{"+ioaiu_en":"0n2"}},
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{}
            },
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1"
            },
           "label": ["fregr"],
           "flavors"   : { 
                "rd_after_wr_wrap_dii" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null}},
                "rd_after_wr_wrap_noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "rd_after_wr_wrap_coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+coh_dmi": null}},
                "rd_after_wr_wrap_dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null,"+mem_type":"dev"}},
                "rd_after_wr_wrap_dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null,"+mem_type":"nor"}}

            }
        },
        "directed_test":{
            "name": "io_subsys_test",
            "purpose": "Write to a full cacheline, followed by reads of different start_addr and transfer_size within the same cacheline",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{},
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{}
            },
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1"
            },
           "label": ["fregr"],
           "flavors"   : {
                "narrow_single_beat_rd_dii" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null}},
                "narrow_single_beat_rd_noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "narrow_single_beat_rd_coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+coh_dmi": null}},
                "narrow_single_beat_rd_dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null,"+mem_type":"dev"}},
                "narrow_single_beat_rd_dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null,"+mem_type":"nor"}},
                "narrow_single_beat_wr_dii" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null}},
                "narrow_single_beat_wr_noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "narrow_single_beat_wr_coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+coh_dmi": null}},
                "narrow_single_beat_wr_dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null,"+mem_type":"dev"}},
                "narrow_single_beat_wr_dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null,"+mem_type":"nor"}}
            }
        },
        "svt_axi_seq":{
            "name": "io_subsys_test",
            "purpose": "These tests run sequences on AXI4 interface,Do not incerse the number of transection to more then 50",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{}, 
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{},
                "hw_cfg_ioaiu_subsys6":{}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "50",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0
            },
           "label": ["fregr"
            ],
           "flavors"   : {
                "random_sanity"           : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"sanity_seq"}},
                "random_sanity_same_axid_normem_endpoint" : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"sanity_seq", "+axid_collision" :"1","+response_order":"3", "+nor_mem":null}},
                "outstanding_xact_id"     : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"outstanding_xact_id_seq"}},
                "unique_id_random"        : {"iter":1, "plusargs":{"+ioaiu_num_trans": "10","+axi_seq":"unique_id_random_seq"}},
                "unique_id_wr_rd_"        : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"unique_id_wr_rd_seq"}},
                "aligned_addr"            : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"aligned_addr_seq"}},
                "wr_data_before_addr_seq_long_dly"    : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"write_data_before_addr_seq","+native_intf_delay": "LONG"}},
                "wr_data_before_addr_seq_short_dly"   : {"iter":1, "plusargs":{"+ioaiu_num_trans": "50","+axi_seq":"write_data_before_addr_seq","+native_intf_delay": "SHORT"}}
            }
        },
        "coh":{
           "name": "io_subsys_test",
            "purpose": "These tests run coherency.all random txns with coh addr pool. num_coh_addr = value passed with reduce_addr_area",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{}, 
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{}
            },
            "ignoreParentTest" : "true",
            "qrsimoptions": "-P",
            "plusargs": {
                "+en_all_txn_wts": null,
                "+rdnosnp":"0",
                "+wrnosnp":"0",
                "+dvmsync":0,
                "+dvmnonsync":0,
                "+ioaiu_num_trans": "500",
                "+use_user_addrq": "1",
                "+reduce_addr_area": "1"
            },
           "label": ["fregr",
               "coh_test"
            ],
           "flavors"   : {
               "w_addr_pool"           : {"iter":5, "purpose": "all random txns with reduced addr pool"},
               "w_addr_pool_stress_starv" : {"iter":5,  "plusargs":{"+ioaiu_num_trans": "1000","+stress_starv" :null}},
               "w_addr_pool_stress_starv_ptl_wrstrb" : {"iter":5,  "plusargs":{"+ioaiu_num_trans": "1000","+stress_starv" :null,"+ptl_wstrb": null},"label":["ptl_wrstrb"]},
               "w_addr_pool_same_axid" : {"iter":1, "plusargs":{"+axid_collision" :"1"} },
               "w_addr_pool_same_axid_stress_starv" : {"iter":1, "plusargs":{"+axid_collision" :"1", "+ioaiu_num_trans": "1000","+stress_starv" :null}},
               "w_addr_pool_short_dly" : {"iter":1, "plusargs":{"+native_intf_delay": "SHORT"} },
               "w_addr_pool_long_dly"  : {"iter":1, "plusargs":{"+native_intf_delay": "LONG"} },
               "w_addr_pool_single_burst": {"iter":1, "plusargs":{"+burst_len": "ZERO"},"label":["nw_txn"]},
               "w_addr_pool_short_burst" : {"iter":1, "plusargs":{"+burst_len": "SHORT"} },
               "w_addr_pool_long_burst"  : {"iter":1, "plusargs":{"+burst_len": "LONG","+disable_bresp_watchdog_timeout":null} },
               "w_addr_pool_ptl_wrstrb"  : {"iter":1, "plusargs":{"+ptl_wstrb": null} ,"label":["ptl_wrstrb"]},
               "w_addr_pool_and_mstr_alloc" :
               {"iter":5, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100"} },
               "w_addr_pool_mstr_alloc_constrain_ioc_setidx" :
               {"iter":5, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100","+constrain_ioc_set_index":null,"+ioaiu_num_trans": "500"} },
               "w_addr_pool_mstr_alloc_constrain_ioc_setidx_ptl_wrstrb" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+wrunq":"1","+ptl_wstrb": null,"+axcache_alloc_wt": "100","+constrain_ioc_set_index":null,"+ioaiu_num_trans": "500"},"label":["ptl_wrstrb"] },
               "w_addr_pool_mstr_alloc_constrain_ioc_setidx_stress_starv" :
               {"iter":5, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100","+constrain_ioc_set_index":null,"+ioaiu_num_trans": "500", "+stress_starv" :null} },
               "w_addr_pool_and_mstr_alloc_data_before_addr" :
               {"iter":5, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100", "+data_before_addr_for_wr":1} },
               "w_addr_pool_and_mstr_alloc_data_after_addr" :
               {"iter":5, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100", "+data_before_addr_for_wr":0} },

               "w_addr_pool_and_mstr_alloc_same_axid" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100","+axid_collision" :"1"}},
               "w_addr_pool_and_mstr_alloc_short_dly" :
               {"iter":1,"plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100","+native_intf_delay": "SHORT"} },
               "w_addr_pool_and_mstr_alloc_long_dly" :
               {"iter":1,"plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+axcache_alloc_wt": "100","+native_intf_delay": "LONG"} },
               "w_addr_pool_and_mstr_alloc_w_memupds_w_wrunqs" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null, "+wrunq": "1", "+wrlnunq": "1","+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+wrbk":"1", "+wrcln":"1", "+wrevct":"1","+axcache_alloc_wt": "100"}},
               "w_addr_pool_and_mstr_alloc_w_memupds" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+wrbk":"1", "+wrcln":"1", "+wrevct":"1","+axcache_alloc_wt": "100"}},
               "w_addr_pool_and_mstr_alloc_w_memupds_ptl_wrstrb" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null,"+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+wrbk":"1", "+wrcln":"1", "+wrevct":"1","+wrunq":"1","+axcache_alloc_wt": "100","+ptl_wstrb": null},"label":["ptl_wrstrb"]},
               "w_addr_pool_w_mstr_alloc_w_memupds_w_blocking" :
               {"iter":1, "plusargs":{"+dis_all_txn_wts":null, "+blocking_mode": "1", "+rdonce": "1","+rdcln": "2","+rdnotshrddty": "2", "+rdshrd": "2","+rdunq": "3",
               "+clnunq": "2","+mkunq" :"3","+wrbk":"1", "+wrcln":"1", "+wrevct":"1","+axcache_alloc_wt": "100"}}
            }
        },
        "atomics_only":{
           "name": "io_subsys_test",
            "purpose": "Testcase generates atomic txns only from ace5_lite/axi5 master. Make sure to add configs with at least one IOAIU with atomicTransactions enabled",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}},
                "hw_cfg_ioaiu_subsys4":{},
                "hw_cfg_ioaiu_subsys6":{}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "200",
                 "+use_user_addrq": "1",
                "+reduce_addr_area": "20",
                "+ace_seq":"io_subsys_atomic_seq",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0
            },
            "flavors": {
                    "resp_error": {"plusargs":{"+FSYS_PRED_OFF" : "1","+prob_ace_slave_rd_resp_error":80,"+error_test":"1","+dtwrsp_cmstatus_with_error": 1,"+prob_ace_slave_wr_resp_error": "80"}},
                    "stress_starv": {"plusargs":{"+ioaiu_num_trans": "1000","+stress_starv" : null}}
                },
            "label": [
                "fregr"
            ]
        },
        "dvm_txn":{
            "name": "io_subsys_test",
                "purpose": "These tests use for generating dvm txn",
                "config": {
                    "hw_cfg_ioaiu_subsys1":{"plusargs":{"+ioaiu_en":"0n2"}},
                    "hw_cfg_ioaiu_subsys2":{"plusargs":{"+ioaiu_en":"0"}},
                    "hw_cfg_ioaiu_subsys3":{"plusargs":{"+ioaiu_en":"0n1n6","ace_parity_chk_conc16918_wa":null}}
                },
                "ignoreParentTest" : "true",
                "plusargs": {
                    "+ioaiu_num_trans": "50",
                    "+en_all_txn_wts": null
                },
                "flavors": {
                    "snp_resp_error": {"plusargs":{"+FSYS_PRED_OFF" : "1","+prob_ace_snp_resp_error":80,"+error_test":null,"+dis_all_txn_wts":null,"dvmsync":1,"dvmnonsync":5}, "purpose":"Enable errors in CRRESP"},
                    "mix": {"plusargs":{"dvmsync":1,"dvmnonsync":5}, "purpose":"Run only dvm unit test"},
                    "dvmsync": {"plusargs":{"dvmsync":1,"singlepart_dvmnonsync":0,"multipart_dvmnonsync":0}, "purpose":"Run only dvmsync test"},
                    "singlepart_dvmnonsync": {"plusargs":{"dvmsync":0,"singlepart_dvmnonsync":1,"multipart_dvmnonsync":0},"purpose":"1partdvmnonsync"},
                    "multipart_dvmnonsync": {"plusargs":{"+dis_all_txn_wts":null,"dvmsync":0,"singlepart_dvmnonsync":0,"multipart_dvmnonsync":5},"purpose":"2partdvmnonsync"},
                    "only": {"plusargs":{"+dis_all_txn_wts":null,"dvmsync":1,"dvmnonsync":5,"multipart_dvmnonsync":1}, "purpose":"Run only dvm txns"},
										"dvm_snps_w_rresp_bresp_chnl_bckpressure":{"plusargs":{"dvmsync":1,"dvmnonsync":5,"+native_intf_delay": "LONG","+def_ready_zero_val_at_ioaiu_native_if":null,"+ioaiu_num_trans": "500"}}
                },
            "label": [
                "fregr",
                "dvm_regr"
            ]
        },
        "aiu_random_all_ops_resp_err":{
           "name": "io_subsys_test",
            "purpose": "These test use for generating slverr or decerr",
            "config": {
                "hw_cfg_ioaiu_subsys1":{},
                "hw_cfg_ioaiu_subsys2":{}, 
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null}}, 
                "hw_cfg_ioaiu_subsys4":{}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+CONC-8860-WORKAROUND": "1",
                "+use_large_memregion": "1",
                "+ioaiu_num_trans": "100",
                "+en_all_txn_wts": null,
                "+dvmsync":0,
                "+dvmnonsync":0,
                "+k_sim_timeout": "25",
                "+error_test":"1",
                "+SNPrsp_with_non_data_error":     "20",
                "+SNPrsp_with_data_error":         "20",
                "+prob_ace_snp_resp_error": "80",
                "+prob_ace_slave_rd_resp_error": "80", 
                "+prob_ace_slave_wr_resp_error": "80",
                "+dtwrsp_cmstatus_with_error": 1,
                "+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr"
            ]
        },
        "stash_stress_test":{
            "name": "io_subsys_test",
            "purpose": "To generate stash traffic on target aius",
            "config": {
                "hw_cfg_ioaiu_subsys3":{"plusargs":{"ace_parity_chk_conc16918_wa":null,"+ioaiu_en":"0n1n2n3n6"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+ioaiu_num_trans": "1",
                "+use_user_addrq": "1",
                "+vseq":"stash_vseq",
                "+directed_stash": null,
                "+reduce_addr_area": "1"
            },
            "label": [
                "fregr"
            ],
            "flavors": {
               "ioc_target": {"iter":1,"plusargs":{"+ioaiu_num_trans":"128","num_read":"64","num_write":"64","+wt_ioc_tgt":100}},   
               "ace_target": {"iter":1,"plusargs":{"+ioaiu_num_trans":"128","num_read":"64","num_write":"64","+wt_ace_tgt":100}},
               "random_target": {"iter":1,"plusargs":{"+ioaiu_num_trans":"128","num_read":"64","num_write":"64","+wt_ioc_tgt":"1","+wt_ace_tgt":"1"}}
            }
        }
    }
}
