Analysis & Synthesis report for sha256_spi
Thu Mar 29 23:41:21 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |sha256_spi|sha256_core:sha256_core_inst|r_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (No Restructuring Performed)
 13. Parameter Settings for User Entity Instance: sha256_core:sha256_core_inst
 14. Port Connectivity Checks: "spi_slave:spi_ints"
 15. Port Connectivity Checks: "sha256_core:sha256_core_inst|sha256_coefs:inst_coef"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 29 23:41:21 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sha256_spi                                  ;
; Top-level Entity Name              ; sha256_spi                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,945                                       ;
;     Total combinational functions  ; 1,913                                       ;
;     Dedicated logic registers      ; 835                                         ;
; Total registers                    ; 835                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C6       ;                    ;
; Top-level entity name                                                      ; sha256_spi         ; sha256_spi         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Remove Duplicate Registers                                                 ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto ROM Replacement                                                       ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+--------------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type              ; File Name with Absolute Path                            ; Library ;
+--------------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+
; ../../src/sha/Vanilla/sha256_core.v  ; yes             ; User Verilog HDL File  ; C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v  ;         ;
; ../../src/sha/Vanilla/sha256_coefs.v ; yes             ; User Verilog HDL File  ; C:/workspace/sha256-core/src/sha/Vanilla/sha256_coefs.v ;         ;
; ../../src/sha/Vanilla/sha256_math.v  ; yes             ; User Verilog HDL File  ; C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v  ;         ;
; ../../src/spi/spi_slave.v            ; yes             ; User Verilog HDL File  ; C:/workspace/sha256-core/src/spi/spi_slave.v            ;         ;
; ../../src/top/sha256_spi.v           ; yes             ; User Verilog HDL File  ; C:/workspace/sha256-core/src/top/sha256_spi.v           ;         ;
+--------------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,945       ;
;                                             ;             ;
; Total combinational functions               ; 1913        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 966         ;
;     -- 3 input functions                    ; 536         ;
;     -- <=2 input functions                  ; 411         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1354        ;
;     -- arithmetic mode                      ; 559         ;
;                                             ;             ;
; Total registers                             ; 835         ;
;     -- Dedicated logic registers            ; 835         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 7           ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 835         ;
; Total fan-out                               ; 10921       ;
; Average fan-out                             ; 3.95        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name  ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+--------------+
; |sha256_spi                       ; 1913 (1)            ; 835 (2)                   ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |sha256_spi                                                     ; sha256_spi   ; work         ;
;    |sha256_core:sha256_core_inst| ; 1841 (1460)         ; 782 (782)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst                        ; sha256_core  ; work         ;
;       |ch:inst_ch|                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|ch:inst_ch             ; ch           ; work         ;
;       |maj:inst_maj|              ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|maj:inst_maj           ; maj          ; work         ;
;       |sha256_coefs:inst_coef|    ; 189 (189)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|sha256_coefs:inst_coef ; sha256_coefs ; work         ;
;       |sigm0:inst_sigm0|          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|sigm0:inst_sigm0       ; sigm0        ; work         ;
;       |sigm1:inst_sigm1|          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|sigm1:inst_sigm1       ; sigm1        ; work         ;
;       |sum0:inst_sum0|            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|sum0:inst_sum0         ; sum0         ; work         ;
;       |sum1:inst_sum1|            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|sha256_core:sha256_core_inst|sum1:inst_sum1         ; sum1         ; work         ;
;    |spi_slave:spi_ints|           ; 71 (71)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sha256_spi|spi_slave:spi_ints                                  ; spi_slave    ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |sha256_spi|sha256_core:sha256_core_inst|r_state          ;
+---------------+-------------+--------------+---------------+--------------+
; Name          ; r_state.OUT ; r_state.MATH ; r_state.ROUND ; r_state.INIT ;
+---------------+-------------+--------------+---------------+--------------+
; r_state.INIT  ; 0           ; 0            ; 0             ; 0            ;
; r_state.ROUND ; 0           ; 0            ; 1             ; 1            ;
; r_state.MATH  ; 0           ; 1            ; 0             ; 1            ;
; r_state.OUT   ; 1           ; 0            ; 0             ; 1            ;
+---------------+-------------+--------------+---------------+--------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; spi_slave:spi_ints|r_rx[15]                 ; Lost fanout                            ;
; sha256_core:sha256_core_inst|r_status[4..7] ; Stuck at GND due to stuck port data_in ;
; sha256_core:sha256_core_inst|r_state~7      ; Lost fanout                            ;
; sha256_core:sha256_core_inst|r_state~8      ; Lost fanout                            ;
; Total Number of Removed Registers = 7       ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 835   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 732   ;
; Number of registers using Asynchronous Clear ; 835   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 776   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; sha256_core:sha256_core_inst|r_variables[95]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[71]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[39]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[23]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[55]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[15]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[47]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[159] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[223] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[199] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[239] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[143] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[207] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[175] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[126] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[30]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[102] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[22]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[110] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[14]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[78]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[46]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[230] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[166] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[254] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[150] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[214] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[182] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[238] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[142] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[174] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[60]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[92]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[124] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[91]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[59]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[58]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[89]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[57]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[56]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[88]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[120] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[115] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[114] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[82]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[113] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[49]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[80]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[48]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[77]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[108] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[44]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[75]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[43]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[105] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[40]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[101] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[37]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[100] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[35]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[67]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[99]  ; 7       ;
; sha256_core:sha256_core_inst|r_variables[98]  ; 7       ;
; sha256_core:sha256_core_inst|r_variables[66]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[97]  ; 7       ;
; sha256_core:sha256_core_inst|r_variables[33]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[96]  ; 8       ;
; sha256_core:sha256_core_inst|r_variables[32]  ; 4       ;
; sha256_core:sha256_core_inst|r_variables[28]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[27]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[25]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[24]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[21]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[11]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[10]  ; 3       ;
; sha256_core:sha256_core_inst|r_variables[8]   ; 3       ;
; sha256_core:sha256_core_inst|r_variables[4]   ; 3       ;
; sha256_core:sha256_core_inst|r_variables[3]   ; 3       ;
; sha256_core:sha256_core_inst|r_variables[0]   ; 3       ;
; sha256_core:sha256_core_inst|r_variables[157] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[154] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[152] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[147] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[146] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[145] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[144] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[141] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[140] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[138] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[136] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[133] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[132] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[131] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[129] ; 3       ;
; sha256_core:sha256_core_inst|r_variables[225] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[224] ; 8       ;
; sha256_core:sha256_core_inst|r_variables[221] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[189] ; 4       ;
; sha256_core:sha256_core_inst|r_variables[253] ; 7       ;
; sha256_core:sha256_core_inst|r_variables[243] ; 7       ;
; Total number of inverted registers = 155*     ;         ;
+-----------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sha256_spi|sha256_core:sha256_core_inst|r_status[3]      ;
; 3:1                ; 116 bits  ; 232 LEs       ; 116 LEs              ; 116 LEs                ; Yes        ; |sha256_spi|sha256_core:sha256_core_inst|r_variables[93]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sha256_spi|spi_slave:spi_ints|r_tx[13]                   ;
; 3:1                ; 136 bits  ; 272 LEs       ; 136 LEs              ; 136 LEs                ; Yes        ; |sha256_spi|sha256_core:sha256_core_inst|r_variables[234] ;
; 42:1               ; 2 bits    ; 56 LEs        ; 52 LEs               ; 4 LEs                  ; Yes        ; |sha256_spi|spi_slave:spi_ints|r_tx[4]                    ;
; 42:1               ; 2 bits    ; 56 LEs        ; 54 LEs               ; 2 LEs                  ; Yes        ; |sha256_spi|spi_slave:spi_ints|r_tx[7]                    ;
; 42:1               ; 2 bits    ; 56 LEs        ; 54 LEs               ; 2 LEs                  ; Yes        ; |sha256_spi|spi_slave:spi_ints|r_tx[1]                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sha256_spi|sha256_core:sha256_core_inst|r_state          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sha256_spi|sha256_core:sha256_core_inst|r_state          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sha256_core:sha256_core_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                  ;
; ROUND          ; 01    ; Unsigned Binary                                  ;
; MATH           ; 10    ; Unsigned Binary                                  ;
; OUT            ; 11    ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_ints"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_msb  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sha256_core:sha256_core_inst|sha256_coefs:inst_coef"                                                                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; i_coef_num ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "i_coef_num[6..6]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 835                         ;
;     CLR               ; 59                          ;
;     ENA CLR           ; 44                          ;
;     ENA CLR SLD       ; 732                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1913                        ;
;     arith             ; 559                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 243                         ;
;         3 data inputs ; 310                         ;
;     normal            ; 1354                        ;
;         1 data inputs ; 128                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 226                         ;
;         4 data inputs ; 966                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 29 23:40:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c sha256_spi
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at sha256_core.v(25): truncated literal to match 8 bits File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_core.v
    Info (12023): Found entity 1: sha256_core File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_coefs.v
    Info (12023): Found entity 1: sha256_coefs File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_coefs.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_math.v
    Info (12023): Found entity 1: ch File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 16
    Info (12023): Found entity 2: maj File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 27
    Info (12023): Found entity 3: sum0 File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 36
    Info (12023): Found entity 4: sum1 File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 46
    Info (12023): Found entity 5: sigm0 File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 55
    Info (12023): Found entity 6: sigm1 File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/spi/spi_slave.v
    Info (12023): Found entity 1: spi_slave File: C:/workspace/sha256-core/src/spi/spi_slave.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/top/sha256_spi.v
    Info (12023): Found entity 1: sha256_spi File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file adder_lpm_add.v
    Info (12023): Found entity 1: adder_lpm_add File: C:/workspace/sha256-core/projects/quartus1/adder_lpm_add.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file par_add_6.v
    Info (12023): Found entity 1: par_add_6 File: C:/workspace/sha256-core/projects/quartus1/par_add_6.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file par_add_7.v
    Info (12023): Found entity 1: par_add_7 File: C:/workspace/sha256-core/projects/quartus1/par_add_7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file par_add_4.v
    Info (12023): Found entity 1: par_add_4 File: C:/workspace/sha256-core/projects/quartus1/par_add_4.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at sha256_spi.v(76): created implicit net for "ss_edge" File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at sha256_spi.v(77): created implicit net for "sck_edge_f" File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at sha256_spi.v(78): created implicit net for "sck_edge_r" File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 78
Info (12127): Elaborating entity "sha256_spi" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sha256_spi.v(76): object "ss_edge" assigned a value but never read File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 76
Info (12128): Elaborating entity "sha256_core" for hierarchy "sha256_core:sha256_core_inst" File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 96
Info (12128): Elaborating entity "sum0" for hierarchy "sha256_core:sha256_core_inst|sum0:inst_sum0" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 58
Info (12128): Elaborating entity "sum1" for hierarchy "sha256_core:sha256_core_inst|sum1:inst_sum1" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 59
Info (12128): Elaborating entity "sigm0" for hierarchy "sha256_core:sha256_core_inst|sigm0:inst_sigm0" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 60
Info (12128): Elaborating entity "sigm1" for hierarchy "sha256_core:sha256_core_inst|sigm1:inst_sigm1" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 61
Info (12128): Elaborating entity "ch" for hierarchy "sha256_core:sha256_core_inst|ch:inst_ch" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 62
Info (12128): Elaborating entity "maj" for hierarchy "sha256_core:sha256_core_inst|maj:inst_maj" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 63
Info (12128): Elaborating entity "sha256_coefs" for hierarchy "sha256_core:sha256_core_inst|sha256_coefs:inst_coef" File: C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v Line: 66
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_ints" File: C:/workspace/sha256-core/src/top/sha256_spi.v Line: 110
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/workspace/sha256-core/src/spi/spi_slave.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'clocks.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From i_clk (Rise) to i_clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000        i_clk
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1945 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 733 megabytes
    Info: Processing ended: Thu Mar 29 23:41:21 2018
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:58


