---
layout: project
type: project
image: images/processor.jpg
title: 3 Stage Pipeline
projecturl: https://github.com/kejriwalrahul/3-Stage-Pipeline
# All dates must be YYYY-MM-DD format!
date: 2017-02-01
labels:
  - Verilog
  - Hardware Design
summary: 
  16-bit Three Stage Pipeline processor implemented in Verilog
---