{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487649072486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487649072493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:51:12 2017 " "Processing started: Mon Feb 20 21:51:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487649072493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487649072493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487649072493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487649075090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_level_test " "Found entity 1: ref_level_test" {  } { { "../../design/ref_level_test.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_gen_max " "Found entity 1: lfsr_gen_max" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MER_device_15.qxp 1 1 " "Found 1 design units, including 1 entities, in source file MER_device_15.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 MER_device " "Found entity 1: MER_device" {  } { { "MER_device_15.qxp" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/MER_device_15.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_lut_flt " "Found entity 1: srrc_tx_lut_flt" {  } { { "../../design/srrc_tx_lut_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_flt " "Found entity 1: srrc_tx_flt" {  } { { "../../design/srrc_tx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_rx_flt " "Found entity 1: srrc_rx_flt" {  } { { "../../design/srrc_rx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer_4_ask " "Found entity 1: slicer_4_ask" {  } { { "../../design/slicer_4_ask.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_level_gen " "Found entity 1: ref_level_gen" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_16_qam " "Found entity 1: mapper_16_qam" {  } { { "../../design/mapper_16_qam.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_4_ask_ref " "Found entity 1: mapper_4_ask_ref" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_sq_gen " "Found entity 1: err_sq_gen" {  } { { "../../design/err_sq_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_dc_gen " "Found entity 1: err_dc_gen" {  } { { "../../design/err_dc_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2_exam_top.v 1 1 " "Found 1 design units, including 1 entities, in source file d2_exam_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 d2_exam_top " "Found entity 1: d2_exam_top" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649075876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649075876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d2_exam_top " "Elaborating entity \"d2_exam_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487649076154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B d2_exam_top.v(41) " "Verilog HDL or VHDL warning at d2_exam_top.v(41): object \"registered_ADC_B\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076161 "|d2_exam_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_OUT d2_exam_top.v(43) " "Verilog HDL warning at d2_exam_top.v(43): object DAC_OUT used but never assigned" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1487649076161 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quadrature_out d2_exam_top.v(76) " "Verilog HDL or VHDL warning at d2_exam_top.v(76): object \"quadrature_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076161 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsr_counter_out d2_exam_top.v(113) " "Verilog HDL or VHDL warning at d2_exam_top.v(113): object \"lfsr_counter_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_power_out d2_exam_top.v(137) " "Verilog HDL or VHDL warning at d2_exam_top.v(137): object \"avg_power_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_sq_err_out_reg d2_exam_top.v(178) " "Verilog HDL or VHDL warning at d2_exam_top.v(178): object \"acc_sq_err_out_reg\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_dc_err_out_reg d2_exam_top.v(186) " "Verilog HDL or VHDL warning at d2_exam_top.v(186): object \"acc_dc_err_out_reg\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PRE_DAC 0 d2_exam_top.v(42) " "Net \"PRE_DAC\" at d2_exam_top.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_OUT 0 d2_exam_top.v(43) " "Net \"DAC_OUT\" at d2_exam_top.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487649076162 "|d2_exam_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_mod " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_mod\"" {  } { { "d2_exam_top.v" "clk_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_gen_max lfsr_gen_max:lfsr_data_mod " "Elaborating entity \"lfsr_gen_max\" for hierarchy \"lfsr_gen_max:lfsr_data_mod\"" {  } { { "d2_exam_top.v" "lfsr_data_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lfsr_gen_max.v(97) " "Verilog HDL assignment warning at lfsr_gen_max.v(97): truncated value with size 32 to match size of target (22)" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487649076180 "|d2_exam_top|lfsr_gen_max:lfsr_data_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_16_qam mapper_16_qam:mapper_16_qam_mod " "Elaborating entity \"mapper_16_qam\" for hierarchy \"mapper_16_qam:mapper_16_qam_mod\"" {  } { { "d2_exam_top.v" "mapper_16_qam_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_level_gen ref_level_gen:ref_level_gen_mod " "Elaborating entity \"ref_level_gen\" for hierarchy \"ref_level_gen:ref_level_gen_mod\"" {  } { { "d2_exam_top.v" "ref_level_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 18 ref_level_gen.v(45) " "Verilog HDL assignment warning at ref_level_gen.v(45): truncated value with size 40 to match size of target (18)" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487649076200 "|d2_exam_top|ref_level_gen:ref_level_gen_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer_4_ask slicer_4_ask:slicer_4_ask_mod " "Elaborating entity \"slicer_4_ask\" for hierarchy \"slicer_4_ask:slicer_4_ask_mod\"" {  } { { "d2_exam_top.v" "slicer_4_ask_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_4_ask_ref mapper_4_ask_ref:mapper_4_ask_mod " "Elaborating entity \"mapper_4_ask_ref\" for hierarchy \"mapper_4_ask_ref:mapper_4_ask_mod\"" {  } { { "d2_exam_top.v" "mapper_4_ask_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_P2 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_P2\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076217 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_P1 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_P1\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076217 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_N1 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_N1\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076217 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_N2 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_N2\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487649076218 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_sq_gen err_sq_gen:err_sq_gen_mod " "Elaborating entity \"err_sq_gen\" for hierarchy \"err_sq_gen:err_sq_gen_mod\"" {  } { { "d2_exam_top.v" "err_sq_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_dc_gen err_dc_gen:err_dc_gen_mod " "Elaborating entity \"err_dc_gen\" for hierarchy \"err_dc_gen:err_dc_gen_mod\"" {  } { { "d2_exam_top.v" "err_dc_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649076233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g424 " "Found entity 1: altsyncram_g424" {  } { { "db/altsyncram_g424.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/altsyncram_g424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_7ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649078993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649078993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649079141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649079141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649079210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649079210 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649079563 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ref_level_gen:ref_level_gen_mod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ref_level_gen:ref_level_gen_mod\|Mult0\"" {  } { { "../../design/ref_level_gen.v" "Mult0" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649081542 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ref_level_gen:ref_level_gen_mod\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ref_level_gen:ref_level_gen_mod\|Mult1\"" {  } { { "../../design/ref_level_gen.v" "Mult1" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649081542 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "err_sq_gen:err_sq_gen_mod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"err_sq_gen:err_sq_gen_mod\|Mult0\"" {  } { { "../../design/err_sq_gen.v" "Mult0" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649081542 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487649081542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0\"" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0 " "Instantiated megafunction \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081590 ""}  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487649081590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_c6t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649081648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649081648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1\"" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1 " "Instantiated megafunction \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487649081663 ""}  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487649081663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_0at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487649081720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487649081720 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 68 -1 0 } } { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487649083189 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487649083189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649083246 "|d2_exam_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649083246 "|d2_exam_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649083246 "|d2_exam_top|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649083246 "|d2_exam_top|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649083246 "|d2_exam_top|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487649083246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649083577 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[1\] " "Logic cell \"lfsr_counter\[1\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[2\] " "Logic cell \"lfsr_counter\[2\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[3\] " "Logic cell \"lfsr_counter\[3\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[4\] " "Logic cell \"lfsr_counter\[4\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[5\] " "Logic cell \"lfsr_counter\[5\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[6\] " "Logic cell \"lfsr_counter\[6\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[7\] " "Logic cell \"lfsr_counter\[7\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[8\] " "Logic cell \"lfsr_counter\[8\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[9\] " "Logic cell \"lfsr_counter\[9\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[10\] " "Logic cell \"lfsr_counter\[10\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[11\] " "Logic cell \"lfsr_counter\[11\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[12\] " "Logic cell \"lfsr_counter\[12\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[13\] " "Logic cell \"lfsr_counter\[13\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[14\] " "Logic cell \"lfsr_counter\[14\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[15\] " "Logic cell \"lfsr_counter\[15\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[16\] " "Logic cell \"lfsr_counter\[16\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[17\] " "Logic cell \"lfsr_counter\[17\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[18\] " "Logic cell \"lfsr_counter\[18\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[18\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[19\] " "Logic cell \"lfsr_counter\[19\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[19\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[20\] " "Logic cell \"lfsr_counter\[20\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[20\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[21\] " "Logic cell \"lfsr_counter\[21\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[21\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[1\] " "Logic cell \"data_stream_in\[1\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[2\] " "Logic cell \"data_stream_in\[2\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[3\] " "Logic cell \"data_stream_in\[3\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_out\[0\] " "Logic cell \"data_stream_out\[0\]\"" {  } { { "d2_exam_top.v" "data_stream_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_out\[1\] " "Logic cell \"data_stream_out\[1\]\"" {  } { { "d2_exam_top.v" "data_stream_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[0\] " "Logic cell \"diff_err\[0\]\"" {  } { { "d2_exam_top.v" "diff_err\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[10\] " "Logic cell \"diff_err\[10\]\"" {  } { { "d2_exam_top.v" "diff_err\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[11\] " "Logic cell \"diff_err\[11\]\"" {  } { { "d2_exam_top.v" "diff_err\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[12\] " "Logic cell \"diff_err\[12\]\"" {  } { { "d2_exam_top.v" "diff_err\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[13\] " "Logic cell \"diff_err\[13\]\"" {  } { { "d2_exam_top.v" "diff_err\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[14\] " "Logic cell \"diff_err\[14\]\"" {  } { { "d2_exam_top.v" "diff_err\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[15\] " "Logic cell \"diff_err\[15\]\"" {  } { { "d2_exam_top.v" "diff_err\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[16\] " "Logic cell \"diff_err\[16\]\"" {  } { { "d2_exam_top.v" "diff_err\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[17\] " "Logic cell \"diff_err\[17\]\"" {  } { { "d2_exam_top.v" "diff_err\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[1\] " "Logic cell \"diff_err\[1\]\"" {  } { { "d2_exam_top.v" "diff_err\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[2\] " "Logic cell \"diff_err\[2\]\"" {  } { { "d2_exam_top.v" "diff_err\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[3\] " "Logic cell \"diff_err\[3\]\"" {  } { { "d2_exam_top.v" "diff_err\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[4\] " "Logic cell \"diff_err\[4\]\"" {  } { { "d2_exam_top.v" "diff_err\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[5\] " "Logic cell \"diff_err\[5\]\"" {  } { { "d2_exam_top.v" "diff_err\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[6\] " "Logic cell \"diff_err\[6\]\"" {  } { { "d2_exam_top.v" "diff_err\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[7\] " "Logic cell \"diff_err\[7\]\"" {  } { { "d2_exam_top.v" "diff_err\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[8\] " "Logic cell \"diff_err\[8\]\"" {  } { { "d2_exam_top.v" "diff_err\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[9\] " "Logic cell \"diff_err\[9\]\"" {  } { { "d2_exam_top.v" "diff_err\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[14\] " "Logic cell \"inphase_in\[14\]\"" {  } { { "d2_exam_top.v" "inphase_in\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[15\] " "Logic cell \"inphase_in\[15\]\"" {  } { { "d2_exam_top.v" "inphase_in\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[16\] " "Logic cell \"inphase_in\[16\]\"" {  } { { "d2_exam_top.v" "inphase_in\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[17\] " "Logic cell \"inphase_in\[17\]\"" {  } { { "d2_exam_top.v" "inphase_in\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[0\] " "Logic cell \"inphase_out\[0\]\"" {  } { { "d2_exam_top.v" "inphase_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[10\] " "Logic cell \"inphase_out\[10\]\"" {  } { { "d2_exam_top.v" "inphase_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[11\] " "Logic cell \"inphase_out\[11\]\"" {  } { { "d2_exam_top.v" "inphase_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[12\] " "Logic cell \"inphase_out\[12\]\"" {  } { { "d2_exam_top.v" "inphase_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[13\] " "Logic cell \"inphase_out\[13\]\"" {  } { { "d2_exam_top.v" "inphase_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[14\] " "Logic cell \"inphase_out\[14\]\"" {  } { { "d2_exam_top.v" "inphase_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[15\] " "Logic cell \"inphase_out\[15\]\"" {  } { { "d2_exam_top.v" "inphase_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[16\] " "Logic cell \"inphase_out\[16\]\"" {  } { { "d2_exam_top.v" "inphase_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[17\] " "Logic cell \"inphase_out\[17\]\"" {  } { { "d2_exam_top.v" "inphase_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[1\] " "Logic cell \"inphase_out\[1\]\"" {  } { { "d2_exam_top.v" "inphase_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[2\] " "Logic cell \"inphase_out\[2\]\"" {  } { { "d2_exam_top.v" "inphase_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[3\] " "Logic cell \"inphase_out\[3\]\"" {  } { { "d2_exam_top.v" "inphase_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[4\] " "Logic cell \"inphase_out\[4\]\"" {  } { { "d2_exam_top.v" "inphase_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[5\] " "Logic cell \"inphase_out\[5\]\"" {  } { { "d2_exam_top.v" "inphase_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[6\] " "Logic cell \"inphase_out\[6\]\"" {  } { { "d2_exam_top.v" "inphase_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[7\] " "Logic cell \"inphase_out\[7\]\"" {  } { { "d2_exam_top.v" "inphase_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[8\] " "Logic cell \"inphase_out\[8\]\"" {  } { { "d2_exam_top.v" "inphase_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[9\] " "Logic cell \"inphase_out\[9\]\"" {  } { { "d2_exam_top.v" "inphase_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_cycle_out " "Logic cell \"lfsr_cycle_out\"" {  } { { "d2_exam_top.v" "lfsr_cycle_out" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_cycle_out_periodic " "Logic cell \"lfsr_cycle_out_periodic\"" {  } { { "d2_exam_top.v" "lfsr_cycle_out_periodic" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[0\] " "Logic cell \"ref_level\[0\]\"" {  } { { "d2_exam_top.v" "ref_level\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[10\] " "Logic cell \"ref_level\[10\]\"" {  } { { "d2_exam_top.v" "ref_level\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[11\] " "Logic cell \"ref_level\[11\]\"" {  } { { "d2_exam_top.v" "ref_level\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[12\] " "Logic cell \"ref_level\[12\]\"" {  } { { "d2_exam_top.v" "ref_level\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[13\] " "Logic cell \"ref_level\[13\]\"" {  } { { "d2_exam_top.v" "ref_level\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[14\] " "Logic cell \"ref_level\[14\]\"" {  } { { "d2_exam_top.v" "ref_level\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[15\] " "Logic cell \"ref_level\[15\]\"" {  } { { "d2_exam_top.v" "ref_level\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[16\] " "Logic cell \"ref_level\[16\]\"" {  } { { "d2_exam_top.v" "ref_level\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[17\] " "Logic cell \"ref_level\[17\]\"" {  } { { "d2_exam_top.v" "ref_level\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[1\] " "Logic cell \"ref_level\[1\]\"" {  } { { "d2_exam_top.v" "ref_level\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[2\] " "Logic cell \"ref_level\[2\]\"" {  } { { "d2_exam_top.v" "ref_level\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[3\] " "Logic cell \"ref_level\[3\]\"" {  } { { "d2_exam_top.v" "ref_level\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[4\] " "Logic cell \"ref_level\[4\]\"" {  } { { "d2_exam_top.v" "ref_level\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[5\] " "Logic cell \"ref_level\[5\]\"" {  } { { "d2_exam_top.v" "ref_level\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[6\] " "Logic cell \"ref_level\[6\]\"" {  } { { "d2_exam_top.v" "ref_level\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[7\] " "Logic cell \"ref_level\[7\]\"" {  } { { "d2_exam_top.v" "ref_level\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[8\] " "Logic cell \"ref_level\[8\]\"" {  } { { "d2_exam_top.v" "ref_level\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[9\] " "Logic cell \"ref_level\[9\]\"" {  } { { "d2_exam_top.v" "ref_level\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[17\] " "Logic cell \"avg_power\[17\]\"" {  } { { "d2_exam_top.v" "avg_power\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[16\] " "Logic cell \"avg_power\[16\]\"" {  } { { "d2_exam_top.v" "avg_power\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[15\] " "Logic cell \"avg_power\[15\]\"" {  } { { "d2_exam_top.v" "avg_power\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[14\] " "Logic cell \"avg_power\[14\]\"" {  } { { "d2_exam_top.v" "avg_power\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[13\] " "Logic cell \"avg_power\[13\]\"" {  } { { "d2_exam_top.v" "avg_power\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[12\] " "Logic cell \"avg_power\[12\]\"" {  } { { "d2_exam_top.v" "avg_power\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[11\] " "Logic cell \"avg_power\[11\]\"" {  } { { "d2_exam_top.v" "avg_power\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[10\] " "Logic cell \"avg_power\[10\]\"" {  } { { "d2_exam_top.v" "avg_power\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[9\] " "Logic cell \"avg_power\[9\]\"" {  } { { "d2_exam_top.v" "avg_power\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[8\] " "Logic cell \"avg_power\[8\]\"" {  } { { "d2_exam_top.v" "avg_power\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[7\] " "Logic cell \"avg_power\[7\]\"" {  } { { "d2_exam_top.v" "avg_power\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[6\] " "Logic cell \"avg_power\[6\]\"" {  } { { "d2_exam_top.v" "avg_power\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[5\] " "Logic cell \"avg_power\[5\]\"" {  } { { "d2_exam_top.v" "avg_power\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[4\] " "Logic cell \"avg_power\[4\]\"" {  } { { "d2_exam_top.v" "avg_power\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[3\] " "Logic cell \"avg_power\[3\]\"" {  } { { "d2_exam_top.v" "avg_power\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[2\] " "Logic cell \"avg_power\[2\]\"" {  } { { "d2_exam_top.v" "avg_power\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[1\] " "Logic cell \"avg_power\[1\]\"" {  } { { "d2_exam_top.v" "avg_power\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[0\] " "Logic cell \"avg_power\[0\]\"" {  } { { "d2_exam_top.v" "avg_power\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[0\] " "Logic cell \"acc_dc_err_out\[0\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[17\] " "Logic cell \"acc_sq_err_out\[17\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[16\] " "Logic cell \"acc_sq_err_out\[16\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[15\] " "Logic cell \"acc_sq_err_out\[15\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[14\] " "Logic cell \"acc_sq_err_out\[14\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[13\] " "Logic cell \"acc_sq_err_out\[13\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[12\] " "Logic cell \"acc_sq_err_out\[12\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[11\] " "Logic cell \"acc_sq_err_out\[11\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[10\] " "Logic cell \"acc_sq_err_out\[10\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[9\] " "Logic cell \"acc_sq_err_out\[9\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[8\] " "Logic cell \"acc_sq_err_out\[8\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[7\] " "Logic cell \"acc_sq_err_out\[7\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[6\] " "Logic cell \"acc_sq_err_out\[6\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[5\] " "Logic cell \"acc_sq_err_out\[5\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[4\] " "Logic cell \"acc_sq_err_out\[4\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[3\] " "Logic cell \"acc_sq_err_out\[3\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[2\] " "Logic cell \"acc_sq_err_out\[2\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[1\] " "Logic cell \"acc_sq_err_out\[1\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[0\] " "Logic cell \"acc_sq_err_out\[0\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[17\] " "Logic cell \"acc_dc_err_out\[17\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[16\] " "Logic cell \"acc_dc_err_out\[16\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[15\] " "Logic cell \"acc_dc_err_out\[15\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[14\] " "Logic cell \"acc_dc_err_out\[14\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[13\] " "Logic cell \"acc_dc_err_out\[13\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[12\] " "Logic cell \"acc_dc_err_out\[12\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[11\] " "Logic cell \"acc_dc_err_out\[11\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[10\] " "Logic cell \"acc_dc_err_out\[10\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[9\] " "Logic cell \"acc_dc_err_out\[9\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[8\] " "Logic cell \"acc_dc_err_out\[8\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[7\] " "Logic cell \"acc_dc_err_out\[7\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[6\] " "Logic cell \"acc_dc_err_out\[6\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[5\] " "Logic cell \"acc_dc_err_out\[5\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[4\] " "Logic cell \"acc_dc_err_out\[4\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[3\] " "Logic cell \"acc_dc_err_out\[3\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[2\] " "Logic cell \"acc_dc_err_out\[2\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[1\] " "Logic cell \"acc_dc_err_out\[1\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084010 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1487649084010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487649084043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487649084043 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487649084104 "|d2_exam_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487649084104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649084425 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 435 437 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 435 of its 437 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1487649086477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487649086662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487649086662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4531 " "Implemented 4531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487649087388 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487649087388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4188 " "Implemented 4188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487649087388 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487649087388 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487649087388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487649087388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487649087482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:51:27 2017 " "Processing ended: Mon Feb 20 21:51:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487649087482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487649087482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487649087482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487649087482 ""}
