Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Aug 29 10:33:28 2025
| Host         : marko-b450aorusm running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -file IM_timing_summary_routed.rpt -pb IM_timing_summary_routed.pb -rpx IM_timing_summary_routed.rpx -warn_on_violation
| Design       : IM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_st_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regf/array_reg_reg[7][3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                   34        0.242        0.000                      0                   34        0.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.544        0.000                      0                   34        0.242        0.000                      0                   34        0.000        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.488ns (30.581%)  route 3.378ns (69.419%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.189     6.805    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  regf/r_data_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.929    regf/array_reg_reg[1][3]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.238     7.167 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.363     7.530    regf/r_data_OBUF[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.298     7.828 f  regf/FSM_onehot_pr_state[2]_i_5/O
                         net (fo=5, routed)           0.585     8.413    regf/reg_st_reg_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  regf/reg_i[0]_i_2/O
                         net (fo=14, routed)          0.485     9.022    imblk/dtpth/sel_add
    SLICE_X2Y0           LUT4 (Prop_lut4_I2_O)        0.124     9.146 r  imblk/dtpth/reg_x[3]_i_4/O
                         net (fo=3, routed)           0.422     9.568    imblk/dtpth/reg_x[3]_i_4_n_0
    SLICE_X1Y0           LUT5 (Prop_lut5_I0_O)        0.124     9.692 r  imblk/dtpth/reg_x[1]_i_1/O
                         net (fo=1, routed)           0.334    10.026    imblk/dtpth/add_res[1]
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[1]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.030    10.570    imblk/dtpth/reg_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.488ns (29.935%)  route 3.483ns (70.065%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.189     6.805    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  regf/r_data_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.929    regf/array_reg_reg[1][3]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.238     7.167 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.363     7.530    regf/r_data_OBUF[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.298     7.828 r  regf/FSM_onehot_pr_state[2]_i_5/O
                         net (fo=5, routed)           0.585     8.413    regf/reg_st_reg_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  regf/reg_i[0]_i_2/O
                         net (fo=14, routed)          0.380     8.917    imblk/dtpth/sel_add
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.124     9.041 r  imblk/dtpth/reg_i[2]_i_2/O
                         net (fo=2, routed)           0.966    10.007    imblk/dtpth/add_a__0[2]
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  imblk/dtpth/reg_x[3]_i_3/O
                         net (fo=1, routed)           0.000    10.131    imblk/dtpth/add_res[3]
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[3]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.077    10.677    imblk/dtpth/reg_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.722ns (35.015%)  route 3.196ns (64.985%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.189     6.805    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  regf/r_data_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.929    regf/array_reg_reg[1][3]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.238     7.167 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.363     7.530    regf/r_data_OBUF[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.298     7.828 f  regf/FSM_onehot_pr_state[2]_i_5/O
                         net (fo=5, routed)           0.585     8.413    regf/reg_st_reg_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  regf/reg_i[0]_i_2/O
                         net (fo=14, routed)          0.650     9.187    imblk/dtpth/sel_add
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.150     9.337 r  imblk/dtpth/reg_i[0]_i_3/O
                         net (fo=1, routed)           0.409     9.746    imblk/dtpth/reg_i[0]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.332    10.078 r  imblk/dtpth/reg_i[0]_i_1/O
                         net (fo=1, routed)           0.000    10.078    imblk/dtpth/reg_i[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
                         clock pessimism              0.299    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.032    10.657    imblk/dtpth/reg_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.357ns (29.499%)  route 3.243ns (70.501%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.189     6.805    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  regf/r_data_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.929    regf/array_reg_reg[1][3]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.238     7.167 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.363     7.530    regf/r_data_OBUF[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.298     7.828 f  regf/FSM_onehot_pr_state[2]_i_5/O
                         net (fo=5, routed)           0.585     8.413    regf/reg_st_reg_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  regf/reg_i[0]_i_2/O
                         net (fo=14, routed)          0.485     9.022    imblk/dtpth/sel_add
    SLICE_X2Y0           LUT4 (Prop_lut4_I2_O)        0.117     9.139 r  imblk/dtpth/reg_x[0]_i_1/O
                         net (fo=1, routed)           0.621     9.760    imblk/dtpth/add_res[0]
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[0]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.240    10.360    imblk/dtpth/reg_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.339ns (29.427%)  route 3.211ns (70.572%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.046     6.662    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.786 r  regf/r_data_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.786    regf/array_reg_reg[1][2]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     6.998 r  regf/r_data_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.755     7.754    regf/r_data_OBUF[2]
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.299     8.053 f  regf/reg_y[3]_i_5/O
                         net (fo=3, routed)           0.462     8.515    regf/reg_i_reg[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.639 f  regf/reg_y[3]_i_3/O
                         net (fo=1, routed)           0.435     9.074    regf/imblk/comp_rn
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     9.198 r  regf/reg_y[3]_i_1/O
                         net (fo=4, routed)           0.512     9.710    imblk/dtpth/E[0]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[0]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    10.395    imblk/dtpth/reg_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.339ns (29.427%)  route 3.211ns (70.572%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.046     6.662    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.786 r  regf/r_data_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.786    regf/array_reg_reg[1][2]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     6.998 r  regf/r_data_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.755     7.754    regf/r_data_OBUF[2]
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.299     8.053 f  regf/reg_y[3]_i_5/O
                         net (fo=3, routed)           0.462     8.515    regf/reg_i_reg[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.639 f  regf/reg_y[3]_i_3/O
                         net (fo=1, routed)           0.435     9.074    regf/imblk/comp_rn
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     9.198 r  regf/reg_y[3]_i_1/O
                         net (fo=4, routed)           0.512     9.710    imblk/dtpth/E[0]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[1]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    10.395    imblk/dtpth/reg_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.339ns (29.427%)  route 3.211ns (70.572%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.046     6.662    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.786 r  regf/r_data_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.786    regf/array_reg_reg[1][2]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     6.998 r  regf/r_data_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.755     7.754    regf/r_data_OBUF[2]
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.299     8.053 f  regf/reg_y[3]_i_5/O
                         net (fo=3, routed)           0.462     8.515    regf/reg_i_reg[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.639 f  regf/reg_y[3]_i_3/O
                         net (fo=1, routed)           0.435     9.074    regf/imblk/comp_rn
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     9.198 r  regf/reg_y[3]_i_1/O
                         net (fo=4, routed)           0.512     9.710    imblk/dtpth/E[0]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[2]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    10.395    imblk/dtpth/reg_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.339ns (29.427%)  route 3.211ns (70.572%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.046     6.662    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.786 r  regf/r_data_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.786    regf/array_reg_reg[1][2]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     6.998 r  regf/r_data_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.755     7.754    regf/r_data_OBUF[2]
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.299     8.053 f  regf/reg_y[3]_i_5/O
                         net (fo=3, routed)           0.462     8.515    regf/reg_i_reg[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.639 f  regf/reg_y[3]_i_3/O
                         net (fo=1, routed)           0.435     9.074    regf/imblk/comp_rn
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     9.198 r  regf/reg_y[3]_i_1/O
                         net (fo=4, routed)           0.512     9.710    imblk/dtpth/E[0]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[3]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    10.395    imblk/dtpth/reg_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.200ns (25.062%)  route 3.588ns (74.938%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=16, routed)          1.037     6.653    regf/reg_i[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     6.777 r  regf/r_data_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.507     7.284    imblk/dtpth/reg_x[3]_i_7_5
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.408 f  imblk/dtpth/reg_x[3]_i_8/O
                         net (fo=1, routed)           0.636     8.044    imblk/dtpth/reg_x[3]_i_8_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.124     8.168 r  imblk/dtpth/reg_x[3]_i_7/O
                         net (fo=1, routed)           0.409     8.577    imblk/dtpth/reg_x[3]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.124     8.701 r  imblk/dtpth/reg_x[3]_i_5/O
                         net (fo=2, routed)           0.419     9.120    imblk/dtpth/in[1]
    SLICE_X3Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.244 r  imblk/dtpth/reg_i[2]_i_4/O
                         net (fo=2, routed)           0.580     9.824    imblk/dtpth/reg_i[2]_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I0_O)        0.124     9.948 r  imblk/dtpth/reg_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.948    imblk/dtpth/reg_i[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
                         clock pessimism              0.299    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.031    10.656    imblk/dtpth/reg_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.488ns (30.991%)  route 3.313ns (69.009%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 10.361 - 5.500 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.160    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          1.189     6.805    regf/reg_i[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  regf/r_data_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.000     6.929    regf/array_reg_reg[1][3]_0
    SLICE_X0Y1           MUXF7 (Prop_muxf7_I0_O)      0.238     7.167 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.363     7.530    regf/r_data_OBUF[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I2_O)        0.298     7.828 f  regf/FSM_onehot_pr_state[2]_i_5/O
                         net (fo=5, routed)           0.585     8.413    regf/reg_st_reg_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  regf/reg_i[0]_i_2/O
                         net (fo=14, routed)          0.368     8.905    imblk/dtpth/sel_add
    SLICE_X1Y0           LUT3 (Prop_lut3_I1_O)        0.124     9.029 r  imblk/dtpth/reg_i[2]_i_3/O
                         net (fo=2, routed)           0.809     9.838    imblk/dtpth/in[2]
    SLICE_X2Y0           LUT6 (Prop_lut6_I1_O)        0.124     9.962 r  imblk/dtpth/reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000     9.962    imblk/dtpth/reg_i[2]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  imblk/dtpth/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520    10.361    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  imblk/dtpth/reg_i_reg[2]/C
                         clock pessimism              0.274    10.635    
                         clock uncertainty           -0.035    10.600    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.077    10.677    imblk/dtpth/reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.076%)  route 0.170ns (44.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  imblk/dtpth/reg_x_reg[3]/Q
                         net (fo=3, routed)           0.170     1.814    imblk/dtpth/reg_x_reg[3]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  imblk/dtpth/FSM_onehot_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    imblk/cntrlU/FSM_onehot_pr_state_reg[0]_0[0]
    SLICE_X2Y2           FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/cntrlU/clk_IBUF_BUFG
    SLICE_X2Y2           FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDPE (Hold_fdpe_C_D)         0.121     1.616    imblk/cntrlU/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rf_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            rf_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.230ns (59.155%)  route 0.159ns (40.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  rf_count_reg[3]/Q
                         net (fo=2, routed)           0.159     1.766    rf_count_reg[3]
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.102     1.868 r  rf_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.868    p_0_in[3]
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.107     1.586    rf_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.122%)  route 0.217ns (53.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=16, routed)          0.217     1.837    imblk/dtpth/reg_i_reg[1]_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  imblk/dtpth/reg_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    imblk/dtpth/minusOp[2]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[2]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091     1.586    imblk/dtpth/reg_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rf_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            rf_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  rf_count_reg[2]/Q
                         net (fo=4, routed)           0.231     1.851    rf_count_reg[2]
    SLICE_X3Y2           LUT4 (Prop_lut4_I2_O)        0.045     1.896 r  rf_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[2]
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.092     1.571    rf_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.102%)  route 0.246ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=16, routed)          0.246     1.866    imblk/dtpth/reg_i_reg[0]_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.045     1.911 r  imblk/dtpth/reg_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    imblk/dtpth/reg_i[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.571    imblk/dtpth/reg_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/cntrlU/FSM_onehot_pr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.398%)  route 0.262ns (55.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/cntrlU/clk_IBUF_BUFG
    SLICE_X2Y2           FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=7, routed)           0.262     1.905    imblk/cntrlU/Q[0]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  imblk/cntrlU/FSM_onehot_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    imblk/cntrlU/FSM_onehot_pr_state[1]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/cntrlU/clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120     1.599    imblk/cntrlU/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rf_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.681%)  route 0.283ns (60.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  rf_count_reg[2]/Q
                         net (fo=4, routed)           0.283     1.903    imblk/dtpth/reg_y_reg[3]_1[2]
    SLICE_X1Y1           LUT5 (Prop_lut5_I1_O)        0.045     1.948 r  imblk/dtpth/reg_y[3]_i_2/O
                         net (fo=1, routed)           0.000     1.948    imblk/dtpth/minusOp[3]
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  imblk/dtpth/reg_y_reg[3]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.092     1.587    imblk/dtpth/reg_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rf_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            rf_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.224ns (47.106%)  route 0.252ns (52.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  rf_count_reg[1]/Q
                         net (fo=6, routed)           0.252     1.859    rf_count_reg[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.096     1.955 r  rf_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    p_0_in[1]
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  rf_count_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.107     1.586    rf_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     1.627 r  imblk/dtpth/reg_x_reg[1]/Q
                         net (fo=6, routed)           0.244     1.871    imblk/dtpth/reg_x_reg[1]
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.099     1.970 r  imblk/dtpth/reg_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    imblk/dtpth/add_res[2]
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  imblk/dtpth/reg_x_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121     1.600    imblk/dtpth/reg_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Destination:            imblk/dtpth/reg_st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.828%)  route 0.293ns (61.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.479    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  imblk/dtpth/reg_st_reg/Q
                         net (fo=8, routed)           0.293     1.913    regf/status_OBUF
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.958 r  regf/reg_st_i_1/O
                         net (fo=1, routed)           0.000     1.958    imblk/dtpth/reg_st_reg_1
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     1.994    imblk/dtpth/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  imblk/dtpth/reg_st_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.571    imblk/dtpth/reg_st_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         5.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.500       3.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         5.500       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.500       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y2     imblk/dtpth/reg_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y2     imblk/dtpth/reg_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X2Y0     imblk/dtpth/reg_i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y2     imblk/dtpth/reg_st_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X2Y1     imblk/dtpth/reg_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X2Y1     imblk/dtpth/reg_x_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.500       0.000      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X1Y2     imblk/dtpth/reg_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X1Y2     imblk/dtpth/reg_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X1Y2     imblk/dtpth/reg_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X1Y2     imblk/dtpth/reg_i_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     imblk/dtpth/reg_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     imblk/dtpth/reg_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     imblk/dtpth/reg_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     imblk/dtpth/reg_st_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     imblk/dtpth/reg_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     imblk/dtpth/reg_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     imblk/dtpth/reg_x_reg[2]/C



