Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec  7 02:13:56 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (646)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (646)
--------------------------------------------------
 There are 646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.264        0.000                      0                 1969        0.085        0.000                      0                 1969        4.500        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.264        0.000                      0                 1945        0.085        0.000                      0                 1945        4.500        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.279        0.000                      0                   24        0.437        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 4.009ns (49.996%)  route 4.010ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=64, routed)          4.010    13.185    main_vga_vram_buffer/P[15]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.449    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 4.133ns (52.130%)  route 3.795ns (47.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.175 f  vram_wa/P[17]
                         net (fo=40, routed)          2.756    11.932    main_vga_vram_buffer/P[17]
    SLICE_X57Y37         LUT3 (Prop_lut3_I1_O)        0.124    12.056 r  main_vga_vram_buffer/memory_block_reg_2_0_i_1/O
                         net (fo=4, routed)           1.039    13.095    main_vga_vram_buffer/memory_block_reg_2_0_i_1_n_1
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.481    14.822    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.434    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 4.133ns (52.484%)  route 3.742ns (47.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.175 r  vram_wa/P[16]
                         net (fo=40, routed)          2.588    11.764    main_vga_vram_buffer/P[16]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.124    11.888 r  main_vga_vram_buffer/memory_block_reg_10_0_i_1/O
                         net (fo=4, routed)           1.153    13.041    main_vga_vram_buffer/memory_block_reg_10_0_i_1_n_1
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.432    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 4.009ns (51.177%)  route 3.825ns (48.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.175 r  vram_wa/P[13]
                         net (fo=32, routed)          3.825    13.000    main_vga_vram_buffer/P[13]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.398    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 4.009ns (51.252%)  route 3.813ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.175 r  vram_wa/P[6]
                         net (fo=32, routed)          3.813    12.989    main_vga_vram_buffer/P[6]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.398    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 4.133ns (52.739%)  route 3.704ns (47.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.175 f  vram_wa/P[17]
                         net (fo=40, routed)          2.756    11.932    main_vga_vram_buffer/P[17]
    SLICE_X57Y37         LUT3 (Prop_lut3_I1_O)        0.124    12.056 r  main_vga_vram_buffer/memory_block_reg_2_0_i_1/O
                         net (fo=4, routed)           0.947    13.003    main_vga_vram_buffer/memory_block_reg_2_0_i_1_n_1
    RAMB36_X2Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.437    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 4.161ns (54.179%)  route 3.519ns (45.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     9.175 f  vram_wa/P[18]
                         net (fo=40, routed)          2.827    12.002    main_vga_vram_buffer/P[18]
    SLICE_X57Y32         LUT4 (Prop_lut4_I2_O)        0.152    12.154 r  main_vga_vram_buffer/memory_block_reg_3_2_ENARDEN_cooolgate_en_gate_19_LOPT_REMAP/O
                         net (fo=1, routed)           0.692    12.846    main_vga_vram_buffer/memory_block_reg_3_2_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.324    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 4.009ns (51.762%)  route 3.736ns (48.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.175 r  vram_wa/P[3]
                         net (fo=32, routed)          3.736    12.911    main_vga_vram_buffer/P[3]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.481    14.822    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.400    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 4.009ns (51.875%)  route 3.719ns (48.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.175 r  vram_wa/P[5]
                         net (fo=32, routed)          3.719    12.895    main_vga_vram_buffer/P[5]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.398    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 4.009ns (51.941%)  route 3.709ns (48.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.175 r  vram_wa/P[8]
                         net (fo=32, routed)          3.709    12.885    main_vga_vram_buffer/P[8]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.398    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.967 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.967    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_8
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.980 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.980    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_6
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.003 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/O[1]
                         net (fo=1, routed)           0.000     2.003    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_7
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.005 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/O[3]
                         net (fo=1, routed)           0.000     2.005    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_5
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.954 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     1.954    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_1
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.007    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16_n_8
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.362%)  route 0.356ns (71.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  vin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vin_reg[1]/Q
                         net (fo=16, routed)          0.356     1.942    main_vga_vram_buffer/vin[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.868     1.996    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKARDCLK
                         clock pessimism             -0.478     1.518    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.814    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.954 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     1.954    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_1
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     2.020    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16_n_6
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.034%)  route 0.329ns (71.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  vin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  vin_reg[2]/Q
                         net (fo=16, routed)          0.329     1.902    main_vga_vram_buffer/vin[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     1.995    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.759    main_vga_vram_buffer/memory_block_reg_13_2
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sw_array/tmp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[4].the_debouncer/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.594     1.477    sw_array/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  sw_array/tmp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_array/tmp2_reg[4]/Q
                         net (fo=2, routed)           0.101     1.719    sw_array/genblk1[4].the_debouncer/Q[0]
    SLICE_X3Y8           FDRE                                         r  sw_array/genblk1[4].the_debouncer/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/genblk1[4].the_debouncer/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  sw_array/genblk1[4].the_debouncer/btn_stable_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.070     1.563    sw_array/genblk1[4].the_debouncer/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sw_array/genblk1[14].the_debouncer/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.758    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.914 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.914    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.954 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     1.954    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__16_n_1
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.043 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16/O[1]
                         net (fo=1, routed)           0.000     2.043    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__16_n_7
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    sw_array/genblk1[14].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10  main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  main_vga_vram_buffer/memory_block_reg_12_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y12  main_vga_vram_buffer/memory_block_reg_14_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  main_vga_vram_buffer/memory_block_reg_14_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   main_vga_vram_buffer/memory_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44  btn_vga_rst/tmp1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44  btn_vga_rst/tmp1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47  btn_vga_rst/tmp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47  btn_vga_rst/tmp2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y49  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y49  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y61  vin_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44  btn_vga_rst/tmp1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44  btn_vga_rst/tmp1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47  btn_vga_rst/tmp2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47  btn_vga_rst/tmp2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y49  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y49  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.737%)  route 1.743ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.743     7.288    main_vga_sync/AR[0]
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.361    14.567    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.737%)  route 1.743ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.743     7.288    main_vga_sync/AR[0]
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.361    14.567    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.737%)  route 1.743ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.743     7.288    main_vga_sync/AR[0]
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.737%)  route 1.743ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.743     7.288    main_vga_sync/AR[0]
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.737%)  route 1.743ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.743     7.288    main_vga_sync/AR[0]
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.619     7.164    main_vga_sync/AR[0]
    SLICE_X57Y55         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X57Y55         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X57Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.619     7.164    main_vga_sync/AR[0]
    SLICE_X56Y55         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.361    14.567    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.619     7.164    main_vga_sync/AR[0]
    SLICE_X56Y55         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.619     7.164    main_vga_sync/AR[0]
    SLICE_X56Y55         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.568     5.089    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.619     7.164    main_vga_sync/AR[0]
    SLICE_X56Y55         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.036%)  route 0.499ns (77.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.499     2.088    main_vga_sync/AR[0]
    SLICE_X54Y54         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.036%)  route 0.499ns (77.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.499     2.088    main_vga_sync/AR[0]
    SLICE_X55Y54         FDCE                                         f  main_vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  main_vga_sync/pixel_reg_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X55Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    main_vga_sync/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.036%)  route 0.499ns (77.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.499     2.088    main_vga_sync/AR[0]
    SLICE_X55Y54         FDCE                                         f  main_vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  main_vga_sync/pixel_reg_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X55Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    main_vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.572%)  route 0.579ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.579     2.169    main_vga_sync/AR[0]
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.048%)  route 0.640ns (81.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.640     2.229    main_vga_sync/AR[0]
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.834     1.962    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.578    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.525ns  (logic 7.432ns (51.168%)  route 7.093ns (48.832%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=2, routed)           1.979     5.342    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.466 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.466    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.683 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.762     6.445    main_vga_sync/vga_b
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.299     6.744 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.286    11.030    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.525 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.525    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.409ns  (logic 7.456ns (51.745%)  route 6.953ns (48.255%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=2, routed)           1.979     5.342    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.466 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.466    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.683 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.762     6.445    main_vga_sync/vga_b
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.299     6.744 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.146    10.890    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.409 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.409    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.243ns  (logic 7.440ns (52.238%)  route 6.803ns (47.762%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=2, routed)           1.979     5.342    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.466 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.466    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.683 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.762     6.445    main_vga_sync/vga_b
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.299     6.744 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.996    10.740    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.243 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.243    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.115ns  (logic 7.462ns (52.865%)  route 6.653ns (47.135%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=2, routed)           1.979     5.342    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.466 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.466    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_4_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.683 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.762     6.445    main_vga_sync/vga_b
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.299     6.744 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.846    10.590    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.115 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.115    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.795ns  (logic 7.478ns (54.206%)  route 6.317ns (45.794%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_0_n_2
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_0/DOBDO[0]
                         net (fo=2, routed)           1.950     5.312    main_vga_vram_buffer/memory_block_reg_3_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.436 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.436    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     5.674 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.735     6.409    main_vga_sync/vga_g
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.298     6.707 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.568    10.274    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.795 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.795    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.520ns  (logic 7.429ns (54.953%)  route 6.090ns (45.047%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_2_n_2
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           1.934     5.296    main_vga_vram_buffer/memory_block_reg_3_2_n_68
    SLICE_X50Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.420 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.420    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     5.629 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.581     6.211    main_vga_sync/vga_r
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.508 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.509    10.017    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.520 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.520    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.519ns  (logic 7.486ns (55.373%)  route 6.033ns (44.627%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_0_n_2
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_0/DOBDO[0]
                         net (fo=2, routed)           1.950     5.312    main_vga_vram_buffer/memory_block_reg_3_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.436 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.436    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     5.674 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.735     6.409    main_vga_sync/vga_g
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.298     6.707 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.283     9.990    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.519 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.519    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.346ns  (logic 7.462ns (55.916%)  route 5.883ns (44.084%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_0/CLKBWRCLK
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_0_n_2
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_0/DOBDO[0]
                         net (fo=2, routed)           1.950     5.312    main_vga_vram_buffer/memory_block_reg_3_0_n_68
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.436 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.436    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     5.674 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.735     6.409    main_vga_sync/vga_g
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.298     6.707 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.134     9.840    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.346 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.346    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 7.451ns (55.860%)  route 5.888ns (44.140%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_2_n_2
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           1.934     5.296    main_vga_vram_buffer/memory_block_reg_3_2_n_68
    SLICE_X50Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.420 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.420    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     5.629 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.581     6.211    main_vga_sync/vga_r
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.508 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.307     9.815    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.339 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.339    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.039ns  (logic 7.451ns (57.141%)  route 5.588ns (42.859%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_2_2/CLKBWRCLK
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_2_2_n_2
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           1.934     5.296    main_vga_vram_buffer/memory_block_reg_3_2_n_68
    SLICE_X50Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.420 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.420    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     5.629 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.581     6.211    main_vga_sync/vga_r
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.297     6.508 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.008     9.515    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.039 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.039    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[2]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[2]/Q
                         net (fo=2, routed)           0.128     0.269    dout[2]
    SLICE_X64Y18         FDRE                                         r  uart_data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=3, routed)           0.132     0.273    received
    SLICE_X61Y20         FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.083%)  route 0.150ns (53.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.150     0.278    usb_rs232_rx/is_receiving
    SLICE_X64Y19         FDRE                                         r  usb_rs232_rx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.063%)  route 0.156ns (54.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.156     0.284    usb_rs232_rx/is_receiving
    SLICE_X63Y19         FDRE                                         r  usb_rs232_rx/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.063%)  route 0.156ns (54.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.156     0.284    usb_rs232_rx/is_receiving
    SLICE_X63Y19         FDRE                                         r  usb_rs232_rx/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           585 Endpoints
Min Delay           585 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 4.642ns (45.342%)  route 5.596ns (54.658%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.012    10.442 f  vram_ra/P[15]
                         net (fo=48, routed)          3.795    14.237    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.152    14.389 r  main_vga_vram_buffer/memory_block_reg_14_2_ENBWREN_cooolgate_en_gate_83_LOPT_REMAP/O
                         net (fo=1, routed)           0.929    15.318    main_vga_vram_buffer/memory_block_reg_14_2_ENBWREN_cooolgate_en_sig_44
    RAMB36_X2Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.398ns (43.584%)  route 5.693ns (56.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.867     6.425    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.301     6.726 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.540     7.266    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.390 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.286    11.676    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.171 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.171    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.422ns (44.329%)  route 5.553ns (55.671%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.867     6.425    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.301     6.726 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.540     7.266    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.390 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.146    11.536    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.055 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.055    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 4.490ns (45.233%)  route 5.436ns (54.767%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.012    10.442 r  vram_ra/P[3]
                         net (fo=32, routed)          4.564    15.006    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[3]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 4.490ns (45.389%)  route 5.402ns (54.611%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.012    10.442 r  vram_ra/P[15]
                         net (fo=48, routed)          4.530    14.972    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X2Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.810ns  (logic 4.406ns (44.919%)  route 5.403ns (55.081%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.867     6.425    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.301     6.726 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.540     7.266    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.390 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.996    11.386    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.890 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.890    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.428ns (45.736%)  route 5.253ns (54.264%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.867     6.425    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.301     6.726 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.540     7.266    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.390 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.846    11.236    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.761 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.761    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.490ns (46.828%)  route 5.098ns (53.172%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.012    10.442 r  vram_ra/P[3]
                         net (fo=32, routed)          4.226    14.668    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[3]
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 4.614ns (48.145%)  route 4.969ns (51.855%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.012    10.442 f  vram_ra/P[15]
                         net (fo=48, routed)          2.915    13.356    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X52Y66         LUT5 (Prop_lut5_I3_O)        0.124    13.480 r  main_vga_vram_buffer/memory_block_reg_12_0_ENBWREN_cooolgate_en_gate_76_LOPT_REMAP/O
                         net (fo=1, routed)           1.183    14.663    main_vga_vram_buffer/memory_block_reg_12_0_ENBWREN_cooolgate_en_sig_40
    RAMB36_X2Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.557ns  (logic 4.614ns (48.279%)  route 4.943ns (51.721%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.559     5.080    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.872     6.430    main_vga_sync_n_14
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[18])
                                                      4.012    10.442 f  vram_ra/P[18]
                         net (fo=25, routed)          1.525    11.967    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[18]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.091 r  main_vga_vram_buffer/memory_block_reg_6_0_i_2/O
                         net (fo=3, routed)           2.546    14.637    main_vga_vram_buffer/memory_block_reg_6_0_i_2_n_1
    RAMB36_X0Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ENBWREN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.449ns (43.479%)  route 0.584ns (56.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[15])
                                                      0.308     2.194 r  vram_ra/P[15]
                         net (fo=48, routed)          0.286     2.480    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.449ns (43.178%)  route 0.591ns (56.822%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[1])
                                                      0.308     2.194 r  vram_ra/P[1]
                         net (fo=32, routed)          0.293     2.487    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.449ns (43.178%)  route 0.591ns (56.822%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[9])
                                                      0.308     2.194 r  vram_ra/P[9]
                         net (fo=32, routed)          0.293     2.487    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[9]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.449ns (43.136%)  route 0.592ns (56.864%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      0.308     2.194 r  vram_ra/P[2]
                         net (fo=32, routed)          0.294     2.488    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[2]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.449ns (43.106%)  route 0.593ns (56.894%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[4])
                                                      0.308     2.194 r  vram_ra/P[4]
                         net (fo=32, routed)          0.294     2.489    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.449ns (43.073%)  route 0.593ns (56.927%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[0])
                                                      0.308     2.194 r  vram_ra/P[0]
                         net (fo=32, routed)          0.295     2.490    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.044ns  (logic 0.449ns (43.022%)  route 0.595ns (56.978%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[11])
                                                      0.308     2.194 r  vram_ra/P[11]
                         net (fo=32, routed)          0.297     2.491    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[11]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.449ns (42.981%)  route 0.596ns (57.019%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[14])
                                                      0.308     2.194 r  vram_ra/P[14]
                         net (fo=32, routed)          0.298     2.492    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[14]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.449ns (42.346%)  route 0.611ns (57.654%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[12])
                                                      0.308     2.194 r  vram_ra/P[12]
                         net (fo=32, routed)          0.313     2.508    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[12]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.449ns (42.256%)  route 0.614ns (57.744%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  main_vga_sync/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.298     1.886    vga_pos_x[6]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[13])
                                                      0.308     2.194 r  vram_ra/P[13]
                         net (fo=32, routed)          0.315     2.510    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[13]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_vga_rst/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.441ns (33.373%)  route 2.877ns (66.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.877     4.319    btn_vga_rst/btnC_IBUF
    SLICE_X44Y44         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.448     4.789    btn_vga_rst/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_array/tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.454ns (39.557%)  route 2.223ns (60.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.223     3.677    sw_array/D[8]
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.428     4.769    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_array/tmp1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.456ns (51.799%)  route 1.355ns (48.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.355     2.811    sw_array/D[15]
    SLICE_X65Y65         FDRE                                         r  sw_array/tmp1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.503     4.844    sw_array/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  sw_array/tmp1_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_array/tmp1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.807ns  (logic 1.469ns (52.319%)  route 1.338ns (47.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.338     2.807    sw_array/D[12]
    SLICE_X63Y55         FDRE                                         r  sw_array/tmp1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.509     4.850    sw_array/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  sw_array/tmp1_reg[12]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_array/tmp1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.802ns  (logic 1.453ns (51.854%)  route 1.349ns (48.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.349     2.802    sw_array/D[13]
    SLICE_X64Y59         FDRE                                         r  sw_array/tmp1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.507     4.848    sw_array/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  sw_array/tmp1_reg[13]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 1.461ns (56.084%)  route 1.144ns (43.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.144     2.606    sw_array/D[1]
    SLICE_X0Y23          FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.504     4.845    sw_array/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  sw_array/tmp1_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_array/tmp1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 1.455ns (58.318%)  route 1.040ns (41.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.040     2.495    sw_array/D[14]
    SLICE_X65Y47         FDRE                                         r  sw_array/tmp1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.520     4.861    sw_array/clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  sw_array/tmp1_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.485ns  (logic 1.452ns (58.441%)  route 1.033ns (41.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.033     2.485    sw_array/D[9]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.519     4.860    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 1.464ns (61.673%)  route 0.910ns (38.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.910     2.373    sw_array/D[11]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.519     4.860    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[11]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 1.464ns (61.877%)  route 0.902ns (38.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.902     2.366    sw_array/D[2]
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.516     4.857    sw_array/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_array/tmp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.313%)  route 0.296ns (56.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.296     0.522    sw_array/D[10]
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_array/D[5]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.217ns (39.439%)  route 0.333ns (60.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.333     0.549    sw_array/D[3]
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.218ns (39.631%)  route 0.332ns (60.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.332     0.550    sw_array/D[6]
    SLICE_X0Y4           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.232ns (41.211%)  route 0.331ns (58.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.331     0.563    sw_array/D[11]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[11]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.219ns (38.476%)  route 0.350ns (61.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.350     0.569    sw_array/D[4]
    SLICE_X1Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.221ns (38.440%)  route 0.354ns (61.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.354     0.575    sw_array/D[0]
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.227ns (39.073%)  route 0.354ns (60.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.354     0.581    sw_array/D[7]
    SLICE_X0Y5           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.232ns (39.445%)  route 0.356ns (60.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.356     0.588    sw_array/D[2]
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.220ns (35.706%)  route 0.397ns (64.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.397     0.617    sw_array/D[9]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/C





