
# ğŸ–¥ï¸ RISC-V SOC Program -- My Journey



[![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge&logo=riscv)](https://github.com/riscv/learn)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://www.vlsisystemdesign.com/)
[![Progress](https://img.shields.io/badge/Weekly%20Tasks-Documented-success?style=for-the-badge)](https://github.com/Techwithram/RISC-V-SOC-Tapeout-Program/blob/main/README.md)
[![Open-Source](https://img.shields.io/badge/Open--Source-EDA%20Tools-brightgreen?style=for-the-badge)](https://vlsiresources.com/opensourcevlsi/)


Welcome to my documentation of the **RISC-V SoC Tapeout Program by VSD**   
This repository gives  the **overview** of my weekly tasks through this Journey, with each week maintained in a **new and unique GitHub repository** and the overall progress will be shared here.  

---

_"Right from Market analysis, spec to GDSII, we design and manufacture silicon step by step, that too while mastering open-source tools and taking part in India's Semiconductor Mission through a great opportunity given by VSD team and most importantly learning the indusrtial flow as an engineer."_



---



## ğŸ“‚ Repository Structure

Every week's work is given as each repo   

| Week | Focus Area | Repository Link | Status |
|------|------------|-----------------|---------|
| **Week 0** | ğŸ”§ Environment Setup & Tool Installation | [Week0](https://github.com/Techwithram/Week-0-of-RISC-V-SoC-Program) | âœ… Done |
| **Week 1** | ğŸ“ RTL Design Basics | *(Coming Soon)* | â³ Pending |
| **Week 2** | ğŸ”„ RTL to Gate-Level Synthesis | *(Upcoming)* | â³ Pending |
| **Week 3** | ğŸ—ï¸ Floorplanning & Placement | *(Upcoming)* | â³ Pending |
| **Week 4** | â° Clock Tree & Routing | *(Upcoming)* | â³ Pending |
| **Week 5+** | ğŸ¯ Tapeout Prep & Verification | *(Upcoming)* | â³ Pending |

---

## ğŸ“… Week 0 â€” Tools Setup

ğŸ“Œ **Focus:** Installing and verifying the open-source EDA toolchain on Ubuntu 22.04  

| Tool | Purpose | Status |
|------|---------|--------|
| **Yosys** | RTL Synthesis | âœ… Installed |
| **Icarus Verilog** | Simulation & Testbench | âœ… Installed |
| **GTKWave** | Waveform Viewer | âœ… Installed |
| **Ngspice** | Circuit Simulation | âœ… Installed |
| **Magic** | Layout & DRC | âœ… Installed |
| **OpenLane** | Complete RTL â†’ GDSII Flow | âœ… Installed |

---

### ğŸŒŸ Key Take aways
- Set up the **EDA toolchain** successfully on Ubuntu 22.04.  
- Understood the **importance of each tool** in the RTL-to-GDSII flow.  
- Launch Pad is ready for **Week 1 RTL design tasks**.  

---

## ğŸ“ˆ Progress Tracker


[![Week 0](https://img.shields.io/badge/Week%200-âœ…%20Done-green?style=flat-square)](https://github.com/Nideshkanna/week0-getting-started)
![Week 1](https://img.shields.io/badge/Week%201-â³%20Pending-lightgrey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-blue?style=flat-square) 
![Week 3](https://img.shields.io/badge/Week%203-Upcoming-blue?style=flat-square)


---

## ğŸ™ Acknowledgments  

I am grateful to:  
- [**Kunal Ghosh**](https://github.com/kunalg123) and the **[VSD team](https://vsdiat.vlsisystemdesign.com/)**  
- **RISC-V International** and **Efabless**  
- The open-source EDA community for enabling this initiative  

---

## ğŸš€ Next Steps

- Start **Week 1: RTL Design Basics**  
- Document progress in a **new repo**  
- Continue building toward **full SoC tapeout**  

---

ğŸ‘¨â€ğŸ’» **Maintainer:** [Tatikonda Ramakrishna](https://github.com/Techwithram)
