# Generated by Yosys 0.35 (git sha1 cc31c6ebc45, gcc 12.3.0 -fPIC -Os)
autoidx 95
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:19.1-210.10"
module $paramod$0854bea54fac27081f6e0ba7bdd3701a29c15174\bsg_parallel_in_serial_out
  parameter \width_p 6'100000
  parameter \els_p 1'1
  parameter \hi_to_lo_p 0
  parameter \use_minimal_buffering_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:27.38-27.43"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:32.38-32.44"
  wire width 32 input 4 \data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:42.36-42.43"
  wire width 32 \data_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:37.38-37.44"
  wire width 32 output 7 \data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:64.11-64.25"
  wire \fifo0_ready_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:65.22-65.35"
  wire \fifo0_yumi_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:66.36-66.48"
  wire width 32 \fifo_data_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:64.27-64.36"
  wire \fifo_v_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:65.11-65.20"
  wire \fifo_v_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:33.38-33.49"
  wire output 5 \ready_and_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:28.38-28.45"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:31.38-31.45"
  wire input 3 \valid_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:36.38-36.45"
  wire output 6 \valid_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:38.38-38.44"
  wire input 8 \yumi_i
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_parallel_in_serial_out.v:70.9-81.11"
  cell $paramod$e3b4d67b2520efa18a774959857c13d60e386eee\bsg_two_fifo \two_fifo.fifo0
    connect \clk_i \clk_i
    connect \data_i \data_li
    connect \data_o \fifo_data_lo
    connect \ready_o \fifo0_ready_lo
    connect \reset_i \reset_i
    connect \v_i \fifo_v_li
    connect \v_o \fifo_v_lo
    connect \yumi_i \fifo0_yumi_li
  end
  connect \data_li \data_i
  connect \fifo_v_li \valid_i
  connect \ready_and_o \fifo0_ready_lo
  connect \valid_o \fifo_v_lo
  connect \data_o \fifo_data_lo
  connect \fifo0_yumi_li \yumi_i
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:11.1-79.10"
module $paramod$3b54ddb5d2f67129526e21b1e37d226c868582c9\bsg_circular_ptr
  parameter \slots_p 1'1
  parameter \max_add_p 1
  parameter \ptr_width_lp 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:32.4-34.32"
  wire $0\ptr_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39.16-39.22"
  wire $reduce_or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39$52_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:18.40-18.45"
  wire input 3 \add_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:16.11-16.14"
  wire input 1 \clk
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39.7-39.13"
  wire \genblk1.ignore
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:20.33-20.36"
  wire output 5 \n_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:19.33-19.34"
  wire output 4 \o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:23.36-23.41"
  wire \ptr_n
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:23.43-23.53"
  wire \ptr_nowrap
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:23.29-23.34"
  wire \ptr_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:24.29-24.37"
  wire width 2 \ptr_wrap
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:17.13-17.20"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39.16-39.22"
  cell $reduce_or $reduce_or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \add_i
    connect \Y $reduce_or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39$52_Y
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:32.4-34.32"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:32$51
    assign $0\ptr_r[0:0] \ptr_r
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:33.6-34.32"
    switch \reset_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign $0\ptr_r[0:0] 1'0
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 
        assign $0\ptr_r[0:0] \ptr_n
    end
    sync posedge \clk
      update \ptr_r $0\ptr_r[0:0]
  end
  connect \o \ptr_r
  connect \n_o \ptr_n
  connect \genblk1.ignore $reduce_or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_circular_ptr.v:39$52_Y
  connect \ptr_n 1'0
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:8.1-55.10"
module $paramod$6201c55b246bfdd112a7a6a70c8d003372c9b7a1\bsg_counter_clear_up
  parameter \max_val_p 3
  parameter \init_val_p 0
  parameter \ptr_width_lp 2
  parameter \disable_overflow_warning_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:30.4-43.9"
  wire width 2 $0\count_o[1:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40.24-40.38"
  wire width 2 $add$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40$50_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:19.13-19.20"
  wire input 3 \clear_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:16.12-16.17"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:23.39-23.46"
  wire width 2 output 5 \count_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:17.13-17.20"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:20.13-20.17"
  wire input 4 \up_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40.24-40.38"
  cell $add $add$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \count_o
    connect \B 1'1
    connect \Y $add$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40$50_Y
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:30.4-43.9"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:30$49
    assign $0\count_o[1:0] \count_o
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:32.9-42.12"
    switch \reset_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign $0\count_o[1:0] 2'00
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 
        attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:36.11-41.14"
        switch \clear_i
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 1'1
            assign $0\count_o[1:0] { 1'0 \up_i }
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 
            attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:39.16-41.14"
            switch \up_i
              attribute \src "bsg_mem_1r1w.v:0.0-0.0"
              case 1'1
                assign $0\count_o[1:0] $add$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_counter_clear_up.v:40$50_Y
              case 
            end
        end
    end
    sync posedge \clk_i
      update \count_o $0\count_o[1:0]
  end
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:13.1-55.10"
module $paramod$7e678c6fb86af373835af261f6be86c806a12c53\bsg_mem_1r1w_synth
  parameter \width_p 1'1
  parameter \els_p 1'1
  parameter \read_write_same_addr_p 0
  parameter \addr_width_lp 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$78
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$77
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$79
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0$lookahead\nz.mem$75[0:0]$80
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0\nz.mem[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$82
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$81
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$83
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $1$lookahead\nz.mem$75[0:0]$84
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$88_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$93_Y
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $lookahead\nz.mem$75
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$86_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$90_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$92_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$94_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$87_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$91_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$74_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$85_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$89_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:43.23-43.26"
  wire \nz.mem
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:27.31-27.39"
  wire input 7 \r_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:29.61-29.69"
  wire output 8 \r_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:26.10-26.15"
  wire input 6 \r_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:32.8-32.15"
  wire \unused0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:33.8-33.15"
  wire \unused1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:22.30-22.38"
  wire input 4 \w_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:18.9-18.16"
  wire input 1 \w_clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:23.54-23.62"
  wire input 5 \w_data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:19.10-19.19"
  wire input 2 \w_reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:21.10-21.15"
  wire input 3 \w_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \w_data_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$88_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nz.mem
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$92_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$93_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $neg $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$86
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$85_Y
    connect \Y $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$86_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $neg $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$90
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$89_Y
    connect \Y $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$90_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$87_Y
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$92_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $or $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$93_Y
    connect \B $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$91_Y
    connect \Y $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$94_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shift $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$86_Y
    connect \Y $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$87_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shift $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$88_Y
    connect \B $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$90_Y
    connect \Y $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$91_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shiftx $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nz.mem
    connect \B \r_addr_i
    connect \Y $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$74_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $sub $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$85
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 31'0000000000000000000000000000000 \w_addr_i }
    connect \B 0
    connect \Y $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$85_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $sub $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$89
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 31'0000000000000000000000000000000 \w_addr_i }
    connect \B 0
    connect \Y $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$89_Y
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49$76
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$77 $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$81
    assign $0$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$78 $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$82
    assign $0$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$79 $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$83
    assign $0$lookahead\nz.mem$75[0:0]$80 $1$lookahead\nz.mem$75[0:0]$84
    assign $0\nz.mem[0:0] $1$lookahead\nz.mem$75[0:0]$84
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:50.5-52.8"
    switch \w_v_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$83 \w_addr_i
        assign $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$81 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$87_Y
        assign $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$82 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$91_Y
        assign $1$lookahead\nz.mem$75[0:0]$84 $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$94_Y
      case 
        assign $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71[0:0]$81 $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71
        assign $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72[0:0]$82 $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72
        assign $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73[0:0]$83 $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73
        assign $1$lookahead\nz.mem$75[0:0]$84 \nz.mem
    end
    sync posedge \w_clk_i
      update \nz.mem $0\nz.mem[0:0]
      update $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$71 1'x
      update $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$72 1'x
      update $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$73 1'x
      update $lookahead\nz.mem$75 1'x
  end
  connect \unused0 \w_reset_i
  connect \unused1 \r_v_i
  connect \r_data_o $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$74_Y
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:22.1-64.10"
module $paramod$a33e8cabd136072d99c892c5fb34b04f4cd59822\bsg_fifo_1r1w_small
  parameter \width_p 1'1
  parameter \els_p 1'1
  parameter \harden_p 0
  parameter \ready_THEN_valid_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:27.28-27.33"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:32.28-32.34"
  wire input 5 \data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:35.28-35.34"
  wire output 7 \data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:31.28-31.35"
  wire output 4 \ready_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:28.28-28.35"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:30.28-30.31"
  wire input 3 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:34.28-34.31"
  wire output 6 \v_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:36.28-36.34"
  wire input 8 \yumi_i
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small.v:48.9-52.14"
  cell $paramod$cfc1399ef7ec0d66873b50dfe75e691670b40d2f\bsg_fifo_1r1w_small_unhardened \unhardened.un.fifo
    connect \clk_i \clk_i
    connect \data_i \data_i
    connect \data_o \data_o
    connect \ready_o \ready_o
    connect \reset_i \reset_i
    connect \v_i \v_i
    connect \v_o \v_o
    connect \yumi_i \yumi_i
  end
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:10.1-58.10"
module $paramod$bd28fbc246477865fc1af50a68d5c9cfdd274fd9\bsg_mem_1r1w
  parameter \width_p 6'100000
  parameter \els_p 2
  parameter \read_write_same_addr_p 0
  parameter \addr_width_lp 1
  parameter \harden_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:25.34-25.42"
  wire input 7 \r_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:27.64-27.72"
  wire width 32 output 8 \r_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:24.34-24.39"
  wire input 6 \r_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:20.33-20.41"
  wire input 4 \w_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:16.13-16.20"
  wire input 1 \w_clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:21.63-21.71"
  wire width 32 input 5 \w_data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:17.13-17.22"
  wire input 2 \w_reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:19.33-19.38"
  wire input 3 \w_v_i
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:30.4-35.13"
  cell $paramod$fda80096167a0596622797aadc73ffb9aecc95b7\bsg_mem_1r1w_synth \synth
    connect \r_addr_i \r_addr_i
    connect \r_data_o \r_data_o
    connect \r_v_i \r_v_i
    connect \w_addr_i \w_addr_i
    connect \w_clk_i \w_clk_i
    connect \w_data_i \w_data_i
    connect \w_reset_i \w_reset_i
    connect \w_v_i \w_v_i
  end
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:10.1-185.10"
module $paramod$cd29b58295f7c73f6042449a24f55eb69d5bde31\bsg_cache_to_axi_rx
  parameter \num_cache_p 1'0
  parameter \addr_width_p 5'11100
  parameter \data_width_p 6'100000
  parameter \block_size_in_words_p 3'100
  parameter \tag_fifo_els_p 1'1
  parameter \axi_id_width_p 3'110
  parameter \axi_data_width_p 6'100000
  parameter \axi_burst_len_p 1'1
  parameter \axi_burst_type_p 1'0
  parameter \lg_num_cache_lp 1'1
  parameter \data_width_ratio_lp 1'1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $0\counter_clear_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $0\counter_up_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $0\tag_fifo_yumi_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $1\counter_clear_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $1\counter_up_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  wire $1\tag_fifo_yumi_li[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109.26-109.49"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109$63_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146.25-146.61"
  wire width 2 $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146$64_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170.25-170.61"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$66_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170.25-170.77"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$67_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93.19-93.38"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$60_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93.19-93.58"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$61_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95.26-95.45"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95$62_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173.9-173.44"
  wire $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173$59_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0.0-0.0"
  wire $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0$65_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:33.31-33.37"
  wire width 28 input 6 \addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:42.38-42.55"
  wire width 28 output 11 \axi_araddr_addr_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:43.41-43.62"
  wire output 12 \axi_araddr_cache_id_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:46.25-46.38"
  wire width 2 output 15 \axi_arburst_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:47.25-47.38"
  wire width 4 output 16 \axi_arcache_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:41.40-41.50"
  wire width 6 output 10 \axi_arid_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:44.25-44.36"
  wire width 8 output 13 \axi_arlen_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:49.19-49.31"
  wire output 18 \axi_arlock_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:48.25-48.37"
  wire width 3 output 17 \axi_arprot_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:51.12-51.25"
  wire input 20 \axi_arready_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:45.25-45.37"
  wire width 3 output 14 \axi_arsize_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:50.19-50.32"
  wire output 19 \axi_arvalid_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:55.35-55.46"
  wire width 32 input 22 \axi_rdata_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:54.33-54.42"
  wire width 6 input 21 \axi_rid_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:57.12-57.23"
  wire input 24 \axi_rlast_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:59.19-59.31"
  wire output 26 \axi_rready_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:56.18-56.29"
  wire width 2 input 23 \axi_rresp_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:58.12-58.24"
  wire input 25 \axi_rvalid_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:32.34-32.44"
  wire input 5 \cache_id_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:134.27-134.36"
  wire width 2 \cache_sel
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:27.11-27.16"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:154.85-154.93"
  wire width 2 \count_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:155.9-155.25"
  wire \counter_clear_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:156.9-156.22"
  wire \counter_up_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:36.55-36.65"
  wire width 64 output 7 \dma_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:38.30-38.46"
  wire width 2 input 9 \dma_data_ready_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:37.37-37.49"
  wire width 2 output 8 \dma_data_v_o
  attribute \src "bsg_mem_1r1w.v:148.22-148.23"
  wire \i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:115.28-115.40"
  wire width 32 \piso_data_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:114.9-114.18"
  wire \piso_v_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:116.9-116.21"
  wire \piso_yumi_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:28.12-28.19"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:71.9-71.26"
  wire \tag_fifo_ready_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:70.9-70.22"
  wire \tag_fifo_v_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:72.9-72.22"
  wire \tag_fifo_v_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:73.9-73.25"
  wire \tag_fifo_yumi_li
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:74.31-74.37"
  wire \tag_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:64.29-64.39"
  wire width 6 \unused_rid
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:66.8-66.20"
  wire \unused_rlast
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:65.14-65.26"
  wire width 2 \unused_rresp
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:30.12-30.15"
  wire input 3 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:31.19-31.25"
  wire output 4 \yumi_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109.26-109.49"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \tag_fifo_ready_lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109$63_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146.25-146.61"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \cache_sel
    connect \B 2'00
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146$64_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170.25-170.61"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0$65_Y
    connect \B \piso_v_lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$66_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170.25-170.77"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$66_Y
    connect \B \tag_fifo_v_lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$67_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93.19-93.38"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \axi_arready_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$60_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93.19-93.58"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$60_Y
    connect \B \tag_fifo_ready_lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$61_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95.26-95.45"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \axi_arready_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95$62_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173.9-173.44"
  cell $eq $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \count_lo
    connect \B 3
    connect \Y $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173$59_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0.0-0.0"
  cell $shiftx $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dma_data_ready_i
    connect \B \tag_lo
    connect \Y $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:0$65_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:158.3-168.5"
  cell $paramod$6201c55b246bfdd112a7a6a70c8d003372c9b7a1\bsg_counter_clear_up \counter
    connect \clear_i \counter_clear_li
    connect \clk_i \clk_i
    connect \count_o \count_lo
    connect \reset_i \reset_i
    connect \up_i \counter_up_li
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:138.3-144.5"
  cell $paramod\bsg_decode_with_v\num_out_p=1'0 \demux
    connect \i \tag_lo
    connect \o \cache_sel
    connect \v_i \tag_fifo_v_lo
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:118.3-132.5"
  cell $paramod$0854bea54fac27081f6e0ba7bdd3701a29c15174\bsg_parallel_in_serial_out \piso
    connect \clk_i \clk_i
    connect \data_i \axi_rdata_i
    connect \data_o \piso_data_lo
    connect \ready_and_o \axi_rready_o
    connect \reset_i \reset_i
    connect \valid_i \axi_rvalid_i
    connect \valid_o \piso_v_lo
    connect \yumi_i \piso_yumi_li
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:76.3-90.5"
  cell $paramod$a33e8cabd136072d99c892c5fb34b04f4cd59822\bsg_fifo_1r1w_small \tag_fifo
    connect \clk_i \clk_i
    connect \data_i \cache_id_i
    connect \data_o \tag_lo
    connect \ready_o \tag_fifo_ready_lo
    connect \reset_i \reset_i
    connect \v_i \tag_fifo_v_li
    connect \v_o \tag_fifo_v_lo
    connect \yumi_i \tag_fifo_yumi_li
  end
  attribute \always_comb 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172.3-183.6"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:172$58
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\tag_fifo_yumi_li[0:0] $1\tag_fifo_yumi_li[0:0]
    assign $0\counter_clear_li[0:0] $1\counter_clear_li[0:0]
    assign $0\counter_up_li[0:0] $1\counter_up_li[0:0]
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173.5-182.8"
    switch $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:173$59_Y
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\counter_clear_li[0:0] \piso_yumi_li
        assign $1\counter_up_li[0:0] 1'0
        assign $1\tag_fifo_yumi_li[0:0] \piso_yumi_li
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\counter_clear_li[0:0] 1'0
        assign $1\counter_up_li[0:0] \piso_yumi_li
        assign $1\tag_fifo_yumi_li[0:0] 1'0
    end
    sync always
      update \tag_fifo_yumi_li $0\tag_fifo_yumi_li[0:0]
      update \counter_clear_li $0\counter_clear_li[0:0]
      update \counter_up_li $0\counter_up_li[0:0]
  end
  connect \unused_rid \axi_rid_i
  connect \unused_rresp \axi_rresp_i
  connect \unused_rlast \axi_rlast_i
  connect \yumi_o $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:93$61_Y
  connect \tag_fifo_v_li $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:95$62_Y
  connect \axi_arid_o 6'000000
  connect \axi_araddr_addr_o \addr_i
  connect \axi_araddr_cache_id_o \cache_id_i
  connect \axi_arlen_o 8'00000000
  connect \axi_arsize_o 3'010
  connect \axi_arburst_o 2'00
  connect \axi_arcache_o 4'0000
  connect \axi_arprot_o 3'000
  connect \axi_arlock_o 1'0
  connect \axi_arvalid_o $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:109$63_Y
  connect \dma_data_v_o $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:146$64_Y
  connect \piso_yumi_li $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_cache_to_axi_rx.v:170$67_Y
  connect \dma_data_o [31:0] \piso_data_lo
  connect \dma_data_o [63:32] \piso_data_lo
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:20.1-113.10"
module $paramod$cfc1399ef7ec0d66873b50dfe75e691670b40d2f\bsg_fifo_1r1w_small_unhardened
  parameter \width_p 1'1
  parameter \els_p 1'1
  parameter \ready_THEN_valid_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51.24-51.38"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51$70_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93.22-93.27"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93$68_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95.21-95.27"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95$69_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:24.28-24.33"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:29.28-29.34"
  wire input 5 \data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:32.28-32.34"
  wire output 7 \data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:36.9-36.14"
  wire \deque
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:58.35-58.40"
  wire \empty
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:42.9-42.14"
  wire \enque
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:58.29-58.33"
  wire \full
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:43.10-43.18"
  wire \ready_lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:28.28-28.35"
  wire output 4 \ready_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:25.28-25.35"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:57.29-57.35"
  wire \rptr_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:27.28-27.31"
  wire input 3 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:31.28-31.31"
  wire output 6 \v_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:37.9-37.16"
  wire \v_o_tmp
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:57.37-57.43"
  wire \wptr_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:33.28-33.34"
  wire input 8 \yumi_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51.24-51.38"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \ready_lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51$70_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93.22-93.27"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93$68_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95.21-95.27"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95$69_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:60.4-71.9"
  cell $paramod\bsg_fifo_tracker\els_p=1'1\ptr_width_lp=s32'00000000000000000000000000000001 \ft
    connect \clk_i \clk_i
    connect \deq_i \deque
    connect \empty_o \empty
    connect \enq_i \enque
    connect \full_o \full
    connect \reset_i \reset_i
    connect \rptr_n_o { }
    connect \rptr_r_o \rptr_r
    connect \wptr_r_o \wptr_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:74.4-87.9"
  cell $paramod$e564072878213744b934d3ac3f23ffeb27f09176\bsg_mem_1r1w \mem_1r1w
    connect \r_addr_i \rptr_r
    connect \r_data_o \data_o
    connect \r_v_i \v_o_tmp
    connect \w_addr_i \wptr_r
    connect \w_clk_i \clk_i
    connect \w_data_i \data_i
    connect \w_reset_i \reset_i
    connect \w_v_i \enque
  end
  connect \deque \yumi_i
  connect \v_o \v_o_tmp
  connect \ready_lo $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:93$68_Y
  connect \ready_o \ready_lo
  connect \v_o_tmp $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:95$69_Y
  connect \enque $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_1r1w_small_unhardened.v:51$70_Y
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:28.1-145.10"
module $paramod$e3b4d67b2520efa18a774959857c13d60e386eee\bsg_two_fifo
  parameter \width_p 6'100000
  parameter \verbose_p 0
  parameter \allow_enq_deq_on_full_p 0
  parameter \ready_THEN_valid_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78.4-106.9"
  wire $0\empty_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78.4-106.9"
  wire $0\full_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78.4-106.9"
  wire $0\head_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78.4-106.9"
  wire $0\tail_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.59"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$38_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.68"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$40_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104.43-104.59"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$42_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76.21-76.34"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$48_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.41-96.57"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$31_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.57"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$33_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.66"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$35_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.50"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$37_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.62-103.68"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$39_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104.53-104.59"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$41_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65.19-65.27"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65$44_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70.23-70.31"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70$45_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71.23-71.30"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71$46_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76.27-76.34"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$47_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90.34-90.41"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90$28_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93.34-93.41"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93$29_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.51-96.57"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$30_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.47"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$32_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.60-97.66"
  wire $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$34_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.39-104.60"
  wire $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$43_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.37-97.67"
  wire $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$36_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:36.11-36.16"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:41.27-41.33"
  wire width 32 input 4 \data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:46.27-46.33"
  wire width 32 output 7 \data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:50.9-50.14"
  wire \deq_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:54.27-54.34"
  wire \empty_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:51.9-51.14"
  wire \enq_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:54.36-54.42"
  wire \full_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:53.27-53.33"
  wire \head_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:40.27-40.34"
  wire output 3 \ready_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:37.13-37.20"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:53.36-53.42"
  wire \tail_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:42.27-42.30"
  wire input 5 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:45.27-45.30"
  wire output 6 \v_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:47.27-47.33"
  wire input 8 \yumi_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.59"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$37_Y
    connect \B \enq_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$38_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.68"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$38_Y
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$39_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$40_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104.43-104.59"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$41_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$42_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76.21-76.34"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$47_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$48_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.41-96.57"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$30_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$31_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.57"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$32_Y
    connect \B \deq_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$33_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.66"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$33_Y
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$34_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$35_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.42-103.50"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$37_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.62-103.68"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \deq_i
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$39_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104.53-104.59"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \deq_i
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$41_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65.19-65.27"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65$44_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70.23-70.31"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70$45_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71.23-71.30"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71$46_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76.27-76.34"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$47_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90.34-90.41"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tail_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90$28_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93.34-93.41"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \head_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93$29_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.51-96.57"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enq_i
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$30_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.40-97.47"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$32_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97.60-97.66"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enq_i
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$34_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103.39-104.60"
  cell $or $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$40_Y
    connect \B $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:104$42_Y
    connect \Y $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$43_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96.37-97.67"
  cell $or $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$31_Y
    connect \B $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:97$35_Y
    connect \Y $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$36_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:56.4-68.9"
  cell $paramod$bd28fbc246477865fc1af50a68d5c9cfdd274fd9\bsg_mem_1r1w \mem_1r1w
    connect \r_addr_i \head_r
    connect \r_data_o \data_o
    connect \r_v_i $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:65$44_Y
    connect \w_addr_i \tail_r
    connect \w_clk_i \clk_i
    connect \w_data_i \data_i
    connect \w_reset_i \reset_i
    connect \w_v_i \enq_i
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78.4-106.9"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:78$27
    assign $0\head_r[0:0] \head_r
    assign $0\tail_r[0:0] \tail_r
    assign $0\empty_r[0:0] \empty_r
    assign $0\full_r[0:0] \full_r
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:80.9-105.14"
    switch \reset_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign $0\tail_r[0:0] 1'0
        assign $0\head_r[0:0] 1'0
        assign $0\empty_r[0:0] 1'1
        assign $0\full_r[0:0] 1'0
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 
        assign $0\empty_r[0:0] $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:96$36_Y
        attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:89.14-90.42"
        switch \enq_i
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 1'1
            assign $0\tail_r[0:0] $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:90$28_Y
          case 
        end
        attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:92.14-93.42"
        switch \deq_i
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 1'1
            assign $0\head_r[0:0] $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:93$29_Y
          case 
        end
        attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:99.14-104.61"
        switch 1'0
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 
            assign $0\full_r[0:0] $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:103$43_Y
        end
    end
    sync posedge \clk_i
      update \head_r $0\head_r[0:0]
      update \tail_r $0\tail_r[0:0]
      update \empty_r $0\empty_r[0:0]
      update \full_r $0\full_r[0:0]
  end
  connect \deq_i \yumi_i
  connect \v_o $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:70$45_Y
  connect \ready_o $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:71$46_Y
  connect \enq_i $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_two_fifo.v:76$48_Y
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:10.1-58.10"
module $paramod$e564072878213744b934d3ac3f23ffeb27f09176\bsg_mem_1r1w
  parameter \width_p 1'1
  parameter \els_p 1'1
  parameter \read_write_same_addr_p 0
  parameter \addr_width_lp 1
  parameter \harden_p 0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:25.34-25.42"
  wire input 7 \r_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:27.64-27.72"
  wire output 8 \r_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:24.34-24.39"
  wire input 6 \r_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:20.33-20.41"
  wire input 4 \w_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:16.13-16.20"
  wire input 1 \w_clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:21.63-21.71"
  wire input 5 \w_data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:17.13-17.22"
  wire input 2 \w_reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:19.33-19.38"
  wire input 3 \w_v_i
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w.v:30.4-35.13"
  cell $paramod$7e678c6fb86af373835af261f6be86c806a12c53\bsg_mem_1r1w_synth \synth
    connect \r_addr_i \r_addr_i
    connect \r_data_o \r_data_o
    connect \r_v_i \r_v_i
    connect \w_addr_i \w_addr_i
    connect \w_clk_i \w_clk_i
    connect \w_data_i \w_data_i
    connect \w_reset_i \w_reset_i
    connect \w_v_i \w_v_i
  end
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:13.1-55.10"
module $paramod$fda80096167a0596622797aadc73ffb9aecc95b7\bsg_mem_1r1w_synth
  parameter \width_p 6'100000
  parameter \els_p 2
  parameter \read_write_same_addr_p 0
  parameter \addr_width_lp 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $0$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$11
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $0$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$9
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $0$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$10
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $0$lookahead\nz.mem$7[1:0]$12
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $0\nz.mem[1:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$15
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$13
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$14
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  wire width 2 $1$lookahead\nz.mem$7[1:0]$16
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$20_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$25_Y
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5
  attribute \nosync 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $lookahead\nz.mem$7
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$18_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$22_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$24_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$26_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 2 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$19_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$23_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$6_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$17_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  wire width 32 signed $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$21_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:43.23-43.26"
  wire width 2 \nz.mem
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:27.31-27.39"
  wire input 7 \r_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:29.61-29.69"
  wire width 32 output 8 \r_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:26.10-26.15"
  wire input 6 \r_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:32.8-32.15"
  wire \unused0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:33.8-33.15"
  wire \unused1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:22.30-22.38"
  wire input 4 \w_addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:18.9-18.16"
  wire input 1 \w_clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:23.54-23.62"
  wire width 32 input 5 \w_data_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:19.10-19.19"
  wire input 2 \w_reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:21.10-21.15"
  wire input 3 \w_v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \w_data_i
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$20_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \nz.mem
    connect \B $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$24_Y
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$25_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $neg $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$18
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$17_Y
    connect \Y $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$18_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $neg $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$22
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$21_Y
    connect \Y $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$22_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $not $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$19_Y
    connect \Y $not$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$24_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $or $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$25_Y
    connect \B $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$23_Y [1:0]
    connect \Y $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$26_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shift $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A 1'1
    connect \B $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$18_Y
    connect \Y $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$19_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shift $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$20_Y
    connect \B $neg$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$22_Y
    connect \Y $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$23_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $shiftx $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nz.mem
    connect \B \r_addr_i
    connect \Y $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$6_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $sub $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$17
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 31'0000000000000000000000000000000 \w_addr_i }
    connect \B 0
    connect \Y $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$17_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0.0-0.0"
  cell $sub $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$21
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 31'0000000000000000000000000000000 \w_addr_i }
    connect \B 0
    connect \Y $sub$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$21_Y
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49.3-53.6"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:49$8
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$9 $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$13
    assign $0$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$10 $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$14
    assign $0$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$11 $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$15
    assign $0$lookahead\nz.mem$7[1:0]$12 $1$lookahead\nz.mem$7[1:0]$16
    assign $0\nz.mem[1:0] $1$lookahead\nz.mem$7[1:0]$16
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:50.5-52.8"
    switch \w_v_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$14 \w_addr_i
        assign $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$13 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$19_Y
        assign $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$15 $shift$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$23_Y [1:0]
        assign $1$lookahead\nz.mem$7[1:0]$16 $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$26_Y
      case 
        assign $1$bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3[1:0]$13 $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3
        assign $1$bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5[0:0]$14 $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5
        assign $1$bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4[1:0]$15 $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4
        assign $1$lookahead\nz.mem$7[1:0]$16 \nz.mem
    end
    sync posedge \w_clk_i
      update \nz.mem $0\nz.mem[1:0]
      update $bitselwrite$mask$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$3 2'x
      update $bitselwrite$sel$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$5 1'x
      update $bitselwrite$data$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:51$4 2'x
      update $lookahead\nz.mem$7 2'x
  end
  connect \unused0 \w_reset_i
  connect \unused1 \r_v_i
  connect \r_data_o { 31'0000000000000000000000000000000 $shiftx$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_mem_1r1w_synth.v:0$6_Y }
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:9.1-24.10"
module $paramod\bsg_decode\num_out_p=1'0
  parameter \num_out_p 1'0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21.31-21.40"
  wire width 2 $shl$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21$1_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:11.61-11.62"
  wire input 1 \i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:12.33-12.34"
  wire width 2 output 2 \o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21.31-21.40"
  cell $shl $shl$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A 1'1
    connect \B \i
    connect \Y $shl$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21$1_Y
  end
  connect \o $shl$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode.v:21$1_Y
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:3.1-21.10"
module $paramod\bsg_decode_with_v\num_out_p=1'0
  parameter \num_out_p 1'0
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19.15-19.43"
  wire width 2 $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19$2_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:6.63-6.64"
  wire input 1 \i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:11.44-11.46"
  wire width 2 \lo
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:8.29-8.30"
  wire width 2 output 3 \o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:7.12-7.15"
  wire input 2 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19.15-19.43"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'00
    connect \B \lo
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19$2_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:13.4-17.9"
  cell $paramod\bsg_decode\num_out_p=1'0 \bd
    connect \i \i
    connect \o \lo
  end
  connect \o $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_decode_with_v.v:19$2_Y
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:8.1-98.10"
module $paramod\bsg_fifo_tracker\els_p=1'1\ptr_width_lp=s32'00000000000000000000000000000001
  parameter \els_p 1'1
  parameter \ptr_width_lp 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:63.4-78.11"
  wire $0\deq_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:63.4-78.11"
  wire $0\enq_r[0:0]
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92.24-92.42"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92$56_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93.24-93.42"
  wire $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93$57_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91.25-91.41"
  wire $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91$55_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73.15-73.28"
  wire $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73$54_Y
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:11.13-11.18"
  wire input 1 \clk_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:15.13-15.18"
  wire input 4 \deq_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:33.36-33.41"
  wire \deq_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:36.29-36.34"
  wire \empty
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:22.14-22.21"
  wire output 9 \empty_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:14.13-14.18"
  wire input 3 \enq_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:33.29-33.34"
  wire \enq_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:36.42-36.52"
  wire \equal_ptrs
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:36.36-36.40"
  wire \full
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:21.14-21.20"
  wire output 8 \full_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:12.13-12.20"
  wire input 2 \reset_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:26.37-26.43"
  wire \rptr_n
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:19.33-19.41"
  wire output 7 \rptr_n_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:26.29-26.35"
  wire \rptr_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:18.33-18.41"
  wire output 6 \rptr_r_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:26.45-26.51"
  wire \wptr_r
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:17.33-17.41"
  wire output 5 \wptr_r_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92.24-92.42"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \equal_ptrs
    connect \B \deq_r
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92$56_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93.24-93.42"
  cell $and $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \equal_ptrs
    connect \B \enq_r
    connect \Y $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93$57_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91.25-91.41"
  cell $eq $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rptr_r
    connect \B \wptr_r
    connect \Y $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91$55_Y
  end
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73.15-73.28"
  cell $or $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enq_i
    connect \B \deq_i
    connect \Y $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73$54_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:38.4-46.10"
  cell $paramod$3b54ddb5d2f67129526e21b1e37d226c868582c9\bsg_circular_ptr \rptr
    connect \add_i \deq_i
    connect \clk \clk_i
    connect \n_o \rptr_n
    connect \o \rptr_r
    connect \reset_i \reset_i
  end
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:48.4-56.10"
  cell $paramod$3b54ddb5d2f67129526e21b1e37d226c868582c9\bsg_circular_ptr \wptr
    connect \add_i \enq_i
    connect \clk \clk_i
    connect \n_o { }
    connect \o \wptr_r
    connect \reset_i \reset_i
  end
  attribute \always_ff 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:63.4-78.11"
  process $proc$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:63$53
    assign $0\enq_r[0:0] \enq_r
    assign $0\deq_r[0:0] \deq_r
    attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:64.6-78.11"
    switch \reset_i
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 1'1
        assign $0\enq_r[0:0] 1'0
        assign $0\deq_r[0:0] 1'1
      attribute \src "bsg_mem_1r1w.v:0.0-0.0"
      case 
        attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73.11-77.16"
        switch $or$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:73$54_Y
          attribute \src "bsg_mem_1r1w.v:0.0-0.0"
          case 1'1
            assign $0\enq_r[0:0] \enq_i
            assign $0\deq_r[0:0] \deq_i
          case 
        end
    end
    sync posedge \clk_i
      update \enq_r $0\enq_r[0:0]
      update \deq_r $0\deq_r[0:0]
  end
  connect \wptr_r_o \wptr_r
  connect \rptr_r_o \rptr_r
  connect \rptr_n_o \rptr_n
  connect \equal_ptrs $eq$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:91$55_Y
  connect \empty $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:92$56_Y
  connect \full $and$/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_fifo_tracker.v:93$57_Y
  connect \full_o \full
  connect \empty_o \empty
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.89"
module \bsg_array_reverse__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.93"
module \bsg_cache_to_axi_rx__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.87"
module \bsg_circular_ptr__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.95"
module \bsg_counter_clear_up__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.75"
module \bsg_decode__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.89"
module \bsg_decode_with_v__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.75"
module \bsg_dff_en__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.93"
module \bsg_fifo_1r1w_small__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.111"
module \bsg_fifo_1r1w_small_hardened__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.115"
module \bsg_fifo_1r1w_small_unhardened__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.87"
module \bsg_fifo_tracker__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.79"
module \bsg_mem_1r1w__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.89"
module \bsg_mem_1r1w_sync__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.101"
module \bsg_mem_1r1w_sync_synth__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.91"
module \bsg_mem_1r1w_synth__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.107"
module \bsg_parallel_in_serial_out__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/bsg_defines.v:29.5-29.79"
module \bsg_two_fifo__abstract
end
attribute \cells_not_processed 1
attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:5.1-77.10"
module \top
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:9.15-9.21"
  wire width 28 input 4 \addr_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:14.16-14.33"
  wire width 28 output 9 \axi_araddr_addr_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:15.9-15.30"
  wire output 10 \axi_araddr_cache_id_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:18.15-18.28"
  wire width 2 output 13 \axi_arburst_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:19.15-19.28"
  wire width 4 output 14 \axi_arcache_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:13.15-13.25"
  wire width 6 output 8 \axi_arid_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:16.15-16.26"
  wire width 8 output 11 \axi_arlen_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:21.9-21.21"
  wire output 16 \axi_arlock_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:20.15-20.27"
  wire width 3 output 15 \axi_arprot_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:23.8-23.21"
  wire input 18 \axi_arready_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:17.15-17.27"
  wire width 3 output 12 \axi_arsize_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:22.9-22.22"
  wire output 17 \axi_arvalid_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:25.15-25.26"
  wire width 32 input 20 \axi_rdata_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:24.14-24.23"
  wire width 6 input 19 \axi_rid_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:27.8-27.19"
  wire input 22 \axi_rlast_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:29.9-29.21"
  wire output 24 \axi_rready_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:26.14-26.25"
  wire width 2 input 21 \axi_rresp_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:28.8-28.20"
  wire input 23 \axi_rvalid_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:8.8-8.18"
  wire input 3 \cache_id_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:10.16-10.26"
  wire width 32 output 5 \dma_data_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:12.8-12.24"
  wire input 7 \dma_data_ready_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:11.9-11.21"
  wire output 6 \dma_data_v_o
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:30.8-30.15"
  wire input 25 \sys_clk
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:31.8-31.15"
  wire input 26 \sys_rst
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:6.8-6.11"
  wire input 1 \v_i
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:7.9-7.15"
  wire output 2 \yumi_o
  attribute \module_not_derived 1
  attribute \src "/home/dipserio/decomp/bsg_micro_designs/bsg_cache/bsg_cache_to_axi_rx/src/top.v:36.1-75.3"
  cell $paramod$cd29b58295f7c73f6042449a24f55eb69d5bde31\bsg_cache_to_axi_rx \bsg_cache_to_axi_rx
    connect \addr_i \addr_i
    connect \axi_araddr_addr_o \axi_araddr_addr_o
    connect \axi_araddr_cache_id_o \axi_araddr_cache_id_o
    connect \axi_arburst_o \axi_arburst_o
    connect \axi_arcache_o \axi_arcache_o
    connect \axi_arid_o \axi_arid_o
    connect \axi_arlen_o \axi_arlen_o
    connect \axi_arlock_o \axi_arlock_o
    connect \axi_arprot_o \axi_arprot_o
    connect \axi_arready_i \axi_arready_i
    connect \axi_arsize_o \axi_arsize_o
    connect \axi_arvalid_o \axi_arvalid_o
    connect \axi_rdata_i \axi_rdata_i
    connect \axi_rid_i \axi_rid_i
    connect \axi_rlast_i \axi_rlast_i
    connect \axi_rready_o \axi_rready_o
    connect \axi_rresp_i \axi_rresp_i
    connect \axi_rvalid_i \axi_rvalid_i
    connect \cache_id_i \cache_id_i
    connect \clk_i \sys_clk
    connect \dma_data_o \dma_data_o
    connect \dma_data_ready_i \dma_data_ready_i
    connect \dma_data_v_o \dma_data_v_o
    connect \reset_i \sys_rst
    connect \v_i \v_i
    connect \yumi_o \yumi_o
  end
end
