vendor_name = ModelSim
source_file = 1, /home/andreas/fpga/zpura/memory/sdram/sdram_controller.v
source_file = 1, /home/andreas/fpga/zpura/memory/rom/rom2.qip
source_file = 1, /home/andreas/fpga/zpura/memory/rom/rom2.v
source_file = 1, /home/andreas/fpga/zpura/zpura.sv
source_file = 1, /home/andreas/fpga/zpura/countdown_timer.sv
source_file = 1, /home/andreas/fpga/zpura/zpura.sdc
source_file = 1, /home/andreas/fpga/zpura/memory/memory_controller.sv
source_file = 1, /home/andreas/fpga/zpura/khz_clock.v
source_file = 1, /home/andreas/fpga/zpura/TimestampGenerator.sv
source_file = 1, /home/andreas/fpga/zpura/spi_master.sv
source_file = 1, /home/andreas/fpga/zpura/db/fpgatrading.cbx.xml
design_name = zpura
instance = comp, \error_status[0]~output , error_status[0]~output, zpura, 1
instance = comp, \error_status[1]~output , error_status[1]~output, zpura, 1
instance = comp, \error_status[2]~output , error_status[2]~output, zpura, 1
instance = comp, \error_status[3]~output , error_status[3]~output, zpura, 1
instance = comp, \led1~output , led1~output, zpura, 1
instance = comp, \rst~input , rst~input, zpura, 1
instance = comp, \clk~input , clk~input, zpura, 1
