Design Assistant report for Exerion
Wed Nov 09 21:06:22 2022
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Nov 09 21:06:22 2022 ;
; Revision Name                     ; Exerion                             ;
; Top-level Entity Name             ; sys_top                             ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 18                                  ;
; - Rule C101                       ; 18                                  ;
; Total High Violations             ; 1087                                ;
; - Rule A108                       ; 1                                   ;
; - Rule C105                       ; 6                                   ;
; - Rule R101                       ; 4                                   ;
; - Rule S102                       ; 7                                   ;
; - Rule S104                       ; 76                                  ;
; - Rule D101                       ; 875                                 ;
; - Rule D103                       ; 118                                 ;
; Total Medium Violations           ; 88                                  ;
; - Rule A104                       ; 5                                   ;
; - Rule C103                       ; 16                                  ;
; - Rule C104                       ; 30                                  ;
; - Rule C106                       ; 22                                  ;
; - Rule R105                       ; 1                                   ;
; - Rule D102                       ; 14                                  ;
; Total Information only Violations ; 595                                 ;
; - Rule T101                       ; 545                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processor 3            ;   1.1%      ;
;     Processor 4            ;   1.1%      ;
;     Processor 5            ;   1.1%      ;
;     Processor 6            ;   1.0%      ;
;     Processor 7            ;   1.0%      ;
;     Processor 8            ;   1.0%      ;
;     Processor 9            ;   1.0%      ;
;     Processor 10           ;   1.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule name                                                                                ; Name                                                    ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; hdmi_tx_clk                                             ;
;  Gated clock destination node(s) list                                                    ; hdmi_out_vs~_Duplicate_1                                ;
;  Gated clock destination node(s) list                                                    ; vs                                                      ;
;  Gated clock destination node(s) list                                                    ; hdmi_out_de                                             ;
;  Gated clock destination node(s) list                                                    ; de                                                      ;
;  Gated clock destination node(s) list                                                    ; hdmi_out_hs                                             ;
;  Gated clock destination node(s) list                                                    ; hs                                                      ;
;  Gated clock destination node(s) list                                                    ; hdmi_out_d[0]                                           ;
;  Gated clock destination node(s) list                                                    ; d[0]                                                    ;
;  Gated clock destination node(s) list                                                    ; hdmi_out_d[1]                                           ;
;  Gated clock destination node(s) list                                                    ; d[1]                                                    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]            ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sROM_A2                     ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sROM_A9                     ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sum2                        ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sum1                        ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|UDINV1                      ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|UDPNT                       ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BIG1                        ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sROM_A11                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sROM_A3                     ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|sROM_A4                     ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[0]            ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_Y2                     ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_BIG                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_RLINV                  ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_UDINV                  ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_UDPNT                  ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_Y2~DUPLICATE           ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_H0                     ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_CA0                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12P_CA1                    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[1]            ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12T_Q[0]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12U_Q[1]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12U_Q[0]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12U_Q[2]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12U_Q[3]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12T_Q[1]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12T_Q[3]                   ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U12T_Q[2]                   ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]            ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|UDINV2                      ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BIG2                        ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|ERS~DUPLICATE               ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD2                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|ERS                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD3                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD0                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD1                         ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[0]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD5                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|CD4                         ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|char_ROMA12                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U8L_A7                      ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U8L_A6                      ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[4]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[7]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[6]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[0]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[1]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[2]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[3]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|Z80A_IO2[5]                 ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0] ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[5]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[4]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[7]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[6]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4EaddrH[5]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H10[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H10[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H10[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H10[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L10[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L10[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L10[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L10[3]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[4]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[3]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[0]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[1]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[2]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[7]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[4]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[5]                    ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|U3K_Q[6]                    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[7]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[4]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[7]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[6]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4HaddrH[5]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H11[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H11[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H11[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H11[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L11[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L11[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L11[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L11[3]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[1]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[4]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[7]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[6]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4BaddrH[5]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H8[0]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H8[2]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H8[1]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H8[3]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L8[2]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L8[0]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L8[1]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L8[3]                 ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[3]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[4]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[1]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[0]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[7]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[3]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[2]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[6]                ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|BG4DaddrH[5]                ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]             ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H9[1]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H9[0]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H9[2]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_H9[3]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L9[0]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L9[1]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L9[2]                 ;
;  Gated clock destination node(s) list                                                    ; emu:emu|exerion_fpga:excore|store_L9[3]                 ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; comb~0                                                  ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                   ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[6]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss2                        ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[7]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[3]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                    ;
;  Gated clock destination node(s) list                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                    ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                          ; Name                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                                                                             ;                                                                                                                                                                                                       ;
;  Latch 1                                                                                                                                                                           ; emu:emu|exerion_fpga:excore|U9F_A_q~2                                                                                                                                                                 ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                                             ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                                             ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                                             ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|q                                                                                                                                                           ;
; Rule C105: Clock signal should be a global signal                                                                                                                                  ; comb~0                                                                                                                                                                                                ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                       ; emu:emu|reset~1                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                             ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|jt49:u_jt49|sound[5]                                                                                                                                      ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                       ; emu:emu|exerion_fpga:excore|U9F_A_q~6                                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                             ; emu:emu|exerion_fpga:excore|U9F_A_q~1                                                                                                                                                                 ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                       ; comb~25                                                                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                             ; hdmi_config:hdmi_config|mSetup_ST.01                                                                                                                                                                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                       ; comb~23                                                                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                             ; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]                                                                                                                                               ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; emu:emu|exerion_fpga:excore|U9F_A_q~1                                                                                                                                                                 ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U3M|Y[1]~1                                                                                                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sIDLE                                                                                                                                                                 ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sW6                                                                                                                                                                   ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sW3                                                                                                                                                                   ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sW2                                                                                                                                                                   ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                   ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                              ; pll_hdmi_adj:pll_hdmi_adj|state.sW4                                                                                                                                                                   ;
;  Synchronous and reset port source node(s) list                                                                                                                                    ; reset_req                                                                                                                                                                                             ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; vs                                                                                                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg[12]                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U12H_cnt[1]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U12H_cnt[0]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U12H_cnt[3]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U12H_cnt[2]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U11H_cnt[1]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U11H_cnt[0]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|U11H_cnt[2]                                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]                                                                                                                                               ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; emu:emu|exerion_fpga:excore|nVDSP                                                                                                                                                                     ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                                 ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[6]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_vss2                                                                                                                                                                      ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[7]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[3]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[0]                                                                                                                                                                  ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                                                                                                                                                                   ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_de2                                                                                                                                                                       ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[6]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[5]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[4]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[3]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[2]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[1]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[0]                                                                                                                                                                ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                                                                                                                                                                   ;
;  Violated clock and other port source node(s) list                                                                                                                                 ; cfg_dis                                                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[7]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[9]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[9]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[8]                                                                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[10]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[11]                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[11]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[10]                                                                                                                                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[13]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[12]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_delay[11]                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[10]                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[3]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[4]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[5]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[1]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[0]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                                                                                                                                                                   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; de                                                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; hs                                                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[0]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[1]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[2]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[3]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[4]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[5]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[6]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[7]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[8]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[9]                                                                                                                                                                                                  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[10]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[11]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[12]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[13]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[14]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[15]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[16]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[17]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[18]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[19]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[20]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[21]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[22]                                                                                                                                                                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                              ; d[23]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "FPGA_CLK2_50"                                                                                                                                          ; reset_req                                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[6]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[0]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[1]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[2]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[3]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[4]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[5]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|ce_cnt[7]                                                                                                                                                                                   ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|len[18]                                                                                                                                                                                     ;
;  Destination node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                ; alsa:alsa|len[13]                                                                                                                                                                                     ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_COMPAREBEGIN                                                                                                                                                              ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_COMPAREREADY                                                                                                                                                              ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_EXTRACTINIT                                                                                                                                                               ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_EXTRACT                                                                                                                                                                   ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_COMPAREREAD                                                                                                                                                               ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_COMPAREDONE                                                                                                                                                               ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|next_state.SM_EXTRACTCOMPLETE                                                                                                                                                      ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_EXTRACTCOMPLETE                                                                                                                                                           ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|counter[1]                                                                                                                                                                         ;
;  Destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                ; emu:emu|hiscore:hi|state.SM_WRITECOMPLETE                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; old_wait                                                                                                                                                                                              ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8]                                            ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]                                           ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9]                                            ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10]                                           ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7]                                            ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6]                                            ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15] ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg[10]                                                                                                                                                                                               ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|mSetup_ST.01                                                                                                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|mSetup_ST.00                                                                                                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|mSetup_ST.10                                                                                                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[20]                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[21]                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[22]                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[23]                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[27]                                                                                                                                                             ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                     ; hdmi_config:hdmi_config|i2c:i2c_av|SD[24]                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[7]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[0]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[0]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[1]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[1]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[1]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[2]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[11]                                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[5]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                                                                        ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[4]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[3]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[9]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[10]                                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[8]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HBP[6]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[7]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[8]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[10]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[11]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[9]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[7]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[2]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[2]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[3]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[5]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[4]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[6]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[6]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[8]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[10]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[9]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[7]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[6]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[8]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[8]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[10]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[11]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[9]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[1]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[2]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[3]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[1]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[5]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[4]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[1]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[0]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[2]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[3]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[1]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[0]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[4]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[0]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[1]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[5]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[8]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[9]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[5]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[7]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[6]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[10]                                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[10]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[11]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[9]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[10]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[11]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[9]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[3]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[3]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[5]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[4]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[7]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[6]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[4]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[4]                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[8]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[5]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[4]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[7]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[6]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[5]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HFP[11]                                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsstart[11]                                                                                                                                                                             ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HS[7]                                                                                                                                                                                                 ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[9]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[8]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[7]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HS[8]                                                                                                                                                                                                 ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[11]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[9]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[8]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HS[6]                                                                                                                                                                                                 ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[9]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[8]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[10]                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[6]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[10]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[11]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[9]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[8]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[6]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[7]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                                                                       ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; HS[0]                                                                                                                                                                                                 ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[4]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[3]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[0]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[1]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_htotal[2]                                                                                                                                                                               ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[4]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[5]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[3]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[2]                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"  ; ascal:ascal|o_hsend[1]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                                                                       ;                                                                                                                                                                                                       ;
;  Structure 31                                                                                                                                                                      ; HS[1]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                                                                       ;                                                                                                                                                                                                       ;
;  Structure 32                                                                                                                                                                      ; HS[2]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                                                                       ;                                                                                                                                                                                                       ;
;  Structure 33                                                                                                                                                                      ; HS[11]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                                                                       ;                                                                                                                                                                                                       ;
;  Structure 34                                                                                                                                                                      ; HS[10]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                                                                       ;                                                                                                                                                                                                       ;
;  Structure 35                                                                                                                                                                      ; HS[9]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                                                                       ;                                                                                                                                                                                                       ;
;  Structure 36                                                                                                                                                                      ; HS[3]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                                                                       ;                                                                                                                                                                                                       ;
;  Structure 37                                                                                                                                                                      ; HS[4]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                                                                       ;                                                                                                                                                                                                       ;
;  Structure 38                                                                                                                                                                      ; HS[5]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                                                                       ;                                                                                                                                                                                                       ;
;  Structure 39                                                                                                                                                                      ; WIDTH[7]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                                                                       ;                                                                                                                                                                                                       ;
;  Structure 40                                                                                                                                                                      ; WIDTH[10]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                                                                       ;                                                                                                                                                                                                       ;
;  Structure 41                                                                                                                                                                      ; WIDTH[0]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                                                                       ;                                                                                                                                                                                                       ;
;  Structure 42                                                                                                                                                                      ; WIDTH[1]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                                                                       ;                                                                                                                                                                                                       ;
;  Structure 43                                                                                                                                                                      ; WIDTH[2]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                                                                       ;                                                                                                                                                                                                       ;
;  Structure 44                                                                                                                                                                      ; WIDTH[9]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                                                                       ;                                                                                                                                                                                                       ;
;  Structure 45                                                                                                                                                                      ; WIDTH[11]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                                                                       ;                                                                                                                                                                                                       ;
;  Structure 46                                                                                                                                                                      ; WIDTH[4]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                                                                       ;                                                                                                                                                                                                       ;
;  Structure 47                                                                                                                                                                      ; WIDTH[3]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                                                                       ;                                                                                                                                                                                                       ;
;  Structure 48                                                                                                                                                                      ; WIDTH[8]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                                                                       ;                                                                                                                                                                                                       ;
;  Structure 49                                                                                                                                                                      ; WIDTH[5]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                                                                       ;                                                                                                                                                                                                       ;
;  Structure 50                                                                                                                                                                      ; WIDTH[6]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                                                                       ;                                                                                                                                                                                                       ;
;  Structure 51                                                                                                                                                                      ; VS[1]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                                                                       ;                                                                                                                                                                                                       ;
;  Structure 52                                                                                                                                                                      ; VS[8]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                                                                       ;                                                                                                                                                                                                       ;
;  Structure 53                                                                                                                                                                      ; VS[11]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                                                                       ;                                                                                                                                                                                                       ;
;  Structure 54                                                                                                                                                                      ; VS[6]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                                                                       ;                                                                                                                                                                                                       ;
;  Structure 55                                                                                                                                                                      ; VS[7]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                                                                       ;                                                                                                                                                                                                       ;
;  Structure 56                                                                                                                                                                      ; VS[10]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                                                                       ;                                                                                                                                                                                                       ;
;  Structure 57                                                                                                                                                                      ; VS[9]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                                                                       ;                                                                                                                                                                                                       ;
;  Structure 58                                                                                                                                                                      ; VS[2]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                                                                       ;                                                                                                                                                                                                       ;
;  Structure 59                                                                                                                                                                      ; VS[4]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                                                                       ;                                                                                                                                                                                                       ;
;  Structure 60                                                                                                                                                                      ; VS[3]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                                                                       ;                                                                                                                                                                                                       ;
;  Structure 61                                                                                                                                                                      ; VS[0]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                                                                       ;                                                                                                                                                                                                       ;
;  Structure 62                                                                                                                                                                      ; VS[5]                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                                                                       ;                                                                                                                                                                                                       ;
;  Structure 63                                                                                                                                                                      ; VFP[1]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                                                                       ;                                                                                                                                                                                                       ;
;  Structure 64                                                                                                                                                                      ; VFP[9]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                                                                       ;                                                                                                                                                                                                       ;
;  Structure 65                                                                                                                                                                      ; VFP[2]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                                                                       ;                                                                                                                                                                                                       ;
;  Structure 66                                                                                                                                                                      ; VFP[0]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                                                                       ;                                                                                                                                                                                                       ;
;  Structure 67                                                                                                                                                                      ; VFP[10]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                                                                       ;                                                                                                                                                                                                       ;
;  Structure 68                                                                                                                                                                      ; VFP[11]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                                                                       ;                                                                                                                                                                                                       ;
;  Structure 69                                                                                                                                                                      ; VFP[6]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                                                                       ;                                                                                                                                                                                                       ;
;  Structure 70                                                                                                                                                                      ; VFP[8]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71                                                                       ;                                                                                                                                                                                                       ;
;  Structure 71                                                                                                                                                                      ; VFP[7]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72                                                                       ;                                                                                                                                                                                                       ;
;  Structure 72                                                                                                                                                                      ; VFP[5]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73                                                                       ;                                                                                                                                                                                                       ;
;  Structure 73                                                                                                                                                                      ; VFP[3]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74                                                                       ;                                                                                                                                                                                                       ;
;  Structure 74                                                                                                                                                                      ; VFP[4]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75                                                                       ;                                                                                                                                                                                                       ;
;  Structure 75                                                                                                                                                                      ; HEIGHT[1]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76                                                                       ;                                                                                                                                                                                                       ;
;  Structure 76                                                                                                                                                                      ; HEIGHT[2]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77                                                                       ;                                                                                                                                                                                                       ;
;  Structure 77                                                                                                                                                                      ; HEIGHT[0]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78                                                                       ;                                                                                                                                                                                                       ;
;  Structure 78                                                                                                                                                                      ; HEIGHT[5]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79                                                                       ;                                                                                                                                                                                                       ;
;  Structure 79                                                                                                                                                                      ; HEIGHT[3]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80                                                                       ;                                                                                                                                                                                                       ;
;  Structure 80                                                                                                                                                                      ; HEIGHT[4]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81                                                                       ;                                                                                                                                                                                                       ;
;  Structure 81                                                                                                                                                                      ; HEIGHT[8]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82                                                                       ;                                                                                                                                                                                                       ;
;  Structure 82                                                                                                                                                                      ; HEIGHT[6]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83                                                                       ;                                                                                                                                                                                                       ;
;  Structure 83                                                                                                                                                                      ; HEIGHT[9]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84                                                                       ;                                                                                                                                                                                                       ;
;  Structure 84                                                                                                                                                                      ; HEIGHT[11]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85                                                                       ;                                                                                                                                                                                                       ;
;  Structure 85                                                                                                                                                                      ; HEIGHT[10]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86                                                                       ;                                                                                                                                                                                                       ;
;  Structure 86                                                                                                                                                                      ; HEIGHT[7]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87                                                                       ;                                                                                                                                                                                                       ;
;  Structure 87                                                                                                                                                                      ; VBP[10]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88                                                                       ;                                                                                                                                                                                                       ;
;  Structure 88                                                                                                                                                                      ; VBP[11]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89                                                                       ;                                                                                                                                                                                                       ;
;  Structure 89                                                                                                                                                                      ; VBP[8]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90                                                                       ;                                                                                                                                                                                                       ;
;  Structure 90                                                                                                                                                                      ; VBP[9]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91                                                                       ;                                                                                                                                                                                                       ;
;  Structure 91                                                                                                                                                                      ; VBP[6]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92                                                                       ;                                                                                                                                                                                                       ;
;  Structure 92                                                                                                                                                                      ; VBP[7]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93                                                                       ;                                                                                                                                                                                                       ;
;  Structure 93                                                                                                                                                                      ; VBP[5]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94                                                                       ;                                                                                                                                                                                                       ;
;  Structure 94                                                                                                                                                                      ; VBP[2]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95                                                                       ;                                                                                                                                                                                                       ;
;  Structure 95                                                                                                                                                                      ; VBP[0]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96                                                                       ;                                                                                                                                                                                                       ;
;  Structure 96                                                                                                                                                                      ; VBP[1]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97                                                                       ;                                                                                                                                                                                                       ;
;  Structure 97                                                                                                                                                                      ; VBP[3]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98                                                                       ;                                                                                                                                                                                                       ;
;  Structure 98                                                                                                                                                                      ; VBP[4]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99                                                                       ;                                                                                                                                                                                                       ;
;  Structure 99                                                                                                                                                                      ; ascal:ascal|o_hsize[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100                                                                      ;                                                                                                                                                                                                       ;
;  Structure 100                                                                                                                                                                     ; hmax[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101                                                                      ;                                                                                                                                                                                                       ;
;  Structure 101                                                                                                                                                                     ; LFB_EN                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102                                                                      ;                                                                                                                                                                                                       ;
;  Structure 102                                                                                                                                                                     ; hmin[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103                                                                      ;                                                                                                                                                                                                       ;
;  Structure 103                                                                                                                                                                     ; hmax[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104                                                                      ;                                                                                                                                                                                                       ;
;  Structure 104                                                                                                                                                                     ; hmin[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105                                                                      ;                                                                                                                                                                                                       ;
;  Structure 105                                                                                                                                                                     ; hmin[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106                                                                      ;                                                                                                                                                                                                       ;
;  Structure 106                                                                                                                                                                     ; hmax[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107                                                                      ;                                                                                                                                                                                                       ;
;  Structure 107                                                                                                                                                                     ; hmax[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108                                                                      ;                                                                                                                                                                                                       ;
;  Structure 108                                                                                                                                                                     ; hmin[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109                                                                      ;                                                                                                                                                                                                       ;
;  Structure 109                                                                                                                                                                     ; hmax[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110                                                                      ;                                                                                                                                                                                                       ;
;  Structure 110                                                                                                                                                                     ; hmin[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111                                                                      ;                                                                                                                                                                                                       ;
;  Structure 111                                                                                                                                                                     ; hmin[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112                                                                      ;                                                                                                                                                                                                       ;
;  Structure 112                                                                                                                                                                     ; hmax[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113                                                                      ;                                                                                                                                                                                                       ;
;  Structure 113                                                                                                                                                                     ; hmax[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114                                                                      ;                                                                                                                                                                                                       ;
;  Structure 114                                                                                                                                                                     ; hmin[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115                                                                      ;                                                                                                                                                                                                       ;
;  Structure 115                                                                                                                                                                     ; hmin[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116                                                                      ;                                                                                                                                                                                                       ;
;  Structure 116                                                                                                                                                                     ; hmax[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117                                                                      ;                                                                                                                                                                                                       ;
;  Structure 117                                                                                                                                                                     ; hmin[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118                                                                      ;                                                                                                                                                                                                       ;
;  Structure 118                                                                                                                                                                     ; hmax[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119                                                                      ;                                                                                                                                                                                                       ;
;  Structure 119                                                                                                                                                                     ; hmin[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120                                                                      ;                                                                                                                                                                                                       ;
;  Structure 120                                                                                                                                                                     ; hmax[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121                                                                      ;                                                                                                                                                                                                       ;
;  Structure 121                                                                                                                                                                     ; hmax[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122                                                                      ;                                                                                                                                                                                                       ;
;  Structure 122                                                                                                                                                                     ; hmin[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123                                                                      ;                                                                                                                                                                                                       ;
;  Structure 123                                                                                                                                                                     ; hmin[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124                                                                      ;                                                                                                                                                                                                       ;
;  Structure 124                                                                                                                                                                     ; hmax[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125                                                                      ;                                                                                                                                                                                                       ;
;  Structure 125                                                                                                                                                                     ; ascal:ascal|i_endframe1                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126                                                                      ;                                                                                                                                                                                                       ;
;  Structure 126                                                                                                                                                                     ; FB_EN                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127                                                                      ;                                                                                                                                                                                                       ;
;  Structure 127                                                                                                                                                                     ; FB_WIDTH[11]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128                                                                      ;                                                                                                                                                                                                       ;
;  Structure 128                                                                                                                                                                     ; ascal:ascal|i_hdown                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129                                                                      ;                                                                                                                                                                                                       ;
;  Structure 129                                                                                                                                                                     ; ascal:ascal|i_ohsize[9]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130                                                                      ;                                                                                                                                                                                                       ;
;  Structure 130                                                                                                                                                                     ; ascal:ascal|o_hsize[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131                                                                      ;                                                                                                                                                                                                       ;
;  Structure 131                                                                                                                                                                     ; ascal:ascal|i_ohsize[10]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132                                                                      ;                                                                                                                                                                                                       ;
;  Structure 132                                                                                                                                                                     ; ascal:ascal|o_hsize[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133                                                                      ;                                                                                                                                                                                                       ;
;  Structure 133                                                                                                                                                                     ; ascal:ascal|i_hsize[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134                                                                      ;                                                                                                                                                                                                       ;
;  Structure 134                                                                                                                                                                     ; ascal:ascal|i_hsize[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135                                                                      ;                                                                                                                                                                                                       ;
;  Structure 135                                                                                                                                                                     ; ascal:ascal|i_ohsize[8]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136                                                                      ;                                                                                                                                                                                                       ;
;  Structure 136                                                                                                                                                                     ; ascal:ascal|o_hsize[8]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137                                                                      ;                                                                                                                                                                                                       ;
;  Structure 137                                                                                                                                                                     ; ascal:ascal|i_hsize[8]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138                                                                      ;                                                                                                                                                                                                       ;
;  Structure 138                                                                                                                                                                     ; ascal:ascal|i_hsize[6]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139                                                                      ;                                                                                                                                                                                                       ;
;  Structure 139                                                                                                                                                                     ; ascal:ascal|i_hsize[0]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140                                                                      ;                                                                                                                                                                                                       ;
;  Structure 140                                                                                                                                                                     ; ascal:ascal|i_ohsize[1]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141                                                                      ;                                                                                                                                                                                                       ;
;  Structure 141                                                                                                                                                                     ; ascal:ascal|o_hsize[1]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142                                                                      ;                                                                                                                                                                                                       ;
;  Structure 142                                                                                                                                                                     ; ascal:ascal|i_hsize[1]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143                                                                      ;                                                                                                                                                                                                       ;
;  Structure 143                                                                                                                                                                     ; ascal:ascal|i_ohsize[0]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144                                                                      ;                                                                                                                                                                                                       ;
;  Structure 144                                                                                                                                                                     ; ascal:ascal|o_hsize[0]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145                                                                      ;                                                                                                                                                                                                       ;
;  Structure 145                                                                                                                                                                     ; ascal:ascal|i_hsize[3]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146                                                                      ;                                                                                                                                                                                                       ;
;  Structure 146                                                                                                                                                                     ; ascal:ascal|i_ohsize[3]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147                                                                      ;                                                                                                                                                                                                       ;
;  Structure 147                                                                                                                                                                     ; ascal:ascal|o_hsize[3]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148                                                                      ;                                                                                                                                                                                                       ;
;  Structure 148                                                                                                                                                                     ; ascal:ascal|i_hsize[2]~DUPLICATE                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149                                                                      ;                                                                                                                                                                                                       ;
;  Structure 149                                                                                                                                                                     ; ascal:ascal|i_ohsize[2]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150                                                                      ;                                                                                                                                                                                                       ;
;  Structure 150                                                                                                                                                                     ; ascal:ascal|o_hsize[2]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151                                                                      ;                                                                                                                                                                                                       ;
;  Structure 151                                                                                                                                                                     ; ascal:ascal|i_ohsize[4]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152                                                                      ;                                                                                                                                                                                                       ;
;  Structure 152                                                                                                                                                                     ; ascal:ascal|o_hsize[4]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153                                                                      ;                                                                                                                                                                                                       ;
;  Structure 153                                                                                                                                                                     ; ascal:ascal|i_hsize[5]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154                                                                      ;                                                                                                                                                                                                       ;
;  Structure 154                                                                                                                                                                     ; ascal:ascal|i_ohsize[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155                                                                      ;                                                                                                                                                                                                       ;
;  Structure 155                                                                                                                                                                     ; ascal:ascal|o_hsize[5]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156                                                                      ;                                                                                                                                                                                                       ;
;  Structure 156                                                                                                                                                                     ; ascal:ascal|i_hsize[4]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157                                                                      ;                                                                                                                                                                                                       ;
;  Structure 157                                                                                                                                                                     ; ascal:ascal|i_ohsize[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158                                                                      ;                                                                                                                                                                                                       ;
;  Structure 158                                                                                                                                                                     ; ascal:ascal|o_hsize[7]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159                                                                      ;                                                                                                                                                                                                       ;
;  Structure 159                                                                                                                                                                     ; ascal:ascal|i_ohsize[6]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160                                                                      ;                                                                                                                                                                                                       ;
;  Structure 160                                                                                                                                                                     ; ascal:ascal|o_hsize[6]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161                                                                      ;                                                                                                                                                                                                       ;
;  Structure 161                                                                                                                                                                     ; ascal:ascal|i_hsize[7]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162                                                                      ;                                                                                                                                                                                                       ;
;  Structure 162                                                                                                                                                                     ; ascal:ascal|i_hsize[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163                                                                      ;                                                                                                                                                                                                       ;
;  Structure 163                                                                                                                                                                     ; ascal:ascal|i_ohsize[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164                                                                      ;                                                                                                                                                                                                       ;
;  Structure 164                                                                                                                                                                     ; FB_WIDTH[10]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165                                                                      ;                                                                                                                                                                                                       ;
;  Structure 165                                                                                                                                                                     ; FB_WIDTH[9]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166                                                                      ;                                                                                                                                                                                                       ;
;  Structure 166                                                                                                                                                                     ; FB_WIDTH[8]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167                                                                      ;                                                                                                                                                                                                       ;
;  Structure 167                                                                                                                                                                     ; FB_WIDTH[7]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168                                                                      ;                                                                                                                                                                                                       ;
;  Structure 168                                                                                                                                                                     ; FB_WIDTH[6]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169                                                                      ;                                                                                                                                                                                                       ;
;  Structure 169                                                                                                                                                                     ; FB_WIDTH[5]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170                                                                      ;                                                                                                                                                                                                       ;
;  Structure 170                                                                                                                                                                     ; FB_WIDTH[4]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171                                                                      ;                                                                                                                                                                                                       ;
;  Structure 171                                                                                                                                                                     ; FB_WIDTH[3]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172                                                                      ;                                                                                                                                                                                                       ;
;  Structure 172                                                                                                                                                                     ; FB_WIDTH[2]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173                                                                      ;                                                                                                                                                                                                       ;
;  Structure 173                                                                                                                                                                     ; FB_WIDTH[1]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174                                                                      ;                                                                                                                                                                                                       ;
;  Structure 174                                                                                                                                                                     ; FB_WIDTH[0]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175                                                                      ;                                                                                                                                                                                                       ;
;  Structure 175                                                                                                                                                                     ; FB_FMT[2]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176                                                                      ;                                                                                                                                                                                                       ;
;  Structure 176                                                                                                                                                                     ; FB_FMT[1]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177                                                                      ;                                                                                                                                                                                                       ;
;  Structure 177                                                                                                                                                                     ; FB_FMT[0]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178                                                                      ;                                                                                                                                                                                                       ;
;  Structure 178                                                                                                                                                                     ; ascal:ascal|i_ovsize[1]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179                                                                      ;                                                                                                                                                                                                       ;
;  Structure 179                                                                                                                                                                     ; ascal:ascal|o_vsize[1]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180                                                                      ;                                                                                                                                                                                                       ;
;  Structure 180                                                                                                                                                                     ; vmax[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181                                                                      ;                                                                                                                                                                                                       ;
;  Structure 181                                                                                                                                                                     ; vmin[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182                                                                      ;                                                                                                                                                                                                       ;
;  Structure 182                                                                                                                                                                     ; vmin[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183                                                                      ;                                                                                                                                                                                                       ;
;  Structure 183                                                                                                                                                                     ; vmax[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184                                                                      ;                                                                                                                                                                                                       ;
;  Structure 184                                                                                                                                                                     ; ascal:ascal|i_vsize[1]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185                                                                      ;                                                                                                                                                                                                       ;
;  Structure 185                                                                                                                                                                     ; ascal:ascal|i_ovsize[0]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186                                                                      ;                                                                                                                                                                                                       ;
;  Structure 186                                                                                                                                                                     ; ascal:ascal|o_vsize[0]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187                                                                      ;                                                                                                                                                                                                       ;
;  Structure 187                                                                                                                                                                     ; ascal:ascal|i_vsize[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188                                                                      ;                                                                                                                                                                                                       ;
;  Structure 188                                                                                                                                                                     ; ascal:ascal|i_ovsize[11]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189                                                                      ;                                                                                                                                                                                                       ;
;  Structure 189                                                                                                                                                                     ; ascal:ascal|o_vsize[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190                                                                      ;                                                                                                                                                                                                       ;
;  Structure 190                                                                                                                                                                     ; vmin[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191                                                                      ;                                                                                                                                                                                                       ;
;  Structure 191                                                                                                                                                                     ; vmax[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192                                                                      ;                                                                                                                                                                                                       ;
;  Structure 192                                                                                                                                                                     ; vmax[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193                                                                      ;                                                                                                                                                                                                       ;
;  Structure 193                                                                                                                                                                     ; vmin[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194                                                                      ;                                                                                                                                                                                                       ;
;  Structure 194                                                                                                                                                                     ; vmax[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195                                                                      ;                                                                                                                                                                                                       ;
;  Structure 195                                                                                                                                                                     ; vmin[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196                                                                      ;                                                                                                                                                                                                       ;
;  Structure 196                                                                                                                                                                     ; vmin[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197                                                                      ;                                                                                                                                                                                                       ;
;  Structure 197                                                                                                                                                                     ; vmax[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198                                                                      ;                                                                                                                                                                                                       ;
;  Structure 198                                                                                                                                                                     ; vmax[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199                                                                      ;                                                                                                                                                                                                       ;
;  Structure 199                                                                                                                                                                     ; vmin[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200                                                                      ;                                                                                                                                                                                                       ;
;  Structure 200                                                                                                                                                                     ; vmin[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201                                                                      ;                                                                                                                                                                                                       ;
;  Structure 201                                                                                                                                                                     ; vmax[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202                                                                      ;                                                                                                                                                                                                       ;
;  Structure 202                                                                                                                                                                     ; vmin[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203                                                                      ;                                                                                                                                                                                                       ;
;  Structure 203                                                                                                                                                                     ; vmax[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204                                                                      ;                                                                                                                                                                                                       ;
;  Structure 204                                                                                                                                                                     ; vmin[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205                                                                      ;                                                                                                                                                                                                       ;
;  Structure 205                                                                                                                                                                     ; vmax[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206                                                                      ;                                                                                                                                                                                                       ;
;  Structure 206                                                                                                                                                                     ; vmin[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207                                                                      ;                                                                                                                                                                                                       ;
;  Structure 207                                                                                                                                                                     ; vmax[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208                                                                      ;                                                                                                                                                                                                       ;
;  Structure 208                                                                                                                                                                     ; vmin[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 209                                                                      ;                                                                                                                                                                                                       ;
;  Structure 209                                                                                                                                                                     ; vmax[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 210                                                                      ;                                                                                                                                                                                                       ;
;  Structure 210                                                                                                                                                                     ; ascal:ascal|i_vsize[11]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 211                                                                      ;                                                                                                                                                                                                       ;
;  Structure 211                                                                                                                                                                     ; ascal:ascal|i_ovsize[10]                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 212                                                                      ;                                                                                                                                                                                                       ;
;  Structure 212                                                                                                                                                                     ; ascal:ascal|o_vsize[10]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 213                                                                      ;                                                                                                                                                                                                       ;
;  Structure 213                                                                                                                                                                     ; ascal:ascal|i_vsize[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 214                                                                      ;                                                                                                                                                                                                       ;
;  Structure 214                                                                                                                                                                     ; ascal:ascal|i_ovsize[9]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 215                                                                      ;                                                                                                                                                                                                       ;
;  Structure 215                                                                                                                                                                     ; ascal:ascal|o_vsize[9]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 216                                                                      ;                                                                                                                                                                                                       ;
;  Structure 216                                                                                                                                                                     ; ascal:ascal|i_ovsize[8]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 217                                                                      ;                                                                                                                                                                                                       ;
;  Structure 217                                                                                                                                                                     ; ascal:ascal|o_vsize[8]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 218                                                                      ;                                                                                                                                                                                                       ;
;  Structure 218                                                                                                                                                                     ; ascal:ascal|i_vsize[8]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 219                                                                      ;                                                                                                                                                                                                       ;
;  Structure 219                                                                                                                                                                     ; ascal:ascal|i_vsize[7]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 220                                                                      ;                                                                                                                                                                                                       ;
;  Structure 220                                                                                                                                                                     ; ascal:ascal|i_ovsize[7]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 221                                                                      ;                                                                                                                                                                                                       ;
;  Structure 221                                                                                                                                                                     ; ascal:ascal|o_vsize[7]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 222                                                                      ;                                                                                                                                                                                                       ;
;  Structure 222                                                                                                                                                                     ; ascal:ascal|i_ovsize[6]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 223                                                                      ;                                                                                                                                                                                                       ;
;  Structure 223                                                                                                                                                                     ; ascal:ascal|o_vsize[6]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 224                                                                      ;                                                                                                                                                                                                       ;
;  Structure 224                                                                                                                                                                     ; ascal:ascal|i_ovsize[5]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 225                                                                      ;                                                                                                                                                                                                       ;
;  Structure 225                                                                                                                                                                     ; ascal:ascal|o_vsize[5]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 226                                                                      ;                                                                                                                                                                                                       ;
;  Structure 226                                                                                                                                                                     ; ascal:ascal|i_vsize[5]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 227                                                                      ;                                                                                                                                                                                                       ;
;  Structure 227                                                                                                                                                                     ; ascal:ascal|i_ovsize[4]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 228                                                                      ;                                                                                                                                                                                                       ;
;  Structure 228                                                                                                                                                                     ; ascal:ascal|o_vsize[4]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 229                                                                      ;                                                                                                                                                                                                       ;
;  Structure 229                                                                                                                                                                     ; ascal:ascal|i_vsize[4]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 230                                                                      ;                                                                                                                                                                                                       ;
;  Structure 230                                                                                                                                                                     ; ascal:ascal|i_ovsize[3]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 231                                                                      ;                                                                                                                                                                                                       ;
;  Structure 231                                                                                                                                                                     ; ascal:ascal|o_vsize[3]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 232                                                                      ;                                                                                                                                                                                                       ;
;  Structure 232                                                                                                                                                                     ; ascal:ascal|i_vsize[3]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 233                                                                      ;                                                                                                                                                                                                       ;
;  Structure 233                                                                                                                                                                     ; ascal:ascal|i_vsize[2]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 234                                                                      ;                                                                                                                                                                                                       ;
;  Structure 234                                                                                                                                                                     ; ascal:ascal|i_ovsize[2]                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 235                                                                      ;                                                                                                                                                                                                       ;
;  Structure 235                                                                                                                                                                     ; ascal:ascal|o_vsize[2]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 236                                                                      ;                                                                                                                                                                                                       ;
;  Structure 236                                                                                                                                                                     ; ascal:ascal|i_vsize[0]~DUPLICATE                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 237                                                                      ;                                                                                                                                                                                                       ;
;  Structure 237                                                                                                                                                                     ; ascal:ascal|i_vsize[6]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 238                                                                      ;                                                                                                                                                                                                       ;
;  Structure 238                                                                                                                                                                     ; ascal:ascal|i_vdown                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 239                                                                      ;                                                                                                                                                                                                       ;
;  Structure 239                                                                                                                                                                     ; FB_HEIGHT[11]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 240                                                                      ;                                                                                                                                                                                                       ;
;  Structure 240                                                                                                                                                                     ; FB_HEIGHT[10]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 241                                                                      ;                                                                                                                                                                                                       ;
;  Structure 241                                                                                                                                                                     ; FB_HEIGHT[9]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 242                                                                      ;                                                                                                                                                                                                       ;
;  Structure 242                                                                                                                                                                     ; FB_HEIGHT[8]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 243                                                                      ;                                                                                                                                                                                                       ;
;  Structure 243                                                                                                                                                                     ; FB_HEIGHT[7]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 244                                                                      ;                                                                                                                                                                                                       ;
;  Structure 244                                                                                                                                                                     ; FB_HEIGHT[6]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 245                                                                      ;                                                                                                                                                                                                       ;
;  Structure 245                                                                                                                                                                     ; FB_HEIGHT[5]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 246                                                                      ;                                                                                                                                                                                                       ;
;  Structure 246                                                                                                                                                                     ; FB_HEIGHT[4]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 247                                                                      ;                                                                                                                                                                                                       ;
;  Structure 247                                                                                                                                                                     ; FB_HEIGHT[3]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 248                                                                      ;                                                                                                                                                                                                       ;
;  Structure 248                                                                                                                                                                     ; FB_HEIGHT[2]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 249                                                                      ;                                                                                                                                                                                                       ;
;  Structure 249                                                                                                                                                                     ; FB_HEIGHT[1]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 250                                                                      ;                                                                                                                                                                                                       ;
;  Structure 250                                                                                                                                                                     ; FB_HEIGHT[0]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 251                                                                      ;                                                                                                                                                                                                       ;
;  Structure 251                                                                                                                                                                     ; FB_STRIDE[2]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 252                                                                      ;                                                                                                                                                                                                       ;
;  Structure 252                                                                                                                                                                     ; FB_STRIDE[13]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 253                                                                      ;                                                                                                                                                                                                       ;
;  Structure 253                                                                                                                                                                     ; FB_STRIDE[12]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 254                                                                      ;                                                                                                                                                                                                       ;
;  Structure 254                                                                                                                                                                     ; FB_STRIDE[3]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 255                                                                      ;                                                                                                                                                                                                       ;
;  Structure 255                                                                                                                                                                     ; FB_STRIDE[4]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 256                                                                      ;                                                                                                                                                                                                       ;
;  Structure 256                                                                                                                                                                     ; FB_STRIDE[5]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 257                                                                      ;                                                                                                                                                                                                       ;
;  Structure 257                                                                                                                                                                     ; FB_STRIDE[11]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 258                                                                      ;                                                                                                                                                                                                       ;
;  Structure 258                                                                                                                                                                     ; FB_STRIDE[9]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 259                                                                      ;                                                                                                                                                                                                       ;
;  Structure 259                                                                                                                                                                     ; FB_STRIDE[10]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 260                                                                      ;                                                                                                                                                                                                       ;
;  Structure 260                                                                                                                                                                     ; FB_STRIDE[8]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 261                                                                      ;                                                                                                                                                                                                       ;
;  Structure 261                                                                                                                                                                     ; FB_STRIDE[6]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 262                                                                      ;                                                                                                                                                                                                       ;
;  Structure 262                                                                                                                                                                     ; FB_STRIDE[0]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 263                                                                      ;                                                                                                                                                                                                       ;
;  Structure 263                                                                                                                                                                     ; FB_STRIDE[7]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 264                                                                      ;                                                                                                                                                                                                       ;
;  Structure 264                                                                                                                                                                     ; FB_STRIDE[1]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 265                                                                      ;                                                                                                                                                                                                       ;
;  Structure 265                                                                                                                                                                     ; FB_STRIDE[4]~DUPLICATE                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 266                                                                      ;                                                                                                                                                                                                       ;
;  Structure 266                                                                                                                                                                     ; FB_BASE[2]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 267                                                                      ;                                                                                                                                                                                                       ;
;  Structure 267                                                                                                                                                                     ; FB_BASE[1]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 268                                                                      ;                                                                                                                                                                                                       ;
;  Structure 268                                                                                                                                                                     ; FB_BASE[0]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 269                                                                      ;                                                                                                                                                                                                       ;
;  Structure 269                                                                                                                                                                     ; FB_BASE[3]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 270                                                                      ;                                                                                                                                                                                                       ;
;  Structure 270                                                                                                                                                                     ; LFB_BASE[3]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 271                                                                      ;                                                                                                                                                                                                       ;
;  Structure 271                                                                                                                                                                     ; ascal:ascal|o_vs                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 272                                                                      ;                                                                                                                                                                                                       ;
;  Structure 272                                                                                                                                                                     ; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 273                                                                      ;                                                                                                                                                                                                       ;
;  Structure 273                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[15]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 274                                                                      ;                                                                                                                                                                                                       ;
;  Structure 274                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|Req_Inhibit                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 275                                                                      ;                                                                                                                                                                                                       ;
;  Structure 275                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 276                                                                      ;                                                                                                                                                                                                       ;
;  Structure 276                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[0]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 277                                                                      ;                                                                                                                                                                                                       ;
;  Structure 277                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[13]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 278                                                                      ;                                                                                                                                                                                                       ;
;  Structure 278                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[2]~DUPLICATE                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 279                                                                      ;                                                                                                                                                                                                       ;
;  Structure 279                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[1]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 280                                                                      ;                                                                                                                                                                                                       ;
;  Structure 280                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[14]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 281                                                                      ;                                                                                                                                                                                                       ;
;  Structure 281                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[12]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 282                                                                      ;                                                                                                                                                                                                       ;
;  Structure 282                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[11]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 283                                                                      ;                                                                                                                                                                                                       ;
;  Structure 283                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[4]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 284                                                                      ;                                                                                                                                                                                                       ;
;  Structure 284                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|MReq_Inhibit                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 285                                                                      ;                                                                                                                                                                                                       ;
;  Structure 285                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[5]~DUPLICATE                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 286                                                                      ;                                                                                                                                                                                                       ;
;  Structure 286                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[7]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 287                                                                      ;                                                                                                                                                                                                       ;
;  Structure 287                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 288                                                                      ;                                                                                                                                                                                                       ;
;  Structure 288                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[7]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 289                                                                      ;                                                                                                                                                                                                       ;
;  Structure 289                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[6]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 290                                                                      ;                                                                                                                                                                                                       ;
;  Structure 290                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[6]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 291                                                                      ;                                                                                                                                                                                                       ;
;  Structure 291                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[4]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 292                                                                      ;                                                                                                                                                                                                       ;
;  Structure 292                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[5]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 293                                                                      ;                                                                                                                                                                                                       ;
;  Structure 293                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[5]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 294                                                                      ;                                                                                                                                                                                                       ;
;  Structure 294                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[3]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 295                                                                      ;                                                                                                                                                                                                       ;
;  Structure 295                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[4]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 296                                                                      ;                                                                                                                                                                                                       ;
;  Structure 296                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[4]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 297                                                                      ;                                                                                                                                                                                                       ;
;  Structure 297                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cnt[3]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 298                                                                      ;                                                                                                                                                                                                       ;
;  Structure 298                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[3]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 299                                                                      ;                                                                                                                                                                                                       ;
;  Structure 299                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[3]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 300                                                                      ;                                                                                                                                                                                                       ;
;  Structure 300                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[1]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 301                                                                      ;                                                                                                                                                                                                       ;
;  Structure 301                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cnt[2]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 302                                                                      ;                                                                                                                                                                                                       ;
;  Structure 302                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[2]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 303                                                                      ;                                                                                                                                                                                                       ;
;  Structure 303                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[2]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 304                                                                      ;                                                                                                                                                                                                       ;
;  Structure 304                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[0]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 305                                                                      ;                                                                                                                                                                                                       ;
;  Structure 305                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cnt[1]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 306                                                                      ;                                                                                                                                                                                                       ;
;  Structure 306                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[1]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 307                                                                      ;                                                                                                                                                                                                       ;
;  Structure 307                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[1]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 308                                                                      ;                                                                                                                                                                                                       ;
;  Structure 308                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cnt[0]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 309                                                                      ;                                                                                                                                                                                                       ;
;  Structure 309                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[0]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 310                                                                      ;                                                                                                                                                                                                       ;
;  Structure 310                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[0]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 311                                                                      ;                                                                                                                                                                                                       ;
;  Structure 311                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[6]~DUPLICATE                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 312                                                                      ;                                                                                                                                                                                                       ;
;  Structure 312                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[8]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 313                                                                      ;                                                                                                                                                                                                       ;
;  Structure 313                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[8]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 314                                                                      ;                                                                                                                                                                                                       ;
;  Structure 314                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spRAMsel                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 315                                                                      ;                                                                                                                                                                                                       ;
;  Structure 315                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cnt[9]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 316                                                                      ;                                                                                                                                                                                                       ;
;  Structure 316                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[9]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 317                                                                      ;                                                                                                                                                                                                       ;
;  Structure 317                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[9]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 318                                                                      ;                                                                                                                                                                                                       ;
;  Structure 318                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[8]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 319                                                                      ;                                                                                                                                                                                                       ;
;  Structure 319                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[10]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 320                                                                      ;                                                                                                                                                                                                       ;
;  Structure 320                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[9]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 321                                                                      ;                                                                                                                                                                                                       ;
;  Structure 321                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[7]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 322                                                                      ;                                                                                                                                                                                                       ;
;  Structure 322                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[7]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 323                                                                      ;                                                                                                                                                                                                       ;
;  Structure 323                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[1]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 324                                                                      ;                                                                                                                                                                                                       ;
;  Structure 324                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[2]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 325                                                                      ;                                                                                                                                                                                                       ;
;  Structure 325                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[5]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 326                                                                      ;                                                                                                                                                                                                       ;
;  Structure 326                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[0]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 327                                                                      ;                                                                                                                                                                                                       ;
;  Structure 327                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[6]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 328                                                                      ;                                                                                                                                                                                                       ;
;  Structure 328                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|rSPRITE_databus[3]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 329                                                                      ;                                                                                                                                                                                                       ;
;  Structure 329                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ZB3                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 330                                                                      ;                                                                                                                                                                                                       ;
;  Structure 330                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[0]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 331                                                                      ;                                                                                                                                                                                                       ;
;  Structure 331                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt[1]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 332                                                                      ;                                                                                                                                                                                                       ;
;  Structure 332                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt2[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 333                                                                      ;                                                                                                                                                                                                       ;
;  Structure 333                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt[0]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 334                                                                      ;                                                                                                                                                                                                       ;
;  Structure 334                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt2[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 335                                                                      ;                                                                                                                                                                                                       ;
;  Structure 335                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A2                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 336                                                                      ;                                                                                                                                                                                                       ;
;  Structure 336                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A9                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 337                                                                      ;                                                                                                                                                                                                       ;
;  Structure 337                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sum2                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 338                                                                      ;                                                                                                                                                                                                       ;
;  Structure 338                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sum1                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 339                                                                      ;                                                                                                                                                                                                       ;
;  Structure 339                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|UDINV1                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 340                                                                      ;                                                                                                                                                                                                       ;
;  Structure 340                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|UDPNT                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 341                                                                      ;                                                                                                                                                                                                       ;
;  Structure 341                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BIG1                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 342                                                                      ;                                                                                                                                                                                                       ;
;  Structure 342                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt[3]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 343                                                                      ;                                                                                                                                                                                                       ;
;  Structure 343                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt2[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 344                                                                      ;                                                                                                                                                                                                       ;
;  Structure 344                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt[2]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 345                                                                      ;                                                                                                                                                                                                       ;
;  Structure 345                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U12H_cnt2[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 346                                                                      ;                                                                                                                                                                                                       ;
;  Structure 346                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A11                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 347                                                                      ;                                                                                                                                                                                                       ;
;  Structure 347                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A3                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 348                                                                      ;                                                                                                                                                                                                       ;
;  Structure 348                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A4                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 349                                                                      ;                                                                                                                                                                                                       ;
;  Structure 349                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sum3                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 350                                                                      ;                                                                                                                                                                                                       ;
;  Structure 350                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sum4                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 351                                                                      ;                                                                                                                                                                                                       ;
;  Structure 351                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CHLF                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 352                                                                      ;                                                                                                                                                                                                       ;
;  Structure 352                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|sROM_A10                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 353                                                                      ;                                                                                                                                                                                                       ;
;  Structure 353                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_5:prom_SPRITE|dpram_dc:eprom_5|altsyncram:altsyncram_component|altsyncram_rnl2:auto_generated|address_reg_a[0]                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 354                                                                      ;                                                                                                                                                                                                       ;
;  Structure 354                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CHDN                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 355                                                                      ;                                                                                                                                                                                                       ;
;  Structure 355                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[3]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 356                                                                      ;                                                                                                                                                                                                       ;
;  Structure 356                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|UDINV2                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 357                                                                      ;                                                                                                                                                                                                       ;
;  Structure 357                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt[1]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 358                                                                      ;                                                                                                                                                                                                       ;
;  Structure 358                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt2[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 359                                                                      ;                                                                                                                                                                                                       ;
;  Structure 359                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt[0]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 360                                                                      ;                                                                                                                                                                                                       ;
;  Structure 360                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt2[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 361                                                                      ;                                                                                                                                                                                                       ;
;  Structure 361                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt[2]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 362                                                                      ;                                                                                                                                                                                                       ;
;  Structure 362                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U11H_cnt2[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 363                                                                      ;                                                                                                                                                                                                       ;
;  Structure 363                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BIG2                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 364                                                                      ;                                                                                                                                                                                                       ;
;  Structure 364                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[1]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 365                                                                      ;                                                                                                                                                                                                       ;
;  Structure 365                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[2]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 366                                                                      ;                                                                                                                                                                                                       ;
;  Structure 366                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[4]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 367                                                                      ;                                                                                                                                                                                                       ;
;  Structure 367                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[7]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 368                                                                      ;                                                                                                                                                                                                       ;
;  Structure 368                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[6]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 369                                                                      ;                                                                                                                                                                                                       ;
;  Structure 369                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U8H_Q[5]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 370                                                                      ;                                                                                                                                                                                                       ;
;  Structure 370                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ERS~DUPLICATE                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 371                                                                      ;                                                                                                                                                                                                       ;
;  Structure 371                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_10[1]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 372                                                                      ;                                                                                                                                                                                                       ;
;  Structure 372                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CD2                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 373                                                                      ;                                                                                                                                                                                                       ;
;  Structure 373                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ERS                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 374                                                                      ;                                                                                                                                                                                                       ;
;  Structure 374                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CD3                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 375                                                                      ;                                                                                                                                                                                                       ;
;  Structure 375                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CD0                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 376                                                                      ;                                                                                                                                                                                                       ;
;  Structure 376                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|CD1                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 377                                                                      ;                                                                                                                                                                                                       ;
;  Structure 377                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_10[0]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 378                                                                      ;                                                                                                                                                                                                       ;
;  Structure 378                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_10[2]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 379                                                                      ;                                                                                                                                                                                                       ;
;  Structure 379                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_10[3]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 380                                                                      ;                                                                                                                                                                                                       ;
;  Structure 380                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_11[1]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 381                                                                      ;                                                                                                                                                                                                       ;
;  Structure 381                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_11[0]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 382                                                                      ;                                                                                                                                                                                                       ;
;  Structure 382                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_11[2]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 383                                                                      ;                                                                                                                                                                                                       ;
;  Structure 383                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|spbitdata_11[3]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 384                                                                      ;                                                                                                                                                                                                       ;
;  Structure 384                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ZB0                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 385                                                                      ;                                                                                                                                                                                                       ;
;  Structure 385                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 386                                                                      ;                                                                                                                                                                                                       ;
;  Structure 386                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[1]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 387                                                                      ;                                                                                                                                                                                                       ;
;  Structure 387                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[2]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 388                                                                      ;                                                                                                                                                                                                       ;
;  Structure 388                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[4]~DUPLICATE                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 389                                                                      ;                                                                                                                                                                                                       ;
;  Structure 389                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[9]~DUPLICATE                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 390                                                                      ;                                                                                                                                                                                                       ;
;  Structure 390                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[6]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 391                                                                      ;                                                                                                                                                                                                       ;
;  Structure 391                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[5]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 392                                                                      ;                                                                                                                                                                                                       ;
;  Structure 392                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[3]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 393                                                                      ;                                                                                                                                                                                                       ;
;  Structure 393                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[0]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 394                                                                      ;                                                                                                                                                                                                       ;
;  Structure 394                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[12]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 395                                                                      ;                                                                                                                                                                                                       ;
;  Structure 395                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[8]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 396                                                                      ;                                                                                                                                                                                                       ;
;  Structure 396                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[7]                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 397                                                                      ;                                                                                                                                                                                                       ;
;  Structure 397                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[11]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 398                                                                      ;                                                                                                                                                                                                       ;
;  Structure 398                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[10]                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 399                                                                      ;                                                                                                                                                                                                       ;
;  Structure 399                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 400                                                                      ;                                                                                                                                                                                                       ;
;  Structure 400                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 401                                                                      ;                                                                                                                                                                                                       ;
;  Structure 401                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[7]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 402                                                                      ;                                                                                                                                                                                                       ;
;  Structure 402                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 403                                                                      ;                                                                                                                                                                                                       ;
;  Structure 403                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 404                                                                      ;                                                                                                                                                                                                       ;
;  Structure 404                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 405                                                                      ;                                                                                                                                                                                                       ;
;  Structure 405                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 406                                                                      ;                                                                                                                                                                                                       ;
;  Structure 406                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 407                                                                      ;                                                                                                                                                                                                       ;
;  Structure 407                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrL[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 408                                                                      ;                                                                                                                                                                                                       ;
;  Structure 408                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 409                                                                      ;                                                                                                                                                                                                       ;
;  Structure 409                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 410                                                                      ;                                                                                                                                                                                                       ;
;  Structure 410                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 411                                                                      ;                                                                                                                                                                                                       ;
;  Structure 411                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 412                                                                      ;                                                                                                                                                                                                       ;
;  Structure 412                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 413                                                                      ;                                                                                                                                                                                                       ;
;  Structure 413                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 414                                                                      ;                                                                                                                                                                                                       ;
;  Structure 414                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 415                                                                      ;                                                                                                                                                                                                       ;
;  Structure 415                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4EaddrH[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 416                                                                      ;                                                                                                                                                                                                       ;
;  Structure 416                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[4]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 417                                                                      ;                                                                                                                                                                                                       ;
;  Structure 417                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[4]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 418                                                                      ;                                                                                                                                                                                                       ;
;  Structure 418                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 419                                                                      ;                                                                                                                                                                                                       ;
;  Structure 419                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[6]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 420                                                                      ;                                                                                                                                                                                                       ;
;  Structure 420                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 421                                                                      ;                                                                                                                                                                                                       ;
;  Structure 421                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[5]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 422                                                                      ;                                                                                                                                                                                                       ;
;  Structure 422                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[3]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 423                                                                      ;                                                                                                                                                                                                       ;
;  Structure 423                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[3]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 424                                                                      ;                                                                                                                                                                                                       ;
;  Structure 424                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[1]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 425                                                                      ;                                                                                                                                                                                                       ;
;  Structure 425                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[1]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 426                                                                      ;                                                                                                                                                                                                       ;
;  Structure 426                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[2]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 427                                                                      ;                                                                                                                                                                                                       ;
;  Structure 427                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[2]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 428                                                                      ;                                                                                                                                                                                                       ;
;  Structure 428                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5E_out[0]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 429                                                                      ;                                                                                                                                                                                                       ;
;  Structure 429                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|DATA[0]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 430                                                                      ;                                                                                                                                                                                                       ;
;  Structure 430                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ena_4E                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 431                                                                      ;                                                                                                                                                                                                       ;
;  Structure 431                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[3]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 432                                                                      ;                                                                                                                                                                                                       ;
;  Structure 432                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[0]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 433                                                                      ;                                                                                                                                                                                                       ;
;  Structure 433                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[1]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 434                                                                      ;                                                                                                                                                                                                       ;
;  Structure 434                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 435                                                                      ;                                                                                                                                                                                                       ;
;  Structure 435                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 436                                                                      ;                                                                                                                                                                                                       ;
;  Structure 436                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 437                                                                      ;                                                                                                                                                                                                       ;
;  Structure 437                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[7]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 438                                                                      ;                                                                                                                                                                                                       ;
;  Structure 438                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 439                                                                      ;                                                                                                                                                                                                       ;
;  Structure 439                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 440                                                                      ;                                                                                                                                                                                                       ;
;  Structure 440                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 441                                                                      ;                                                                                                                                                                                                       ;
;  Structure 441                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 442                                                                      ;                                                                                                                                                                                                       ;
;  Structure 442                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 443                                                                      ;                                                                                                                                                                                                       ;
;  Structure 443                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 444                                                                      ;                                                                                                                                                                                                       ;
;  Structure 444                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 445                                                                      ;                                                                                                                                                                                                       ;
;  Structure 445                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 446                                                                      ;                                                                                                                                                                                                       ;
;  Structure 446                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 447                                                                      ;                                                                                                                                                                                                       ;
;  Structure 447                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 448                                                                      ;                                                                                                                                                                                                       ;
;  Structure 448                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 449                                                                      ;                                                                                                                                                                                                       ;
;  Structure 449                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 450                                                                      ;                                                                                                                                                                                                       ;
;  Structure 450                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrH[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 451                                                                      ;                                                                                                                                                                                                       ;
;  Structure 451                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4HaddrL[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 452                                                                      ;                                                                                                                                                                                                       ;
;  Structure 452                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 453                                                                      ;                                                                                                                                                                                                       ;
;  Structure 453                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[6]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 454                                                                      ;                                                                                                                                                                                                       ;
;  Structure 454                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 455                                                                      ;                                                                                                                                                                                                       ;
;  Structure 455                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[5]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 456                                                                      ;                                                                                                                                                                                                       ;
;  Structure 456                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[4]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 457                                                                      ;                                                                                                                                                                                                       ;
;  Structure 457                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[4]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 458                                                                      ;                                                                                                                                                                                                       ;
;  Structure 458                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[2]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 459                                                                      ;                                                                                                                                                                                                       ;
;  Structure 459                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[2]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 460                                                                      ;                                                                                                                                                                                                       ;
;  Structure 460                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[3]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 461                                                                      ;                                                                                                                                                                                                       ;
;  Structure 461                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[3]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 462                                                                      ;                                                                                                                                                                                                       ;
;  Structure 462                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[0]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 463                                                                      ;                                                                                                                                                                                                       ;
;  Structure 463                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[0]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 464                                                                      ;                                                                                                                                                                                                       ;
;  Structure 464                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5H_out[1]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 465                                                                      ;                                                                                                                                                                                                       ;
;  Structure 465                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|DATA[1]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 466                                                                      ;                                                                                                                                                                                                       ;
;  Structure 466                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ena_4H                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 467                                                                      ;                                                                                                                                                                                                       ;
;  Structure 467                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 468                                                                      ;                                                                                                                                                                                                       ;
;  Structure 468                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 469                                                                      ;                                                                                                                                                                                                       ;
;  Structure 469                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[0]~DUPLICATE                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 470                                                                      ;                                                                                                                                                                                                       ;
;  Structure 470                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[5]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 471                                                                      ;                                                                                                                                                                                                       ;
;  Structure 471                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 472                                                                      ;                                                                                                                                                                                                       ;
;  Structure 472                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[3]~DUPLICATE                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 473                                                                      ;                                                                                                                                                                                                       ;
;  Structure 473                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[2]~DUPLICATE                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 474                                                                      ;                                                                                                                                                                                                       ;
;  Structure 474                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 475                                                                      ;                                                                                                                                                                                                       ;
;  Structure 475                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 476                                                                      ;                                                                                                                                                                                                       ;
;  Structure 476                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 477                                                                      ;                                                                                                                                                                                                       ;
;  Structure 477                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 478                                                                      ;                                                                                                                                                                                                       ;
;  Structure 478                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 479                                                                      ;                                                                                                                                                                                                       ;
;  Structure 479                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 480                                                                      ;                                                                                                                                                                                                       ;
;  Structure 480                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 481                                                                      ;                                                                                                                                                                                                       ;
;  Structure 481                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 482                                                                      ;                                                                                                                                                                                                       ;
;  Structure 482                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 483                                                                      ;                                                                                                                                                                                                       ;
;  Structure 483                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrH[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 484                                                                      ;                                                                                                                                                                                                       ;
;  Structure 484                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4BaddrL[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 485                                                                      ;                                                                                                                                                                                                       ;
;  Structure 485                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[4]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 486                                                                      ;                                                                                                                                                                                                       ;
;  Structure 486                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[4]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 487                                                                      ;                                                                                                                                                                                                       ;
;  Structure 487                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 488                                                                      ;                                                                                                                                                                                                       ;
;  Structure 488                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[7]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 489                                                                      ;                                                                                                                                                                                                       ;
;  Structure 489                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 490                                                                      ;                                                                                                                                                                                                       ;
;  Structure 490                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[6]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 491                                                                      ;                                                                                                                                                                                                       ;
;  Structure 491                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ena_4B                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 492                                                                      ;                                                                                                                                                                                                       ;
;  Structure 492                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[1]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 493                                                                      ;                                                                                                                                                                                                       ;
;  Structure 493                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[1]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 494                                                                      ;                                                                                                                                                                                                       ;
;  Structure 494                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[3]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 495                                                                      ;                                                                                                                                                                                                       ;
;  Structure 495                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[3]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 496                                                                      ;                                                                                                                                                                                                       ;
;  Structure 496                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[2]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 497                                                                      ;                                                                                                                                                                                                       ;
;  Structure 497                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[2]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 498                                                                      ;                                                                                                                                                                                                       ;
;  Structure 498                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5B_out[0]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 499                                                                      ;                                                                                                                                                                                                       ;
;  Structure 499                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|DATA[0]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 500                                                                      ;                                                                                                                                                                                                       ;
;  Structure 500                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[2]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 501                                                                      ;                                                                                                                                                                                                       ;
;  Structure 501                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[2]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 502                                                                      ;                                                                                                                                                                                                       ;
;  Structure 502                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 503                                                                      ;                                                                                                                                                                                                       ;
;  Structure 503                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 504                                                                      ;                                                                                                                                                                                                       ;
;  Structure 504                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[2]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 505                                                                      ;                                                                                                                                                                                                       ;
;  Structure 505                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 506                                                                      ;                                                                                                                                                                                                       ;
;  Structure 506                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 507                                                                      ;                                                                                                                                                                                                       ;
;  Structure 507                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 508                                                                      ;                                                                                                                                                                                                       ;
;  Structure 508                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[4]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 509                                                                      ;                                                                                                                                                                                                       ;
;  Structure 509                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[1]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 510                                                                      ;                                                                                                                                                                                                       ;
;  Structure 510                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[0]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 511                                                                      ;                                                                                                                                                                                                       ;
;  Structure 511                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 512                                                                      ;                                                                                                                                                                                                       ;
;  Structure 512                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 513                                                                      ;                                                                                                                                                                                                       ;
;  Structure 513                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[3]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 514                                                                      ;                                                                                                                                                                                                       ;
;  Structure 514                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 515                                                                      ;                                                                                                                                                                                                       ;
;  Structure 515                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[2]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 516                                                                      ;                                                                                                                                                                                                       ;
;  Structure 516                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[6]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 517                                                                      ;                                                                                                                                                                                                       ;
;  Structure 517                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrH[5]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 518                                                                      ;                                                                                                                                                                                                       ;
;  Structure 518                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|BG4DaddrL[7]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 519                                                                      ;                                                                                                                                                                                                       ;
;  Structure 519                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[3]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 520                                                                      ;                                                                                                                                                                                                       ;
;  Structure 520                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[3]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 521                                                                      ;                                                                                                                                                                                                       ;
;  Structure 521                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[1]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 522                                                                      ;                                                                                                                                                                                                       ;
;  Structure 522                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[1]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 523                                                                      ;                                                                                                                                                                                                       ;
;  Structure 523                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[0]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 524                                                                      ;                                                                                                                                                                                                       ;
;  Structure 524                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[0]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 525                                                                      ;                                                                                                                                                                                                       ;
;  Structure 525                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 526                                                                      ;                                                                                                                                                                                                       ;
;  Structure 526                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[7]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 527                                                                      ;                                                                                                                                                                                                       ;
;  Structure 527                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 528                                                                      ;                                                                                                                                                                                                       ;
;  Structure 528                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[5]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 529                                                                      ;                                                                                                                                                                                                       ;
;  Structure 529                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 530                                                                      ;                                                                                                                                                                                                       ;
;  Structure 530                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[6]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 531                                                                      ;                                                                                                                                                                                                       ;
;  Structure 531                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U5D_out[4]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 532                                                                      ;                                                                                                                                                                                                       ;
;  Structure 532                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|DATA[4]                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 533                                                                      ;                                                                                                                                                                                                       ;
;  Structure 533                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ena_4D                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 534                                                                      ;                                                                                                                                                                                                       ;
;  Structure 534                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[7]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 535                                                                      ;                                                                                                                                                                                                       ;
;  Structure 535                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[4]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 536                                                                      ;                                                                                                                                                                                                       ;
;  Structure 536                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[5]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 537                                                                      ;                                                                                                                                                                                                       ;
;  Structure 537                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 538                                                                      ;                                                                                                                                                                                                       ;
;  Structure 538                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|U3K_Q[6]                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 539                                                                      ;                                                                                                                                                                                                       ;
;  Structure 539                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ZB1                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 540                                                                      ;                                                                                                                                                                                                       ;
;  Structure 540                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|ZB2                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 541                                                                      ;                                                                                                                                                                                                       ;
;  Structure 541                                                                                                                                                                     ; LFB_FLT                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 542                                                                      ;                                                                                                                                                                                                       ;
;  Structure 542                                                                                                                                                                     ; scaler_flt[0]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 543                                                                      ;                                                                                                                                                                                                       ;
;  Structure 543                                                                                                                                                                     ; scaler_flt[2]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 544                                                                      ;                                                                                                                                                                                                       ;
;  Structure 544                                                                                                                                                                     ; scaler_flt[1]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 545                                                                      ;                                                                                                                                                                                                       ;
;  Structure 545                                                                                                                                                                     ; lowlat                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 546                                                                      ;                                                                                                                                                                                                       ;
;  Structure 546                                                                                                                                                                     ; LFB_BASE[4]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 547                                                                      ;                                                                                                                                                                                                       ;
;  Structure 547                                                                                                                                                                     ; LFB_BASE[6]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 548                                                                      ;                                                                                                                                                                                                       ;
;  Structure 548                                                                                                                                                                     ; LFB_BASE[5]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 549                                                                      ;                                                                                                                                                                                                       ;
;  Structure 549                                                                                                                                                                     ; LFB_BASE[8]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 550                                                                      ;                                                                                                                                                                                                       ;
;  Structure 550                                                                                                                                                                     ; LFB_BASE[7]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 551                                                                      ;                                                                                                                                                                                                       ;
;  Structure 551                                                                                                                                                                     ; LFB_BASE[10]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 552                                                                      ;                                                                                                                                                                                                       ;
;  Structure 552                                                                                                                                                                     ; LFB_BASE[9]                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 553                                                                      ;                                                                                                                                                                                                       ;
;  Structure 553                                                                                                                                                                     ; LFB_BASE[12]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 554                                                                      ;                                                                                                                                                                                                       ;
;  Structure 554                                                                                                                                                                     ; LFB_BASE[11]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 555                                                                      ;                                                                                                                                                                                                       ;
;  Structure 555                                                                                                                                                                     ; LFB_BASE[14]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 556                                                                      ;                                                                                                                                                                                                       ;
;  Structure 556                                                                                                                                                                     ; LFB_BASE[13]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 557                                                                      ;                                                                                                                                                                                                       ;
;  Structure 557                                                                                                                                                                     ; LFB_BASE[16]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 558                                                                      ;                                                                                                                                                                                                       ;
;  Structure 558                                                                                                                                                                     ; LFB_BASE[15]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 559                                                                      ;                                                                                                                                                                                                       ;
;  Structure 559                                                                                                                                                                     ; LFB_BASE[19]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 560                                                                      ;                                                                                                                                                                                                       ;
;  Structure 560                                                                                                                                                                     ; LFB_BASE[21]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 561                                                                      ;                                                                                                                                                                                                       ;
;  Structure 561                                                                                                                                                                     ; ascal:ascal|i_endframe0                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 562                                                                      ;                                                                                                                                                                                                       ;
;  Structure 562                                                                                                                                                                     ; LFB_BASE[24]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 563                                                                      ;                                                                                                                                                                                                       ;
;  Structure 563                                                                                                                                                                     ; ascal:ascal|o_vbl                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 564                                                                      ;                                                                                                                                                                                                       ;
;  Structure 564                                                                                                                                                                     ; LFB_BASE[23]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 565                                                                      ;                                                                                                                                                                                                       ;
;  Structure 565                                                                                                                                                                     ; LFB_BASE[26]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 566                                                                      ;                                                                                                                                                                                                       ;
;  Structure 566                                                                                                                                                                     ; LFB_BASE[25]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 567                                                                      ;                                                                                                                                                                                                       ;
;  Structure 567                                                                                                                                                                     ; LFB_BASE[28]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 568                                                                      ;                                                                                                                                                                                                       ;
;  Structure 568                                                                                                                                                                     ; LFB_BASE[27]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 569                                                                      ;                                                                                                                                                                                                       ;
;  Structure 569                                                                                                                                                                     ; LFB_BASE[30]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 570                                                                      ;                                                                                                                                                                                                       ;
;  Structure 570                                                                                                                                                                     ; LFB_BASE[29]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 571                                                                      ;                                                                                                                                                                                                       ;
;  Structure 571                                                                                                                                                                     ; LFB_BASE[31]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 572                                                                      ;                                                                                                                                                                                                       ;
;  Structure 572                                                                                                                                                                     ; LFB_BASE[22]~DUPLICATE                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 573                                                                      ;                                                                                                                                                                                                       ;
;  Structure 573                                                                                                                                                                     ; LFB_BASE[20]~DUPLICATE                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 574                                                                      ;                                                                                                                                                                                                       ;
;  Structure 574                                                                                                                                                                     ; LFB_BASE[18]~DUPLICATE                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 575                                                                      ;                                                                                                                                                                                                       ;
;  Structure 575                                                                                                                                                                     ; LFB_BASE[17]~DUPLICATE                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 576                                                                      ;                                                                                                                                                                                                       ;
;  Structure 576                                                                                                                                                                     ; cfg_dis                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 577                                                                      ;                                                                                                                                                                                                       ;
;  Structure 577                                                                                                                                                                     ; cfg_ready                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 578                                                                      ;                                                                                                                                                                                                       ;
;  Structure 578                                                                                                                                                                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 579                                                                      ;                                                                                                                                                                                                       ;
;  Structure 579                                                                                                                                                                     ; hdmi_config:hdmi_config|done                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 580                                                                      ;                                                                                                                                                                                                       ;
;  Structure 580                                                                                                                                                                     ; cfg[5]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 581                                                                      ;                                                                                                                                                                                                       ;
;  Structure 581                                                                                                                                                                     ; cfg[8]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 582                                                                      ;                                                                                                                                                                                                       ;
;  Structure 582                                                                                                                                                                     ; cfg[11]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 583                                                                      ;                                                                                                                                                                                                       ;
;  Structure 583                                                                                                                                                                     ; cfg[6]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 584                                                                      ;                                                                                                                                                                                                       ;
;  Structure 584                                                                                                                                                                     ; cfg[7]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 585                                                                      ;                                                                                                                                                                                                       ;
;  Structure 585                                                                                                                                                                     ; ascal:ascal|o_vss                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 586                                                                      ;                                                                                                                                                                                                       ;
;  Structure 586                                                                                                                                                                     ; cfg_custom_t                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 587                                                                      ;                                                                                                                                                                                                       ;
;  Structure 587                                                                                                                                                                     ; cfg_got                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 588                                                                      ;                                                                                                                                                                                                       ;
;  Structure 588                                                                                                                                                                     ; cfg_custom_p1[0]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 589                                                                      ;                                                                                                                                                                                                       ;
;  Structure 589                                                                                                                                                                     ; cfg_custom_p1[1]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 590                                                                      ;                                                                                                                                                                                                       ;
;  Structure 590                                                                                                                                                                     ; cfg_custom_p1[4]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 591                                                                      ;                                                                                                                                                                                                       ;
;  Structure 591                                                                                                                                                                     ; cfg_custom_p1[5]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 592                                                                      ;                                                                                                                                                                                                       ;
;  Structure 592                                                                                                                                                                     ; cfg_custom_p1[3]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 593                                                                      ;                                                                                                                                                                                                       ;
;  Structure 593                                                                                                                                                                     ; cfg_custom_p1[2]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 594                                                                      ;                                                                                                                                                                                                       ;
;  Structure 594                                                                                                                                                                     ; cfg_custom_p2[15]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 595                                                                      ;                                                                                                                                                                                                       ;
;  Structure 595                                                                                                                                                                     ; cfg_custom_p2[7]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 596                                                                      ;                                                                                                                                                                                                       ;
;  Structure 596                                                                                                                                                                     ; cfg_custom_p2[14]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 597                                                                      ;                                                                                                                                                                                                       ;
;  Structure 597                                                                                                                                                                     ; cfg_custom_p2[6]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 598                                                                      ;                                                                                                                                                                                                       ;
;  Structure 598                                                                                                                                                                     ; cfg_custom_p2[5]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 599                                                                      ;                                                                                                                                                                                                       ;
;  Structure 599                                                                                                                                                                     ; cfg_custom_p2[13]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 600                                                                      ;                                                                                                                                                                                                       ;
;  Structure 600                                                                                                                                                                     ; cfg_custom_p2[4]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 601                                                                      ;                                                                                                                                                                                                       ;
;  Structure 601                                                                                                                                                                     ; cfg_custom_p2[12]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 602                                                                      ;                                                                                                                                                                                                       ;
;  Structure 602                                                                                                                                                                     ; cfg_custom_p2[3]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 603                                                                      ;                                                                                                                                                                                                       ;
;  Structure 603                                                                                                                                                                     ; cfg_custom_p2[11]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 604                                                                      ;                                                                                                                                                                                                       ;
;  Structure 604                                                                                                                                                                     ; cfg_custom_p2[2]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 605                                                                      ;                                                                                                                                                                                                       ;
;  Structure 605                                                                                                                                                                     ; cfg_custom_p2[10]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 606                                                                      ;                                                                                                                                                                                                       ;
;  Structure 606                                                                                                                                                                     ; cfg_custom_p2[1]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 607                                                                      ;                                                                                                                                                                                                       ;
;  Structure 607                                                                                                                                                                     ; cfg_custom_p2[9]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 608                                                                      ;                                                                                                                                                                                                       ;
;  Structure 608                                                                                                                                                                     ; cfg_custom_p2[0]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 609                                                                      ;                                                                                                                                                                                                       ;
;  Structure 609                                                                                                                                                                     ; cfg_custom_p2[8]                                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 610                                                                      ;                                                                                                                                                                                                       ;
;  Structure 610                                                                                                                                                                     ; cfg_custom_p2[31]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 611                                                                      ;                                                                                                                                                                                                       ;
;  Structure 611                                                                                                                                                                     ; cfg_custom_p2[30]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 612                                                                      ;                                                                                                                                                                                                       ;
;  Structure 612                                                                                                                                                                     ; cfg_custom_p2[29]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 613                                                                      ;                                                                                                                                                                                                       ;
;  Structure 613                                                                                                                                                                     ; cfg_custom_p2[28]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 614                                                                      ;                                                                                                                                                                                                       ;
;  Structure 614                                                                                                                                                                     ; cfg_custom_p2[27]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 615                                                                      ;                                                                                                                                                                                                       ;
;  Structure 615                                                                                                                                                                     ; cfg_custom_p2[26]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 616                                                                      ;                                                                                                                                                                                                       ;
;  Structure 616                                                                                                                                                                     ; cfg_custom_p2[25]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 617                                                                      ;                                                                                                                                                                                                       ;
;  Structure 617                                                                                                                                                                     ; cfg_custom_p2[24]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 618                                                                      ;                                                                                                                                                                                                       ;
;  Structure 618                                                                                                                                                                     ; cfg_custom_p2[23]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 619                                                                      ;                                                                                                                                                                                                       ;
;  Structure 619                                                                                                                                                                     ; cfg_custom_p2[22]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 620                                                                      ;                                                                                                                                                                                                       ;
;  Structure 620                                                                                                                                                                     ; cfg_custom_p2[21]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 621                                                                      ;                                                                                                                                                                                                       ;
;  Structure 621                                                                                                                                                                     ; cfg_custom_p2[20]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 622                                                                      ;                                                                                                                                                                                                       ;
;  Structure 622                                                                                                                                                                     ; cfg_custom_p2[19]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 623                                                                      ;                                                                                                                                                                                                       ;
;  Structure 623                                                                                                                                                                     ; cfg_custom_p2[18]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 624                                                                      ;                                                                                                                                                                                                       ;
;  Structure 624                                                                                                                                                                     ; cfg_custom_p2[17]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 625                                                                      ;                                                                                                                                                                                                       ;
;  Structure 625                                                                                                                                                                     ; cfg_custom_p2[16]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 626                                                                      ;                                                                                                                                                                                                       ;
;  Structure 626                                                                                                                                                                     ; areset                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 627                                                                      ;                                                                                                                                                                                                       ;
;  Structure 627                                                                                                                                                                     ; vol_att[2]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 628                                                                      ;                                                                                                                                                                                                       ;
;  Structure 628                                                                                                                                                                     ; vol_att[3]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 629                                                                      ;                                                                                                                                                                                                       ;
;  Structure 629                                                                                                                                                                     ; aflt_rate[18]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 630                                                                      ;                                                                                                                                                                                                       ;
;  Structure 630                                                                                                                                                                     ; aflt_rate[17]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 631                                                                      ;                                                                                                                                                                                                       ;
;  Structure 631                                                                                                                                                                     ; aflt_rate[15]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 632                                                                      ;                                                                                                                                                                                                       ;
;  Structure 632                                                                                                                                                                     ; aflt_rate[14]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 633                                                                      ;                                                                                                                                                                                                       ;
;  Structure 633                                                                                                                                                                     ; aflt_rate[13]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 634                                                                      ;                                                                                                                                                                                                       ;
;  Structure 634                                                                                                                                                                     ; aflt_rate[12]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 635                                                                      ;                                                                                                                                                                                                       ;
;  Structure 635                                                                                                                                                                     ; aflt_rate[11]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 636                                                                      ;                                                                                                                                                                                                       ;
;  Structure 636                                                                                                                                                                     ; aflt_rate[10]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 637                                                                      ;                                                                                                                                                                                                       ;
;  Structure 637                                                                                                                                                                     ; aflt_rate[9]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 638                                                                      ;                                                                                                                                                                                                       ;
;  Structure 638                                                                                                                                                                     ; aflt_rate[8]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 639                                                                      ;                                                                                                                                                                                                       ;
;  Structure 639                                                                                                                                                                     ; aflt_rate[7]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 640                                                                      ;                                                                                                                                                                                                       ;
;  Structure 640                                                                                                                                                                     ; aflt_rate[6]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 641                                                                      ;                                                                                                                                                                                                       ;
;  Structure 641                                                                                                                                                                     ; aflt_rate[5]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 642                                                                      ;                                                                                                                                                                                                       ;
;  Structure 642                                                                                                                                                                     ; aflt_rate[4]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 643                                                                      ;                                                                                                                                                                                                       ;
;  Structure 643                                                                                                                                                                     ; aflt_rate[3]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 644                                                                      ;                                                                                                                                                                                                       ;
;  Structure 644                                                                                                                                                                     ; aflt_rate[2]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 645                                                                      ;                                                                                                                                                                                                       ;
;  Structure 645                                                                                                                                                                     ; aflt_rate[1]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 646                                                                      ;                                                                                                                                                                                                       ;
;  Structure 646                                                                                                                                                                     ; aflt_rate[0]                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 647                                                                      ;                                                                                                                                                                                                       ;
;  Structure 647                                                                                                                                                                     ; aflt_rate[16]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 648                                                                      ;                                                                                                                                                                                                       ;
;  Structure 648                                                                                                                                                                     ; aflt_rate[20]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 649                                                                      ;                                                                                                                                                                                                       ;
;  Structure 649                                                                                                                                                                     ; aflt_rate[19]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 650                                                                      ;                                                                                                                                                                                                       ;
;  Structure 650                                                                                                                                                                     ; aflt_rate[21]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 651                                                                      ;                                                                                                                                                                                                       ;
;  Structure 651                                                                                                                                                                     ; aflt_rate[22]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 652                                                                      ;                                                                                                                                                                                                       ;
;  Structure 652                                                                                                                                                                     ; aflt_rate[23]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 653                                                                      ;                                                                                                                                                                                                       ;
;  Structure 653                                                                                                                                                                     ; aflt_rate[28]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 654                                                                      ;                                                                                                                                                                                                       ;
;  Structure 654                                                                                                                                                                     ; aflt_rate[27]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 655                                                                      ;                                                                                                                                                                                                       ;
;  Structure 655                                                                                                                                                                     ; aflt_rate[26]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 656                                                                      ;                                                                                                                                                                                                       ;
;  Structure 656                                                                                                                                                                     ; aflt_rate[25]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 657                                                                      ;                                                                                                                                                                                                       ;
;  Structure 657                                                                                                                                                                     ; aflt_rate[24]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 658                                                                      ;                                                                                                                                                                                                       ;
;  Structure 658                                                                                                                                                                     ; aflt_rate[29]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 659                                                                      ;                                                                                                                                                                                                       ;
;  Structure 659                                                                                                                                                                     ; aflt_rate[30]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 660                                                                      ;                                                                                                                                                                                                       ;
;  Structure 660                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[11]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 661                                                                      ;                                                                                                                                                                                                       ;
;  Structure 661                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[12]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 662                                                                      ;                                                                                                                                                                                                       ;
;  Structure 662                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[10]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 663                                                                      ;                                                                                                                                                                                                       ;
;  Structure 663                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 664                                                                      ;                                                                                                                                                                                                       ;
;  Structure 664                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 665                                                                      ;                                                                                                                                                                                                       ;
;  Structure 665                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 666                                                                      ;                                                                                                                                                                                                       ;
;  Structure 666                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[14]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 667                                                                      ;                                                                                                                                                                                                       ;
;  Structure 667                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[13]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 668                                                                      ;                                                                                                                                                                                                       ;
;  Structure 668                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[8]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 669                                                                      ;                                                                                                                                                                                                       ;
;  Structure 669                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_r[9]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 670                                                                      ;                                                                                                                                                                                                       ;
;  Structure 670                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 671                                                                      ;                                                                                                                                                                                                       ;
;  Structure 671                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 672                                                                      ;                                                                                                                                                                                                       ;
;  Structure 672                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[13]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 673                                                                      ;                                                                                                                                                                                                       ;
;  Structure 673                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[9]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 674                                                                      ;                                                                                                                                                                                                       ;
;  Structure 674                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[8]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 675                                                                      ;                                                                                                                                                                                                       ;
;  Structure 675                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[12]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 676                                                                      ;                                                                                                                                                                                                       ;
;  Structure 676                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[11]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 677                                                                      ;                                                                                                                                                                                                       ;
;  Structure 677                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 678                                                                      ;                                                                                                                                                                                                       ;
;  Structure 678                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[14]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 679                                                                      ;                                                                                                                                                                                                       ;
;  Structure 679                                                                                                                                                                     ; emu:emu|exerion_fpga:excore|audio_l[10]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 680                                                                      ;                                                                                                                                                                                                       ;
;  Structure 680                                                                                                                                                                     ; acx[26]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 681                                                                      ;                                                                                                                                                                                                       ;
;  Structure 681                                                                                                                                                                     ; acx[31]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 682                                                                      ;                                                                                                                                                                                                       ;
;  Structure 682                                                                                                                                                                     ; acx[32]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 683                                                                      ;                                                                                                                                                                                                       ;
;  Structure 683                                                                                                                                                                     ; acx[37]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 684                                                                      ;                                                                                                                                                                                                       ;
;  Structure 684                                                                                                                                                                     ; acx[39]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 685                                                                      ;                                                                                                                                                                                                       ;
;  Structure 685                                                                                                                                                                     ; acx[38]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 686                                                                      ;                                                                                                                                                                                                       ;
;  Structure 686                                                                                                                                                                     ; acx[36]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 687                                                                      ;                                                                                                                                                                                                       ;
;  Structure 687                                                                                                                                                                     ; acx[34]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 688                                                                      ;                                                                                                                                                                                                       ;
;  Structure 688                                                                                                                                                                     ; acx[35]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 689                                                                      ;                                                                                                                                                                                                       ;
;  Structure 689                                                                                                                                                                     ; acx[33]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 690                                                                      ;                                                                                                                                                                                                       ;
;  Structure 690                                                                                                                                                                     ; acx[30]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 691                                                                      ;                                                                                                                                                                                                       ;
;  Structure 691                                                                                                                                                                     ; acx[29]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 692                                                                      ;                                                                                                                                                                                                       ;
;  Structure 692                                                                                                                                                                     ; acx[28]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 693                                                                      ;                                                                                                                                                                                                       ;
;  Structure 693                                                                                                                                                                     ; acx[27]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 694                                                                      ;                                                                                                                                                                                                       ;
;  Structure 694                                                                                                                                                                     ; acx[25]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 695                                                                      ;                                                                                                                                                                                                       ;
;  Structure 695                                                                                                                                                                     ; acx[24]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 696                                                                      ;                                                                                                                                                                                                       ;
;  Structure 696                                                                                                                                                                     ; acx[23]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 697                                                                      ;                                                                                                                                                                                                       ;
;  Structure 697                                                                                                                                                                     ; acx[22]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 698                                                                      ;                                                                                                                                                                                                       ;
;  Structure 698                                                                                                                                                                     ; acx[21]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 699                                                                      ;                                                                                                                                                                                                       ;
;  Structure 699                                                                                                                                                                     ; acx[20]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 700                                                                      ;                                                                                                                                                                                                       ;
;  Structure 700                                                                                                                                                                     ; acx[19]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 701                                                                      ;                                                                                                                                                                                                       ;
;  Structure 701                                                                                                                                                                     ; acx[18]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 702                                                                      ;                                                                                                                                                                                                       ;
;  Structure 702                                                                                                                                                                     ; acx[17]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 703                                                                      ;                                                                                                                                                                                                       ;
;  Structure 703                                                                                                                                                                     ; acx[16]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 704                                                                      ;                                                                                                                                                                                                       ;
;  Structure 704                                                                                                                                                                     ; acx[15]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 705                                                                      ;                                                                                                                                                                                                       ;
;  Structure 705                                                                                                                                                                     ; acx[14]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 706                                                                      ;                                                                                                                                                                                                       ;
;  Structure 706                                                                                                                                                                     ; acx[13]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 707                                                                      ;                                                                                                                                                                                                       ;
;  Structure 707                                                                                                                                                                     ; acx[12]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 708                                                                      ;                                                                                                                                                                                                       ;
;  Structure 708                                                                                                                                                                     ; acx[11]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 709                                                                      ;                                                                                                                                                                                                       ;
;  Structure 709                                                                                                                                                                     ; acx[10]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 710                                                                      ;                                                                                                                                                                                                       ;
;  Structure 710                                                                                                                                                                     ; acx[9]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 711                                                                      ;                                                                                                                                                                                                       ;
;  Structure 711                                                                                                                                                                     ; acx[8]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 712                                                                      ;                                                                                                                                                                                                       ;
;  Structure 712                                                                                                                                                                     ; acx[7]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 713                                                                      ;                                                                                                                                                                                                       ;
;  Structure 713                                                                                                                                                                     ; acx[6]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 714                                                                      ;                                                                                                                                                                                                       ;
;  Structure 714                                                                                                                                                                     ; acx[5]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 715                                                                      ;                                                                                                                                                                                                       ;
;  Structure 715                                                                                                                                                                     ; acx[4]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 716                                                                      ;                                                                                                                                                                                                       ;
;  Structure 716                                                                                                                                                                     ; acx[3]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 717                                                                      ;                                                                                                                                                                                                       ;
;  Structure 717                                                                                                                                                                     ; acx[2]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 718                                                                      ;                                                                                                                                                                                                       ;
;  Structure 718                                                                                                                                                                     ; acx[1]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 719                                                                      ;                                                                                                                                                                                                       ;
;  Structure 719                                                                                                                                                                     ; acx[0]                                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 720                                                                      ;                                                                                                                                                                                                       ;
;  Structure 720                                                                                                                                                                     ; acx0[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 721                                                                      ;                                                                                                                                                                                                       ;
;  Structure 721                                                                                                                                                                     ; acx0[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 722                                                                      ;                                                                                                                                                                                                       ;
;  Structure 722                                                                                                                                                                     ; acx0[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 723                                                                      ;                                                                                                                                                                                                       ;
;  Structure 723                                                                                                                                                                     ; acx0[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 724                                                                      ;                                                                                                                                                                                                       ;
;  Structure 724                                                                                                                                                                     ; acx1[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 725                                                                      ;                                                                                                                                                                                                       ;
;  Structure 725                                                                                                                                                                     ; acx1[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 726                                                                      ;                                                                                                                                                                                                       ;
;  Structure 726                                                                                                                                                                     ; acx1[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 727                                                                      ;                                                                                                                                                                                                       ;
;  Structure 727                                                                                                                                                                     ; acx1[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 728                                                                      ;                                                                                                                                                                                                       ;
;  Structure 728                                                                                                                                                                     ; acx2[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 729                                                                      ;                                                                                                                                                                                                       ;
;  Structure 729                                                                                                                                                                     ; acx2[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 730                                                                      ;                                                                                                                                                                                                       ;
;  Structure 730                                                                                                                                                                     ; acx2[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 731                                                                      ;                                                                                                                                                                                                       ;
;  Structure 731                                                                                                                                                                     ; acx2[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 732                                                                      ;                                                                                                                                                                                                       ;
;  Structure 732                                                                                                                                                                     ; acy2[23]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 733                                                                      ;                                                                                                                                                                                                       ;
;  Structure 733                                                                                                                                                                     ; acy2[22]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 734                                                                      ;                                                                                                                                                                                                       ;
;  Structure 734                                                                                                                                                                     ; acy2[21]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 735                                                                      ;                                                                                                                                                                                                       ;
;  Structure 735                                                                                                                                                                     ; acy2[20]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 736                                                                      ;                                                                                                                                                                                                       ;
;  Structure 736                                                                                                                                                                     ; acy2[19]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 737                                                                      ;                                                                                                                                                                                                       ;
;  Structure 737                                                                                                                                                                     ; acy2[18]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 738                                                                      ;                                                                                                                                                                                                       ;
;  Structure 738                                                                                                                                                                     ; acy2[17]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 739                                                                      ;                                                                                                                                                                                                       ;
;  Structure 739                                                                                                                                                                     ; acy2[16]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 740                                                                      ;                                                                                                                                                                                                       ;
;  Structure 740                                                                                                                                                                     ; acy2[15]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 741                                                                      ;                                                                                                                                                                                                       ;
;  Structure 741                                                                                                                                                                     ; acy2[14]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 742                                                                      ;                                                                                                                                                                                                       ;
;  Structure 742                                                                                                                                                                     ; acy2[13]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 743                                                                      ;                                                                                                                                                                                                       ;
;  Structure 743                                                                                                                                                                     ; acy2[12]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 744                                                                      ;                                                                                                                                                                                                       ;
;  Structure 744                                                                                                                                                                     ; acy2[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 745                                                                      ;                                                                                                                                                                                                       ;
;  Structure 745                                                                                                                                                                     ; acy2[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 746                                                                      ;                                                                                                                                                                                                       ;
;  Structure 746                                                                                                                                                                     ; acy2[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 747                                                                      ;                                                                                                                                                                                                       ;
;  Structure 747                                                                                                                                                                     ; acy2[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 748                                                                      ;                                                                                                                                                                                                       ;
;  Structure 748                                                                                                                                                                     ; acy2[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 749                                                                      ;                                                                                                                                                                                                       ;
;  Structure 749                                                                                                                                                                     ; acy2[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 750                                                                      ;                                                                                                                                                                                                       ;
;  Structure 750                                                                                                                                                                     ; acy2[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 751                                                                      ;                                                                                                                                                                                                       ;
;  Structure 751                                                                                                                                                                     ; acy2[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 752                                                                      ;                                                                                                                                                                                                       ;
;  Structure 752                                                                                                                                                                     ; acy2[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 753                                                                      ;                                                                                                                                                                                                       ;
;  Structure 753                                                                                                                                                                     ; acy2[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 754                                                                      ;                                                                                                                                                                                                       ;
;  Structure 754                                                                                                                                                                     ; acy2[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 755                                                                      ;                                                                                                                                                                                                       ;
;  Structure 755                                                                                                                                                                     ; acy2[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 756                                                                      ;                                                                                                                                                                                                       ;
;  Structure 756                                                                                                                                                                     ; acy0[23]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 757                                                                      ;                                                                                                                                                                                                       ;
;  Structure 757                                                                                                                                                                     ; acy1[23]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 758                                                                      ;                                                                                                                                                                                                       ;
;  Structure 758                                                                                                                                                                     ; acy1[22]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 759                                                                      ;                                                                                                                                                                                                       ;
;  Structure 759                                                                                                                                                                     ; acy1[21]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 760                                                                      ;                                                                                                                                                                                                       ;
;  Structure 760                                                                                                                                                                     ; acy1[20]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 761                                                                      ;                                                                                                                                                                                                       ;
;  Structure 761                                                                                                                                                                     ; acy1[19]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 762                                                                      ;                                                                                                                                                                                                       ;
;  Structure 762                                                                                                                                                                     ; acy1[18]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 763                                                                      ;                                                                                                                                                                                                       ;
;  Structure 763                                                                                                                                                                     ; acy1[17]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 764                                                                      ;                                                                                                                                                                                                       ;
;  Structure 764                                                                                                                                                                     ; acy1[16]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 765                                                                      ;                                                                                                                                                                                                       ;
;  Structure 765                                                                                                                                                                     ; acy1[15]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 766                                                                      ;                                                                                                                                                                                                       ;
;  Structure 766                                                                                                                                                                     ; acy1[14]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 767                                                                      ;                                                                                                                                                                                                       ;
;  Structure 767                                                                                                                                                                     ; acy1[13]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 768                                                                      ;                                                                                                                                                                                                       ;
;  Structure 768                                                                                                                                                                     ; acy1[12]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 769                                                                      ;                                                                                                                                                                                                       ;
;  Structure 769                                                                                                                                                                     ; acy1[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 770                                                                      ;                                                                                                                                                                                                       ;
;  Structure 770                                                                                                                                                                     ; acy1[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 771                                                                      ;                                                                                                                                                                                                       ;
;  Structure 771                                                                                                                                                                     ; acy1[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 772                                                                      ;                                                                                                                                                                                                       ;
;  Structure 772                                                                                                                                                                     ; acy1[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 773                                                                      ;                                                                                                                                                                                                       ;
;  Structure 773                                                                                                                                                                     ; acy1[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 774                                                                      ;                                                                                                                                                                                                       ;
;  Structure 774                                                                                                                                                                     ; acy1[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 775                                                                      ;                                                                                                                                                                                                       ;
;  Structure 775                                                                                                                                                                     ; acy1[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 776                                                                      ;                                                                                                                                                                                                       ;
;  Structure 776                                                                                                                                                                     ; acy1[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 777                                                                      ;                                                                                                                                                                                                       ;
;  Structure 777                                                                                                                                                                     ; acy1[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 778                                                                      ;                                                                                                                                                                                                       ;
;  Structure 778                                                                                                                                                                     ; acy1[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 779                                                                      ;                                                                                                                                                                                                       ;
;  Structure 779                                                                                                                                                                     ; acy1[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 780                                                                      ;                                                                                                                                                                                                       ;
;  Structure 780                                                                                                                                                                     ; acy1[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 781                                                                      ;                                                                                                                                                                                                       ;
;  Structure 781                                                                                                                                                                     ; acy0[22]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 782                                                                      ;                                                                                                                                                                                                       ;
;  Structure 782                                                                                                                                                                     ; acy0[21]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 783                                                                      ;                                                                                                                                                                                                       ;
;  Structure 783                                                                                                                                                                     ; acy0[20]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 784                                                                      ;                                                                                                                                                                                                       ;
;  Structure 784                                                                                                                                                                     ; acy0[19]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 785                                                                      ;                                                                                                                                                                                                       ;
;  Structure 785                                                                                                                                                                     ; acy0[18]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 786                                                                      ;                                                                                                                                                                                                       ;
;  Structure 786                                                                                                                                                                     ; acy0[17]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 787                                                                      ;                                                                                                                                                                                                       ;
;  Structure 787                                                                                                                                                                     ; acy0[16]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 788                                                                      ;                                                                                                                                                                                                       ;
;  Structure 788                                                                                                                                                                     ; acy0[15]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 789                                                                      ;                                                                                                                                                                                                       ;
;  Structure 789                                                                                                                                                                     ; acy0[14]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 790                                                                      ;                                                                                                                                                                                                       ;
;  Structure 790                                                                                                                                                                     ; acy0[13]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 791                                                                      ;                                                                                                                                                                                                       ;
;  Structure 791                                                                                                                                                                     ; acy0[12]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 792                                                                      ;                                                                                                                                                                                                       ;
;  Structure 792                                                                                                                                                                     ; acy0[11]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 793                                                                      ;                                                                                                                                                                                                       ;
;  Structure 793                                                                                                                                                                     ; acy0[10]                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 794                                                                      ;                                                                                                                                                                                                       ;
;  Structure 794                                                                                                                                                                     ; acy0[9]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 795                                                                      ;                                                                                                                                                                                                       ;
;  Structure 795                                                                                                                                                                     ; acy0[8]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 796                                                                      ;                                                                                                                                                                                                       ;
;  Structure 796                                                                                                                                                                     ; acy0[7]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 797                                                                      ;                                                                                                                                                                                                       ;
;  Structure 797                                                                                                                                                                     ; acy0[6]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 798                                                                      ;                                                                                                                                                                                                       ;
;  Structure 798                                                                                                                                                                     ; acy0[5]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 799                                                                      ;                                                                                                                                                                                                       ;
;  Structure 799                                                                                                                                                                     ; acy0[4]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 800                                                                      ;                                                                                                                                                                                                       ;
;  Structure 800                                                                                                                                                                     ; acy0[3]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 801                                                                      ;                                                                                                                                                                                                       ;
;  Structure 801                                                                                                                                                                     ; acy0[2]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 802                                                                      ;                                                                                                                                                                                                       ;
;  Structure 802                                                                                                                                                                     ; acy0[1]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 803                                                                      ;                                                                                                                                                                                                       ;
;  Structure 803                                                                                                                                                                     ; acy0[0]                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 804                                                                      ;                                                                                                                                                                                                       ;
;  Structure 804                                                                                                                                                                     ; vol_att[0]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 805                                                                      ;                                                                                                                                                                                                       ;
;  Structure 805                                                                                                                                                                     ; vol_att[1]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 806                                                                      ;                                                                                                                                                                                                       ;
;  Structure 806                                                                                                                                                                     ; vol_att[4]                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 807                                                                      ;                                                                                                                                                                                                       ;
;  Structure 807                                                                                                                                                                     ; osd:hdmi_osd|rot[0]                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 808                                                                      ;                                                                                                                                                                                                       ;
;  Structure 808                                                                                                                                                                     ; osd:hdmi_osd|infox[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 809                                                                      ;                                                                                                                                                                                                       ;
;  Structure 809                                                                                                                                                                     ; osd:hdmi_osd|osd_w[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 810                                                                      ;                                                                                                                                                                                                       ;
;  Structure 810                                                                                                                                                                     ; osd:hdmi_osd|infoh[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 811                                                                      ;                                                                                                                                                                                                       ;
;  Structure 811                                                                                                                                                                     ; osd:hdmi_osd|info                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 812                                                                      ;                                                                                                                                                                                                       ;
;  Structure 812                                                                                                                                                                     ; osd:hdmi_osd|osd_w[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 813                                                                      ;                                                                                                                                                                                                       ;
;  Structure 813                                                                                                                                                                     ; osd:hdmi_osd|infoh[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 814                                                                      ;                                                                                                                                                                                                       ;
;  Structure 814                                                                                                                                                                     ; osd:hdmi_osd|infow[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 815                                                                      ;                                                                                                                                                                                                       ;
;  Structure 815                                                                                                                                                                     ; osd:hdmi_osd|osd_w[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 816                                                                      ;                                                                                                                                                                                                       ;
;  Structure 816                                                                                                                                                                     ; osd:hdmi_osd|infow[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 817                                                                      ;                                                                                                                                                                                                       ;
;  Structure 817                                                                                                                                                                     ; osd:hdmi_osd|infoh[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 818                                                                      ;                                                                                                                                                                                                       ;
;  Structure 818                                                                                                                                                                     ; osd:hdmi_osd|osd_w[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 819                                                                      ;                                                                                                                                                                                                       ;
;  Structure 819                                                                                                                                                                     ; osd:hdmi_osd|infoh[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 820                                                                      ;                                                                                                                                                                                                       ;
;  Structure 820                                                                                                                                                                     ; osd:hdmi_osd|infow[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 821                                                                      ;                                                                                                                                                                                                       ;
;  Structure 821                                                                                                                                                                     ; osd:hdmi_osd|osd_w[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 822                                                                      ;                                                                                                                                                                                                       ;
;  Structure 822                                                                                                                                                                     ; osd:hdmi_osd|infoh[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 823                                                                      ;                                                                                                                                                                                                       ;
;  Structure 823                                                                                                                                                                     ; osd:hdmi_osd|infow[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 824                                                                      ;                                                                                                                                                                                                       ;
;  Structure 824                                                                                                                                                                     ; osd:hdmi_osd|osd_w[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 825                                                                      ;                                                                                                                                                                                                       ;
;  Structure 825                                                                                                                                                                     ; osd:hdmi_osd|infow[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 826                                                                      ;                                                                                                                                                                                                       ;
;  Structure 826                                                                                                                                                                     ; osd:hdmi_osd|infoh[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 827                                                                      ;                                                                                                                                                                                                       ;
;  Structure 827                                                                                                                                                                     ; osd:hdmi_osd|infoy[8]~DUPLICATE                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 828                                                                      ;                                                                                                                                                                                                       ;
;  Structure 828                                                                                                                                                                     ; osd:hdmi_osd|infox[9]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 829                                                                      ;                                                                                                                                                                                                       ;
;  Structure 829                                                                                                                                                                     ; osd:hdmi_osd|infoy[9]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 830                                                                      ;                                                                                                                                                                                                       ;
;  Structure 830                                                                                                                                                                     ; osd:hdmi_osd|infox[11]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 831                                                                      ;                                                                                                                                                                                                       ;
;  Structure 831                                                                                                                                                                     ; osd:hdmi_osd|infoy[11]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 832                                                                      ;                                                                                                                                                                                                       ;
;  Structure 832                                                                                                                                                                     ; osd:hdmi_osd|infox[10]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 833                                                                      ;                                                                                                                                                                                                       ;
;  Structure 833                                                                                                                                                                     ; osd:hdmi_osd|infoy[10]                                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 834                                                                      ;                                                                                                                                                                                                       ;
;  Structure 834                                                                                                                                                                     ; osd:hdmi_osd|infox[0]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 835                                                                      ;                                                                                                                                                                                                       ;
;  Structure 835                                                                                                                                                                     ; osd:hdmi_osd|infoy[0]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 836                                                                      ;                                                                                                                                                                                                       ;
;  Structure 836                                                                                                                                                                     ; osd:hdmi_osd|infox[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 837                                                                      ;                                                                                                                                                                                                       ;
;  Structure 837                                                                                                                                                                     ; osd:hdmi_osd|infoy[4]~DUPLICATE                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 838                                                                      ;                                                                                                                                                                                                       ;
;  Structure 838                                                                                                                                                                     ; osd:hdmi_osd|infox[1]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 839                                                                      ;                                                                                                                                                                                                       ;
;  Structure 839                                                                                                                                                                     ; osd:hdmi_osd|infoy[1]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 840                                                                      ;                                                                                                                                                                                                       ;
;  Structure 840                                                                                                                                                                     ; osd:hdmi_osd|infox[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 841                                                                      ;                                                                                                                                                                                                       ;
;  Structure 841                                                                                                                                                                     ; osd:hdmi_osd|infoy[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 842                                                                      ;                                                                                                                                                                                                       ;
;  Structure 842                                                                                                                                                                     ; osd:hdmi_osd|infox[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 843                                                                      ;                                                                                                                                                                                                       ;
;  Structure 843                                                                                                                                                                     ; osd:hdmi_osd|infoy[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 844                                                                      ;                                                                                                                                                                                                       ;
;  Structure 844                                                                                                                                                                     ; osd:hdmi_osd|infox[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 845                                                                      ;                                                                                                                                                                                                       ;
;  Structure 845                                                                                                                                                                     ; osd:hdmi_osd|infoy[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 846                                                                      ;                                                                                                                                                                                                       ;
;  Structure 846                                                                                                                                                                     ; osd:hdmi_osd|infox[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 847                                                                      ;                                                                                                                                                                                                       ;
;  Structure 847                                                                                                                                                                     ; osd:hdmi_osd|infoy[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 848                                                                      ;                                                                                                                                                                                                       ;
;  Structure 848                                                                                                                                                                     ; osd:hdmi_osd|infox[2]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 849                                                                      ;                                                                                                                                                                                                       ;
;  Structure 849                                                                                                                                                                     ; osd:hdmi_osd|infoy[2]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 850                                                                      ;                                                                                                                                                                                                       ;
;  Structure 850                                                                                                                                                                     ; osd:hdmi_osd|osd_t[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 851                                                                      ;                                                                                                                                                                                                       ;
;  Structure 851                                                                                                                                                                     ; osd:hdmi_osd|osd_t[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 852                                                                      ;                                                                                                                                                                                                       ;
;  Structure 852                                                                                                                                                                     ; osd:hdmi_osd|osd_h[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 853                                                                      ;                                                                                                                                                                                                       ;
;  Structure 853                                                                                                                                                                     ; osd:hdmi_osd|osd_h[7]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 854                                                                      ;                                                                                                                                                                                                       ;
;  Structure 854                                                                                                                                                                     ; osd:hdmi_osd|osd_h[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 855                                                                      ;                                                                                                                                                                                                       ;
;  Structure 855                                                                                                                                                                     ; osd:hdmi_osd|osd_h[5]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 856                                                                      ;                                                                                                                                                                                                       ;
;  Structure 856                                                                                                                                                                     ; osd:hdmi_osd|osd_h[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 857                                                                      ;                                                                                                                                                                                                       ;
;  Structure 857                                                                                                                                                                     ; osd:hdmi_osd|osd_h[3]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 858                                                                      ;                                                                                                                                                                                                       ;
;  Structure 858                                                                                                                                                                     ; osd:hdmi_osd|infoy[4]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 859                                                                      ;                                                                                                                                                                                                       ;
;  Structure 859                                                                                                                                                                     ; osd:hdmi_osd|infoy[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 860                                                                      ;                                                                                                                                                                                                       ;
;  Structure 860                                                                                                                                                                     ; osd:hdmi_osd|rot[1]                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 861                                                                      ;                                                                                                                                                                                                       ;
;  Structure 861                                                                                                                                                                     ; osd:hdmi_osd|infow[8]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 862                                                                      ;                                                                                                                                                                                                       ;
;  Structure 862                                                                                                                                                                     ; FB_FMT[3]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 863                                                                      ;                                                                                                                                                                                                       ;
;  Structure 863                                                                                                                                                                     ; FB_FMT[4]                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 864                                                                      ;                                                                                                                                                                                                       ;
;  Structure 864                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|hmax[3]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 865                                                                      ;                                                                                                                                                                                                       ;
;  Structure 865                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|mask_rotate                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 866                                                                      ;                                                                                                                                                                                                       ;
;  Structure 866                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|vmax[3]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 867                                                                      ;                                                                                                                                                                                                       ;
;  Structure 867                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|mask_2x                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 868                                                                      ;                                                                                                                                                                                                       ;
;  Structure 868                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|hmax[1]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 869                                                                      ;                                                                                                                                                                                                       ;
;  Structure 869                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|hmax[0]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 870                                                                      ;                                                                                                                                                                                                       ;
;  Structure 870                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|vmax[0]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 871                                                                      ;                                                                                                                                                                                                       ;
;  Structure 871                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|vmax[1]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 872                                                                      ;                                                                                                                                                                                                       ;
;  Structure 872                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|vmax[2]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 873                                                                      ;                                                                                                                                                                                                       ;
;  Structure 873                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|hmax[2]                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 874                                                                      ;                                                                                                                                                                                                       ;
;  Structure 874                                                                                                                                                                     ; shadowmask:HDMI_shadowmask|mask_enable                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 875                                                                      ;                                                                                                                                                                                                       ;
;  Structure 875                                                                                                                                                                     ; osd:hdmi_osd|osd_enable                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "FPGA_CLK2_50"                                                                                                                                          ; reset_req                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; sysmem_lite:sysmem|ram2_reset_0                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; sysmem_lite:sysmem|ram2_reset_1                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|hurryup[0]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|spi_out[8]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|hurryup[1]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|spi_out[9]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|hurryup[2]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; alsa:alsa|spi_out[10]                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; sysmem_lite:sysmem|ram1_reset_0                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|counter[1]                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_33n1:auto_generated|ram_block1a0~portb_address_reg1                                                                         ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_53n1:auto_generated|ram_block1a0~portb_address_reg1                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_70n1:auto_generated|ram_block1a0~portb_address_reg1                                                                         ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_70n1:auto_generated|ram_block1a0~portb_address_reg1                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|hiscore:hi|ram_addr[0]                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|ram_block1a2~portb_address_reg0                                                      ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|logcpt[1]                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_freq[1]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_phase[1]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|logcpt[2]                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_freq[2]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|tune_phase[2]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|logcpt[3]                                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg[10]                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|i2c:i2c_av|old_st                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_EN                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_stride[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; pal_req                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; ddr_svc:ddr_svc|ack[1]                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; ascal:ascal|i_hdown                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; ascal:ascal|i_hsize[0]                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; ascal:ascal|i_ohsize[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_WIDTH[0]                                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_FMT[2]                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; pal_req                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; ddr_svc:ddr_svc|ack[1]                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9                                                              ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_FMT[1]                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; pal_req                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; ddr_svc:ddr_svc|ack[1]                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_FMT[0]                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; pal_req                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                               ; ddr_svc:ddr_svc|ack[1]                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; FB_STRIDE[0]                                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_stride[0]                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[0]                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[7]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[7]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[1]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[1]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[2]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[2]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[5]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[5]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[0]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[0]                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[1]                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[7]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[7]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[1]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[1]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[2]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[2]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[5]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[5]                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[0]                                                                                                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[0]                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[7]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[7]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg5                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg5                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[6]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[6]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg4                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg4                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 16                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[5]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[5]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg3                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg3                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 17                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[4]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[4]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg2                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg2                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 18                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[3]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[3]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg1                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg1                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 19                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[2]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[2]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg0                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 20                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[0]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[0]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cntz2[0]                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 21                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[8]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spramaddr_cnt[8]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~portb_address_reg6                                                                       ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|m2114_ram:U11SR|altsyncram:ram_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg6                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 22                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                  ; emu:emu|exerion_fpga:excore|spRAMsel                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rSPRITE_databus[7]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spaddr_x[8]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rSPRITE_databus[6]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spaddr_x[7]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rSPRITE_databus[0]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spaddr_x[1]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rSPRITE_databus[5]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spaddr_x[6]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|rSPRITE_databus[4]                                                                                                                                                        ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; emu:emu|exerion_fpga:excore|spaddr_x[5]                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 23                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg_dis                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|ovss                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|ovss2                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 24                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "FPGA_CLK1_50"                                                                                                                                          ; hdmi_config:hdmi_config|done                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[10]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_line[10]                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[11]                                                                                                                                                               ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_line[11]                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[8]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[9]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_line[9]                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[7]                                                                                                                                                                ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 25                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg[5]                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|i2c:i2c_av|old_st                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 26                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg[6]                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|i2c:i2c_av|old_st                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 27                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg[7]                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; hdmi_config:hdmi_config|i2c:i2c_av|old_st                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 28                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"       ; ascal:ascal|o_vss                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|ovss                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|ovss2                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 29                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg_custom_p2[15]                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; adj_data[15]                                                                                                                                                                                          ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[15]                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 30                                                             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                     ; cfg_custom_p2[7]                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; adj_data[7]                                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[7]                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 31                                                             ;                                                                                                                                                                                                       ;
;  Structure 31                                                                                                                                                                      ; cfg_custom_p2[14]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 32                                                             ;                                                                                                                                                                                                       ;
;  Structure 32                                                                                                                                                                      ; cfg_custom_p2[6]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 33                                                             ;                                                                                                                                                                                                       ;
;  Structure 33                                                                                                                                                                      ; cfg_custom_p2[5]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 34                                                             ;                                                                                                                                                                                                       ;
;  Structure 34                                                                                                                                                                      ; cfg_custom_p2[13]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 35                                                             ;                                                                                                                                                                                                       ;
;  Structure 35                                                                                                                                                                      ; cfg_custom_p2[4]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 36                                                             ;                                                                                                                                                                                                       ;
;  Structure 36                                                                                                                                                                      ; cfg_custom_p2[12]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 37                                                             ;                                                                                                                                                                                                       ;
;  Structure 37                                                                                                                                                                      ; cfg_custom_p2[3]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 38                                                             ;                                                                                                                                                                                                       ;
;  Structure 38                                                                                                                                                                      ; cfg_custom_p2[11]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 39                                                             ;                                                                                                                                                                                                       ;
;  Structure 39                                                                                                                                                                      ; cfg_custom_p2[2]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 40                                                             ;                                                                                                                                                                                                       ;
;  Structure 40                                                                                                                                                                      ; cfg_custom_p2[10]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 41                                                             ;                                                                                                                                                                                                       ;
;  Structure 41                                                                                                                                                                      ; cfg_custom_p2[1]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 42                                                             ;                                                                                                                                                                                                       ;
;  Structure 42                                                                                                                                                                      ; cfg_custom_p2[9]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 43                                                             ;                                                                                                                                                                                                       ;
;  Structure 43                                                                                                                                                                      ; cfg_custom_p2[0]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 44                                                             ;                                                                                                                                                                                                       ;
;  Structure 44                                                                                                                                                                      ; cfg_custom_p2[8]                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 45                                                             ;                                                                                                                                                                                                       ;
;  Structure 45                                                                                                                                                                      ; cfg_custom_p2[31]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 46                                                             ;                                                                                                                                                                                                       ;
;  Structure 46                                                                                                                                                                      ; cfg_custom_p2[30]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 47                                                             ;                                                                                                                                                                                                       ;
;  Structure 47                                                                                                                                                                      ; cfg_custom_p2[29]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 48                                                             ;                                                                                                                                                                                                       ;
;  Structure 48                                                                                                                                                                      ; cfg_custom_p2[28]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 49                                                             ;                                                                                                                                                                                                       ;
;  Structure 49                                                                                                                                                                      ; cfg_custom_p2[27]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 50                                                             ;                                                                                                                                                                                                       ;
;  Structure 50                                                                                                                                                                      ; cfg_custom_p2[26]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 51                                                             ;                                                                                                                                                                                                       ;
;  Structure 51                                                                                                                                                                      ; cfg_custom_p2[25]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 52                                                             ;                                                                                                                                                                                                       ;
;  Structure 52                                                                                                                                                                      ; cfg_custom_p2[24]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 53                                                             ;                                                                                                                                                                                                       ;
;  Structure 53                                                                                                                                                                      ; cfg_custom_p2[23]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 54                                                             ;                                                                                                                                                                                                       ;
;  Structure 54                                                                                                                                                                      ; cfg_custom_p2[22]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 55                                                             ;                                                                                                                                                                                                       ;
;  Structure 55                                                                                                                                                                      ; cfg_custom_p2[21]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 56                                                             ;                                                                                                                                                                                                       ;
;  Structure 56                                                                                                                                                                      ; cfg_custom_p2[20]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 57                                                             ;                                                                                                                                                                                                       ;
;  Structure 57                                                                                                                                                                      ; cfg_custom_p2[19]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 58                                                             ;                                                                                                                                                                                                       ;
;  Structure 58                                                                                                                                                                      ; cfg_custom_p2[18]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 59                                                             ;                                                                                                                                                                                                       ;
;  Structure 59                                                                                                                                                                      ; cfg_custom_p2[17]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 60                                                             ;                                                                                                                                                                                                       ;
;  Structure 60                                                                                                                                                                      ; cfg_custom_p2[16]                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 61                                                             ;                                                                                                                                                                                                       ;
;  Structure 61                                                                                                                                                                      ; acx[26]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 62                                                             ;                                                                                                                                                                                                       ;
;  Structure 62                                                                                                                                                                      ; acx[31]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 63                                                             ;                                                                                                                                                                                                       ;
;  Structure 63                                                                                                                                                                      ; acx[32]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 64                                                             ;                                                                                                                                                                                                       ;
;  Structure 64                                                                                                                                                                      ; acx[37]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 65                                                             ;                                                                                                                                                                                                       ;
;  Structure 65                                                                                                                                                                      ; acx[39]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 66                                                             ;                                                                                                                                                                                                       ;
;  Structure 66                                                                                                                                                                      ; acx[38]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 67                                                             ;                                                                                                                                                                                                       ;
;  Structure 67                                                                                                                                                                      ; acx[36]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 68                                                             ;                                                                                                                                                                                                       ;
;  Structure 68                                                                                                                                                                      ; acx[34]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 69                                                             ;                                                                                                                                                                                                       ;
;  Structure 69                                                                                                                                                                      ; acx[35]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 70                                                             ;                                                                                                                                                                                                       ;
;  Structure 70                                                                                                                                                                      ; acx[33]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 71                                                             ;                                                                                                                                                                                                       ;
;  Structure 71                                                                                                                                                                      ; acx[30]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 72                                                             ;                                                                                                                                                                                                       ;
;  Structure 72                                                                                                                                                                      ; acx[29]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 73                                                             ;                                                                                                                                                                                                       ;
;  Structure 73                                                                                                                                                                      ; acx[28]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 74                                                             ;                                                                                                                                                                                                       ;
;  Structure 74                                                                                                                                                                      ; acx[27]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 75                                                             ;                                                                                                                                                                                                       ;
;  Structure 75                                                                                                                                                                      ; acx[25]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 76                                                             ;                                                                                                                                                                                                       ;
;  Structure 76                                                                                                                                                                      ; acx[24]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 77                                                             ;                                                                                                                                                                                                       ;
;  Structure 77                                                                                                                                                                      ; acx[23]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 78                                                             ;                                                                                                                                                                                                       ;
;  Structure 78                                                                                                                                                                      ; acx[22]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 79                                                             ;                                                                                                                                                                                                       ;
;  Structure 79                                                                                                                                                                      ; acx[21]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 80                                                             ;                                                                                                                                                                                                       ;
;  Structure 80                                                                                                                                                                      ; acx[20]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 81                                                             ;                                                                                                                                                                                                       ;
;  Structure 81                                                                                                                                                                      ; acx[19]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 82                                                             ;                                                                                                                                                                                                       ;
;  Structure 82                                                                                                                                                                      ; acx[18]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 83                                                             ;                                                                                                                                                                                                       ;
;  Structure 83                                                                                                                                                                      ; acx[17]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 84                                                             ;                                                                                                                                                                                                       ;
;  Structure 84                                                                                                                                                                      ; acx[16]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 85                                                             ;                                                                                                                                                                                                       ;
;  Structure 85                                                                                                                                                                      ; acx[15]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 86                                                             ;                                                                                                                                                                                                       ;
;  Structure 86                                                                                                                                                                      ; acx[14]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 87                                                             ;                                                                                                                                                                                                       ;
;  Structure 87                                                                                                                                                                      ; acx[13]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 88                                                             ;                                                                                                                                                                                                       ;
;  Structure 88                                                                                                                                                                      ; acx[12]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 89                                                             ;                                                                                                                                                                                                       ;
;  Structure 89                                                                                                                                                                      ; acx[11]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 90                                                             ;                                                                                                                                                                                                       ;
;  Structure 90                                                                                                                                                                      ; acx[10]                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 91                                                             ;                                                                                                                                                                                                       ;
;  Structure 91                                                                                                                                                                      ; acx[9]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 92                                                             ;                                                                                                                                                                                                       ;
;  Structure 92                                                                                                                                                                      ; acx[8]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 93                                                             ;                                                                                                                                                                                                       ;
;  Structure 93                                                                                                                                                                      ; acx[7]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 94                                                             ;                                                                                                                                                                                                       ;
;  Structure 94                                                                                                                                                                      ; acx[6]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 95                                                             ;                                                                                                                                                                                                       ;
;  Structure 95                                                                                                                                                                      ; acx[5]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 96                                                             ;                                                                                                                                                                                                       ;
;  Structure 96                                                                                                                                                                      ; acx[4]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 97                                                             ;                                                                                                                                                                                                       ;
;  Structure 97                                                                                                                                                                      ; acx[3]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 98                                                             ;                                                                                                                                                                                                       ;
;  Structure 98                                                                                                                                                                      ; acx[2]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 99                                                             ;                                                                                                                                                                                                       ;
;  Structure 99                                                                                                                                                                      ; acx[1]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 100                                                            ;                                                                                                                                                                                                       ;
;  Structure 100                                                                                                                                                                     ; acx[0]                                                                                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 101                                                            ;                                                                                                                                                                                                       ;
;  Structure 101                                                                                                                                                                     ; vol_att[4]                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 102                                                            ;                                                                                                                                                                                                       ;
;  Structure 102                                                                                                                                                                     ; osd:hdmi_osd|rot[0]                                                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 103                                                            ;                                                                                                                                                                                                       ;
;  Structure 103                                                                                                                                                                     ; osd:hdmi_osd|osd_w[8]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 104                                                            ;                                                                                                                                                                                                       ;
;  Structure 104                                                                                                                                                                     ; osd:hdmi_osd|info                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 105                                                            ;                                                                                                                                                                                                       ;
;  Structure 105                                                                                                                                                                     ; osd:hdmi_osd|osd_w[7]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 106                                                            ;                                                                                                                                                                                                       ;
;  Structure 106                                                                                                                                                                     ; osd:hdmi_osd|osd_w[6]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 107                                                            ;                                                                                                                                                                                                       ;
;  Structure 107                                                                                                                                                                     ; osd:hdmi_osd|osd_w[5]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 108                                                            ;                                                                                                                                                                                                       ;
;  Structure 108                                                                                                                                                                     ; osd:hdmi_osd|osd_w[4]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 109                                                            ;                                                                                                                                                                                                       ;
;  Structure 109                                                                                                                                                                     ; osd:hdmi_osd|osd_w[3]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 110                                                            ;                                                                                                                                                                                                       ;
;  Structure 110                                                                                                                                                                     ; osd:hdmi_osd|osd_h[8]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 111                                                            ;                                                                                                                                                                                                       ;
;  Structure 111                                                                                                                                                                     ; osd:hdmi_osd|osd_h[7]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 112                                                            ;                                                                                                                                                                                                       ;
;  Structure 112                                                                                                                                                                     ; osd:hdmi_osd|osd_h[6]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 113                                                            ;                                                                                                                                                                                                       ;
;  Structure 113                                                                                                                                                                     ; osd:hdmi_osd|osd_h[5]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 114                                                            ;                                                                                                                                                                                                       ;
;  Structure 114                                                                                                                                                                     ; osd:hdmi_osd|osd_h[4]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 115                                                            ;                                                                                                                                                                                                       ;
;  Structure 115                                                                                                                                                                     ; osd:hdmi_osd|osd_h[3]                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 116                                                            ;                                                                                                                                                                                                       ;
;  Structure 116                                                                                                                                                                     ; osd:hdmi_osd|rot[1]                                                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 117                                                            ;                                                                                                                                                                                                       ;
;  Structure 117                                                                                                                                                                     ; csync:csync_hdmi|csync_vs                                                                                                                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 118                                                            ;                                                                                                                                                                                                       ;
;  Structure 118                                                                                                                                                                     ; csync:csync_hdmi|csync_hs                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                      ; Name                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule A104: Design should not contain ripple clock structures - Structure 1                                                                                                                     ;                                                                                                                                                                                                       ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U2A_A|q                                                                                                                                                             ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|pixH[1]                                                                                                                                                                   ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|pixH[2]                                                                                                                                                                   ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U9F_B_nq~0                                                                                                                                                                ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|spnH4CA                                                                                                                                                                   ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[2]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[1]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[5]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[0]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[7]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[2]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[3]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[4]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|vramdata0out[6]                                                                                                                                                           ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[3]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[0]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[1]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[4]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[7]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[5]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|u7K_data[6]                                                                                                                                                               ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[2]                                                                                                                                                        ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[3]                                                                                                                                                        ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[0]                                                                                                                                                        ;
;  Structure 1                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[1]                                                                                                                                                        ;
; Rule A104: Design should not contain ripple clock structures - Structure 2                                                                                                                     ;                                                                                                                                                                                                       ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                                             ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrcounter[2]                                                                                                                                                             ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0]                                                                                                                                               ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrcounter[0]                                                                                                                                                             ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrcounter[1]                                                                                                                                                             ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrcounter[0]~DUPLICATE                                                                                                                                                   ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrcounter[1]~DUPLICATE                                                                                                                                                   ;
;  Structure 2                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|tmrmask[6]                                                                                                                                                                ;
; Rule A104: Design should not contain ripple clock structures - Structure 3                                                                                                                     ;                                                                                                                                                                                                       ;
;  Structure 3                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                                             ;
;  Structure 3                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ttl_7474:U1D_A|Q_current[0]                                                                                                                                               ;
;  Structure 3                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|nVDSP                                                                                                                                                                     ;
; Rule A104: Design should not contain ripple clock structures - Structure 4                                                                                                                     ;                                                                                                                                                                                                       ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[7]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4EaddrL[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4EaddrL[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[4]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[6]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[5]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[3]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[1]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[2]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5E_out[0]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU10[3]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU10[2]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU10[1]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|SLD10os_clr                                                                                                                                                               ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU10[0]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU10[4]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL10[2]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL10[1]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL10[0]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL10[3]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL10[4]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4HaddrL[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[7]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4HaddrL[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[6]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[5]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[4]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[2]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[3]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[0]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5H_out[1]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU11[4]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|SLD11os_clr                                                                                                                                                               ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU11[3]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU11[1]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU11[0]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU11[2]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL11[3]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL11[2]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL11[1]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL11[0]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL11[4]                                                                                                                                                             ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[5]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4BaddrL[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4BaddrL[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[4]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[7]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[6]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU8[2]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU8[0]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|SLD8os_clr                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU8[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU8[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU8[3]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL8[2]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL8[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL8[0]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL8[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL8[3]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[1]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[3]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[2]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5B_out[0]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[2]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4DaddrL[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|BG4DaddrL[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[3]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[1]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[0]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[7]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[5]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[6]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U5D_out[4]                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU9[2]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU9[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU9[0]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|SLD9os_clr                                                                                                                                                                ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU9[4]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterU9[3]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL9[3]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL9[2]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL9[1]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL9[0]                                                                                                                                                              ;
;  Structure 4                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|counterL9[4]                                                                                                                                                              ;
; Rule A104: Design should not contain ripple clock structures - Structure 5                                                                                                                     ;                                                                                                                                                                                                       ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[0]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U12H_cnt[1]                                                                                                                                                               ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[3]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[1]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[2]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[4]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[7]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[6]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U8H_Q[5]                                                                                                                                                                  ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U9F_A_q~1                                                                                                                                                                 ;
;  Structure 5                                                                                                                                                                                   ; emu:emu|exerion_fpga:excore|U10nRCO                                                                                                                                                                   ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A2                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A9                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sum2                                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sum1                                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDINV1                                                                                                                                                                    ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDPNT                                                                                                                                                                     ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BIG1                                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A11                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A3                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A4                                                                                                                                                                   ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[0]                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_Y2                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_BIG                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_RLINV                                                                                                                                                                ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_UDINV                                                                                                                                                                ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_UDPNT                                                                                                                                                                ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_Y2~DUPLICATE                                                                                                                                                         ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_H0                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_CA0                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12P_CA1                                                                                                                                                                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[1]                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12T_Q[0]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12U_Q[1]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12U_Q[0]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12U_Q[2]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12U_Q[3]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12T_Q[1]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12T_Q[3]                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U12T_Q[2]                                                                                                                                                                 ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDINV2                                                                                                                                                                    ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BIG2                                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ERS~DUPLICATE                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD2                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ERS                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD3                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD0                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD1                                                                                                                                                                       ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[0]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD5                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD4                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|char_ROMA12                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U8L_A7                                                                                                                                                                    ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U8L_A6                                                                                                                                                                    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[4]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[7]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[6]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[0]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[1]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[2]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[3]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|Z80A_IO2[5]                                                                                                                                                               ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]                                                                                                                                               ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[5]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[4]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[7]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[6]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrH[5]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[3]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[4]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[3]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[0]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[1]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[2]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[7]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[4]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[5]                                                                                                                                                                  ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U3K_Q[6]                                                                                                                                                                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[7]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[4]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[7]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[6]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrH[5]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[3]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[1]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[4]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[7]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[6]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4BaddrH[5]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[0]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[2]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[1]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[3]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[2]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[0]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[1]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[3]                                                                                                                                                               ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[3]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[4]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[1]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[0]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[7]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[3]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[2]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[6]                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4DaddrH[5]                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                    ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[1]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[0]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[2]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[3]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[0]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[1]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[2]                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[3]                                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; FPGA_CLK2_50                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|btn[1]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[9]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[8]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[7]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[6]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[5]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[4]~DUPLICATE                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[3]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[2]                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; mcp23009:mcp23009|timeout[1]                                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll                                                                                                                          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                          ; gp_outr[18]                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; gp_outd[18]                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|hps_io:hps_io|io_dout[11]                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[11]                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|hps_io:hps_io|byte_cnt[1]~DUPLICATE                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|hps_io:hps_io|uio_block.cmd[3]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; rack                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                          ; vs_wait                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; vs_d1                                                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; hdmi_tx_clk                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; comb~0                                                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; FPGA_CLK1_50                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|I2C_CLOCK                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[21]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[20]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[19]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[18]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[17]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[16]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[15]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[14]                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; hdmi_config:hdmi_config|i2c:i2c_av|cnt[13]                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                                                           ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|pixH[1]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[2]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[3]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[0]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[1]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[4]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[7]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[5]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|u7K_data[6]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[2]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[3]                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|LessThan1~0                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add2~17                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add2~18                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|WideNand0~0                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U7V_q[1]                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|top_74ls153:U8K|mux4_1n:left_74ls153|Mux0~0                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|top_74ls153:U8K|mux4_1n:right_74ls153|Mux0~0                                                                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:U2A_A|q                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[1]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[0]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[4]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[3]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[8]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[7]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[6]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[2]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixH[5]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|pixV[6]                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U2A_A|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U2A_B|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U2B_B|Mux0~0                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|pixH[2]                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[1]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[5]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[0]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[7]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[2]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[3]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[4]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|vramdata0out[6]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg0                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|LessThan1~0                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|WideNand0~0                                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|WR_n_i                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|Wait_s                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[5]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|RD                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[0]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[3]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[2]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[1]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[4]                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U2B_B|Mux0~0                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|MREQ                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[2]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[7]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[6]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[5]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[3]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[0]~DUPLICATE                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[1]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[4]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[0]                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U3B_B|Mux0~0                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[0]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[7]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[6]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[5]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[4]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[3]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4EaddrLz[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrLz[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BG4HaddrLz[0]                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U3A_A|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:U3A_B|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[4]~2                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[5]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[4]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[6]~3                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[7]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U8F|Y[0]~0                                                                                                                                                         ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[7]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[6]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[5]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[4]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[3]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[2]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[1]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[0]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spramaddr_cntz3[8]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|spRAMsel                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q_immediate                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp10_WE~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[0]                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[1]                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp10_CK~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp11_WE~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp11_CK~0                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0]                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrcounter[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrcounter[0]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrcounter[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrcounter[0]~DUPLICATE                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrcounter[1]~DUPLICATE                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|tmrmask[6]                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|nVDSP                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ttl_7474:U1D_A|Q_current[0]                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|rZ80A_databus_in~69                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|rSSEL                                                                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|rZ80B_databus_in~9                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|comb~1                                                                                                                                                                    ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:spU2A_B|q                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ZB3                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ZB0                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ZB1                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ZB2                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:spU2A_B|Mux0~0                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|Mux0~0                                                                                                                                                      ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|q                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixV[5]~DUPLICATE                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[7]~DUPLICATE                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[6]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[8]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[0]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[5]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[4]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[7]                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[3]~DUPLICATE                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sppixH[2]                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:spU2A_B|Mux0~0                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|Mux0~0                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp10_WE~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp10_CK~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp11_WE~0                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp11_CK~0                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A2                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A9                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sum2                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sum1                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDINV1                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDPNT                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BIG1                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A11                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A3                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|sROM_A4                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt2[1]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt2[3]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt2[2]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt~0                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt~3                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt2~0                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt~1                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U12H_cnt~2                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|UDINV2                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|BIG2                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ERS~DUPLICATE                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD2                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ERS                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD3                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD0                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|CD1                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt~0                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt2~0                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt~1                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt2~1                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt~2                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|U11H_cnt2~2                                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|U10nRCO                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U9F_A_q~1                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp10_nLD~0                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|sp11_nLD~0                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|rZ80B_databus_in~8                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4EaddrL[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[7]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[4]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[6]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[5]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[3]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[1]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[2]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5E_out[0]                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|zL4E_clk2                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5F|Mux1~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4EaddrLD~1                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add22~1                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add22~2                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5F|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|always37~2                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4EaddrL[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU10[3]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU10[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU10[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|SLD10os_clr                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU10[0]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU10[4]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL10[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL10[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL10[0]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL10[3]                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add22~22                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add22~21                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H10[3]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L10[3]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|SLD10os~0                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4HaddrL[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[7]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[6]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[5]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[4]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[2]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[3]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[0]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5H_out[1]                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|zL4H_clk2                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5J|Mux1~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4HaddrLD~1                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add23~1                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add23~2                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5J|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|always37~3                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4HaddrL[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU11[4]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|SLD11os_clr                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU11[3]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU11[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU11[0]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU11[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL11[3]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL11[2]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL11[1]                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL11[0]                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4HaddrLD~5                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add23~22                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[3]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H11[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L11[3]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|SLD11os~0                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4BaddrL[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[5]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[4]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[7]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[6]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[1]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[3]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[2]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5B_out[0]                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|zL4B_clk2                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5A|Mux1~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4BaddrLD~1                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add20~1                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add20~2                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|always37~0                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5A|Mux0~0                                                                                                                                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4BaddrL[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU8[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU8[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|SLD8os_clr                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU8[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU8[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU8[3]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL8[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL8[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL8[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL8[4]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4BaddrLD~5                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add20~22                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[0]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[2]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[1]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H8[3]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[2]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[0]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[1]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L8[3]                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|SLD8os~0                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4DaddrL[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[2]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[3]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[1]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[0]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[7]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[5]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[6]                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|U5D_out[4]                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|zL4D_clk2                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5C|Mux0~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4DaddrLD~1                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add21~1                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add21~2                                                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|mux4_2n:U5C|Mux1~0                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|always37~1                                                                                                                                                                ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|BG4DaddrL[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU9[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU9[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU9[0]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|SLD9os_clr                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU9[4]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterU9[3]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL9[3]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL9[2]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL9[1]                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|counterL9[0]                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg2                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|BG4DaddrLD~5                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|Add21~22                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                             ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[1]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[0]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[2]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_H9[3]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[0]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[1]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[2]                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                          ; emu:emu|exerion_fpga:excore|store_L9[3]                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                      ; emu:emu|exerion_fpga:excore|SLD9os~0                                                                                                                                                                  ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2A_B|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2A_A|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|hps_io:hps_io|status[0]                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|hps_io:hps_io|cfg[1]                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3A_B|q_immediate                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[7]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[5]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2A_A|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2A_B|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|Reset_s                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|Reset_s                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:U3A_B|q                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|wait_n                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[4]                                                                                                                                                       ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|pixH[1]                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[7]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[0]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[3]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[1]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[4]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[2]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[6]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6331_E1:UE1|q[5]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6301_L8:UL8|altsyncram:rom_rtl_0|altsyncram_6ad1:auto_generated|ram_block1a0~porta_address_reg4                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|prom6301_L8:UL8|altsyncram:rom_rtl_0|altsyncram_6ad1:auto_generated|ram_block1a0~porta_address_reg5                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[2]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[3]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[0]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[1]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[4]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[7]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[5]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|u7K_data[6]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[2]                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls175:U7L|latch[3]                                                                                                                                                        ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U2A_A|q                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[7]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[5]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[6]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[2]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[3]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[4]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[0]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[1]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD11os                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4HaddrLD[7]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[1]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[0]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[4]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[3]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[8]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[7]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[6]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[2]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixH[5]                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|pixV[6]                                                                                                                                                                   ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|pixH[2]                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a2~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a6~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a5~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a7~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a4~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a1~porta_address_reg2                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a0~porta_address_reg9                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|eprom_7:u6k|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_lkl2:auto_generated|ram_block1a3~porta_address_reg9                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[1]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[5]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[0]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[7]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[2]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[3]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[4]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|vramdata0out[6]                                                                                                                                                           ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|RD                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|MReq_Inhibit                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|WR_n_i                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|Wait_s                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[3]                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rSPRITE_databus[7]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rSPRITE_databus[6]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rSPRITE_databus[0]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rSPRITE_databus[5]                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|Reset_s                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ISet[0]                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|TState[2]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|TState[0]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[5]                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|NMI_s                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|WZ[4]                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|SP[14]                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|SP[15]                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|SP[7]                                                                                                                                                   ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|Wait_s                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[7]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[5]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[6]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[2]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[3]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[4]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[0]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4BaddrLD[1]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD11os                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|wait_n                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|nVDSP                                                                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|A[1]                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|Reset_s                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|TState[1]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[2]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[4]                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[1]~DUPLICATE                                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[0]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[5]                                                                                                                                                   ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[2]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[3]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[4]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[5]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[1]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[0]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLD[0]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|zL4E_clk2                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLD[1]                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrLz[7]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[0]~DUPLICATE                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[7]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[6]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[5]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[4]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4EaddrL[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4HaddrL[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|BG4HaddrL[0]                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U11H_cnt[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U11H_cnt[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U11H_cnt[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12H_cnt[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12H_cnt[3]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12H_cnt[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12H_cnt[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q_immediate                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|q_immediate                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2A_B|q_immediate                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2A_B|q                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|q                                                                                                                                                           ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|spnH4CA                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U9F_B_nq~0                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sp10_CK                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sp11_CK                                                                                                                                                                   ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|spRAMsel                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U9F_A_q~1                                                                                                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|nVDSP                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ttl_7474:U1D_A|Q_current[0]                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|OldNMI_n                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|NMI_s                                                                                                                                                   ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls107:spU2A_A|q                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12T_Q[2]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12T_Q[3]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12T_Q[1]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12T_Q[0]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12U_Q[3]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12U_Q[2]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12U_Q[1]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U12U_Q[0]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|spbitdata_10[3]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|spbitdata_10[2]                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[5]~DUPLICATE                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[4]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[3]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[2]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[1]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[0]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[6]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|sppixV[7]                                                                                                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|U12H_cnt[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U9H_A_nq                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[0]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[3]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[1]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[2]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[4]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[7]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[6]                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|U8H_Q[5]                                                                                                                                                                  ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[4]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[7]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[6]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[3]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|Z80A_IO2[5]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[4]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[7]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[6]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[0]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[1]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[2]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[3]                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|rZ80B_databus_in[5]                                                                                                                                                       ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|BG4EaddrL[4]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|dis_4E_1                                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD10os                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ena_4E_1                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[3]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD10os_clr                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[4]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[3]                                                                                                                                                             ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H10[1]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H10[0]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H10[2]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H10[3]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L10[0]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L10[1]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L10[2]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L10[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU10[3]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL10[3]                                                                                                                                                             ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|BG4HaddrL[4]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|dis_4H_1                                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD11os                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ena_4H_1                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[4]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD11os_clr                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[3]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[3]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[0]                                                                                                                                                             ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H11[3]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H11[1]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H11[0]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H11[2]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L11[0]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L11[1]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L11[2]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L11[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[3]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU11[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[0]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[1]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[2]                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL11[3]                                                                                                                                                             ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|BG4BaddrL[4]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|dis_4B_1                                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD8os~DUPLICATE                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD8os                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ena_4B_1                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD8os_clr                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[4]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[4]                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H8[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H8[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H8[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H8[3]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L8[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L8[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L8[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L8[3]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU8[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL8[3]                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|BG4DaddrL[4]                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|dis_4D_1                                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD9os~DUPLICATE                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD9os                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|ena_4D_1                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|SLD9os_clr                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[4]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[0]                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                   ; emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H9[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H9[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H9[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_H9[3]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L9[0]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L9[1]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L9[2]                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|store_L9[3]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterU9[3]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[0]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[1]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[2]                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                        ; emu:emu|exerion_fpga:excore|counterL9[3]                                                                                                                                                              ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                      ; reset_req                                                                                                                                                                                             ;
;  Reset signal destination node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" ; ascal:ascal|o_reset_na                                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                               ; ascal:ascal|i_reset_na                                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sIDLE                                                                                                                                                                 ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sW6                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|modo                                                                                                                                                                        ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sW3                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sW2                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "FPGA_CLK1_50"                                                                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; cfg                                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50"                                                                                                                                                ; hdmi_config:hdmi_config|mI2C_GO                                                                                                                                                                       ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" - (Bus)           ; ascal:ascal|o_hsize                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                   ; ascal:ascal|i_ohsize                                                                                                                                                                                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; FB_FMT                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                           ; pal_req                                                                                                                                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" - (Bus)           ; ascal:ascal|o_vsize                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                   ; ascal:ascal|i_ovsize                                                                                                                                                                                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                      ; emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                   ; emu:emu|exerion_fpga:excore|rZ80A_databus_in                                                                                                                                                          ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                           ; emu:emu|exerion_fpga:excore|rZ80A_databus_in[3]~DUPLICATE                                                                                                                                             ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; emu:emu|exerion_fpga:excore|rSPRITE_databus                                                                                                                                                           ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|U12P_BIG                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|CHLF                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|U12P_UDINV                                                                                                                                                                ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|U12P_CA0                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|U12P_CA1                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|U12P_UDPNT                                                                                                                                                                ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                                        ; emu:emu|exerion_fpga:excore|CHDN~DUPLICATE                                                                                                                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                      ; emu:emu|exerion_fpga:excore|spramaddr_cntz3                                                                                                                                                           ;
;  Synchronizer node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                   ; emu:emu|exerion_fpga:excore|spramaddr_cnt                                                                                                                                                             ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; cfg_custom_p2                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "FPGA_CLK1_50" - (Bus)                                                                                                                                        ; adj_data                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9             ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; emu:emu|exerion_fpga:excore|audio_r                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                   ; audio_out:audio_out|cr1                                                                                                                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10            ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; emu:emu|exerion_fpga:excore|audio_l                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                   ; audio_out:audio_out|cl1                                                                                                                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 11            ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; acx                                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                   ; audio_out:audio_out|IIR_filter:IIR_filter|out_m                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                   ; audio_out:audio_out|IIR_filter:IIR_filter|out_r                                                                                                                                                       ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 12            ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; osd:hdmi_osd|rot                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" - (Bus)     ; osd:hdmi_osd|osd_de                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]"             ; osd:hdmi_osd|osd_pixel                                                                                                                                                                                ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 13            ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; osd:hdmi_osd|osd_w                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" - (Bus)     ; osd:hdmi_osd|osd_de                                                                                                                                                                                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 14            ;                                                                                                                                                                                                       ;
;  Source node(s) from clock "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" - (Bus)                                                         ; osd:hdmi_osd|osd_h                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|vcoph[0]" - (Bus)     ; osd:hdmi_osd|osd_de                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                            ; Fan-Out ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                ; 1607    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                          ; 733     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                       ; 170     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; mcp23009:mcp23009|WideNand0                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                            ; 1944    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                ; 4804    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~0                                                                                     ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; reset_req                                                                                                                                                                       ; 269     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                ; 6218    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|byte_cnt[1]~DUPLICATE                                                                                                                                     ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                               ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_tx_clk~CLKENA0                                                                                                                                                             ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; has_cmd                                                                                                                                                                         ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; comb~22                                                                                                                                                                         ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[7]                                                                                                                                                                      ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[6]                                                                                                                                                                      ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[5]                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[0]                                                                                                                                                                      ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[4]                                                                                                                                                                      ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[3]                                                                                                                                                                      ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[1]                                                                                                                                                                      ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[2]                                                                                                                                                                      ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cfg[10]                                                                                                                                                                         ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[10]                                                                                                                                                                     ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|CE_PIXEL                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[8]                                                                                                                                                                      ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[11]                                                                                                                                                                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gp_outr[9]                                                                                                                                                                      ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                            ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~1                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~2                                                                                                                     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~0                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                              ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~1                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~2                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~0                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_v|always0~1                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_v|always0~2                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_v|always0~0                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                        ; 2475    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_reset_na                                                                                                                                                          ; 436     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|avl_reset_na                                                                                                                                                        ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; scaler_out                                                                                                                                                                      ; 308     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acy2[0]~0                                                                                                                                                                       ; 122     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cnt[2]~DUPLICATE                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cnt[0]~DUPLICATE                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Avaloir~0                                                                                                                                                           ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_copy.sCOPY                                                                                                                                                        ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Add91~1                                                                                                                                                             ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Mux47~1                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; state[1]                                                                                                                                                                        ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LFB_EN                                                                                                                                                                          ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ar_md_start                                                                                                                                                                     ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ar_md_start~0                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                         ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                    ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sys_umuldiv:ar_muldiv|sys_umul:umul|result~0                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Mux47~0                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_intercnt[1]~0                                                                                                                                                     ; 388     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_reset_na                                                                                                                                                          ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_pce                                                                                                                                                               ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; FB_EN                                                                                                                                                                           ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_DE                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_hdown                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_pde                                                                                                                                                               ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; scanlines:VGA_scanlines|de_out                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_dcpt[11]~0                                                                                                                                                        ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_format[2]                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_format[1]                                                                                                                                                         ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_format[0]                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|avl_state.sIDLE                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_hbcpt[4]~2                                                                                                                                                        ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal10~0                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_vdown                                                                                                                                                             ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_pushhead                                                                                                                                                          ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal34~4                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Add73~1                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_fload[0]                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_fload[1]                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Mux281~0                                                                                                                                                            ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                           ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                           ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt~1                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[16]~0                                                                                                                      ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~0                                                                                                                           ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                           ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]~0                                                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                           ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_h|always0~1                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_h|always0~2                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_fix:sync_h|always0~0                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                            ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_download~1                                                                                                                                          ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|fio_block.cnt[0]~DUPLICATE                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[4]                                                                                                                                                 ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|ram_addr[0]~0                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|downloaded_config                                                                                                                                            ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|init_reset_n                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|LessThan0~3                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|reset~1                                                                                                                                                                 ; 599     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[3]                                                                                                                                                 ; 211     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[3]                                                                                                                                             ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[26]~2                                                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|Equal59~1                                                                                                                                                 ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[2]~DUPLICATE                                                                                                                                   ; 176     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[1]~DUPLICATE                                                                                                                                   ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[0]                                                                                                                                             ; 178     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|extracting_dump                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|always0~3                                                                                                                                                    ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|always0~1                                                                                                                                                    ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|parsing_header~2                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[12]                                                                                                                                            ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[11]~DUPLICATE                                                                                                                                  ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[10]~DUPLICATE                                                                                                                                  ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[9]                                                                                                                                             ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[8]                                                                                                                                             ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[7]                                                                                                                                             ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[6]~DUPLICATE                                                                                                                                   ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[5]~DUPLICATE                                                                                                                                   ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[4]~DUPLICATE                                                                                                                                   ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_addr[4]                                                                                                                                             ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|parsing_mask~3                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[5]                                                                                                                                             ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[3]                                                                                                                                             ; 494     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[4]                                                                                                                                             ; 494     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[0]                                                                                                                                             ; 496     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[1]                                                                                                                                             ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[2]                                                                                                                                             ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[6]                                                                                                                                             ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hps_io:hps_io|ioctl_dout[7]                                                                                                                                             ; 493     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|parsing_mask~0                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|parsing_mask~5                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|change_mask[1]~5                                                                                                                                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|state.SM_COMPAREDONE                                                                                                                                         ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[6]                                                                                                                                               ; 430     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|ioctl_upload_req~0                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[5]                                                                                                                                               ; 427     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[0]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[7]                                                                                                                                               ; 430     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[3]                                                                                                                                               ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[2]                                                                                                                                               ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[1]                                                                                                                                               ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[0]                                                                                                                                               ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_write                                                                                                                                                 ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|always0~14                                                                                                                                                   ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|Equal26~2                                                                                                                                                    ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|counter[5]                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|state.SM_WRITEREADY                                                                                                                                          ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|Equal21~0                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|Equal23~6                                                                                                                                                    ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|wait_timer~4                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|Equal23~12                                                                                                                                                   ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|state.SM_CHECKENDVAL                                                                                                                                         ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|state.SM_CHECKSTARTVAL                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|always0~9                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[6]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[3]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[1]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[0]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[7]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[5]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[4]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[2]                                                         ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                       ; 433     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|Reset_s                                                                                                                                  ; 208     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ISet[0]                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[5]                                                                                                                             ; 137     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                       ; 419     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|ls107:U3A_A|q                                                                                                                                       ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[7]                                                                                                                                                 ; 429     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[6]                                                                                                                                                 ; 429     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[2]                                                                                                                                                 ; 211     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[1]                                                                                                                                                 ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[0]                                                                                                                                                 ; 205     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|state.SM_CHECKBEGIN                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|data_addr[5]                                                                                                                                                 ; 426     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|Selector440~0                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|process_0~9                                                                                                                       ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux151~0                                                                                                          ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|MCycle[1]                                                                                                                         ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|MCycle[2]~DUPLICATE                                                                                                               ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[4]                                                                                                                             ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[3]                                                                                                                             ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|Equal0~2                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|MCycle[0]~DUPLICATE                                                                                                               ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[6]                                                                                                                             ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|ls138x:U3P|Y[3]~0                                                                                                                                   ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[0]                                                                                                                             ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                             ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[2]~DUPLICATE                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[2]                                                                                                                             ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux282~0                                                                                                          ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ISet[1]                                                                                                                           ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[1]                                                                                                                             ; 169     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|IR[7]~DUPLICATE                                                                                                                   ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[12]                                                                                                                             ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Set_Addr_To[0]~12                                                                                                 ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux6~0                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Set_Addr_To[1]~13                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ALU_Op_r[0]                                                                                                                       ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux15~0                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ALU_Op_r[1]                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ALU_Op_r[3]                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|ALU_Op_r[2]                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|RegAddrA[1]~7                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|RegAddrA[2]~15                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|RegAddrA[0]~4                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Set_Addr_To[2]~11                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux308~0                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|T80_MCode:mcode|Mux299~3                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|RegAddrB[1]~1                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|RegAddrB[2]~0                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[11]                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|DI_Reg[7]                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~1                                                                                                                             ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[5]~DUPLICATE                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|ls107:spU2B_A|q                                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[4]                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[3]                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[1]                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[0]                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[6]~DUPLICATE                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[8]                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[10]                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[9]                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80A|T80:u0|A[7]                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                ; 726     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|addr[2]                                                                                                                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|addr[3]                                                                                                                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|addr[0]                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|addr[1]                                                                                                                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12V|addr[3]                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12V|addr[0]                                                                                                                             ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12V|addr[2]                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|jt49_bus:AY_12V|addr[1]                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dump_write                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~28                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|downloading_dump                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[2]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|buffer_addr[4]                                                                                                                                               ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~15                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~33                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~3                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~25                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~7                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~26                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~27                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~11                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~35                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~34                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~36                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~37                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~38                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~39                                                                                                                            ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~31                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~30                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~32                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~29                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~16                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~12                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~4                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~8                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~0                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~5                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~13                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~9                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~17                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~19                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~20                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~18                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~23                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~21                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~24                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~22                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~6                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~10                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~14                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~2                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[4]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[5]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[1]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[6]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[7]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|wait_timer~3                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|START_WAIT[0]~0                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|compare_length[0]                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|compare_length[1]                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|compare_length[3]                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|compare_length[2]                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|hiscore:hi|hiscore_buffer_out[3]                                                                                                                                        ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LessThan0~3                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|terminating                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|screen_rotate:screen_rotate|ram_addr[7]~0                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burst_write_start~0                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|Equal0~30                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; aspi_sck~CLKENA0                                                                                                                                                                ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; aspi_ss                                                                                                                                                                         ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; aspi_mosi                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|spicnt[2]                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|buf_info[60]~0                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|state.01                                                                                                                                                              ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddr_svc:ddr_svc|ready~0                                                                                                                                                         ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|readdata[63]~0                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|terminating                                                                                             ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                 ; 527     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                    ; 246     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Decoder0~0                                                                                   ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                       ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                       ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~0                                                                                 ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]~0                                                                                  ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[0]~0                                                                                   ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|rSSEL                                                                                                                                               ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|Reset_s                                                                                                                                  ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|Equal55~0                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[2]                                                                                                                         ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Set_Addr_To[2]~4                                                                                                  ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[4]                                                                                                                             ; 127     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[1]~DUPLICATE                                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|MCycle[0]                                                                                                                         ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|Equal0~0                                                                                                                          ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[5]                                                                                                                             ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|process_0~4                                                                                                                       ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Mux151~0                                                                                                          ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[3]                                                                                                                             ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[7]                                                                                                                             ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[2]                                                                                                                             ; 156     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Set_Addr_To[1]~5                                                                                                  ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[1]                                                                                                                             ; 159     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|Equal12~0                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[0]                                                                                                                             ; 153     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|RegAddrA[1]~7                                                                                                                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|IR[6]                                                                                                                             ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ISet[0]                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Mux282~0                                                                                                          ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ISet[1]                                                                                                                           ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Mux6~0                                                                                                            ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ALU_Op_r[2]                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ALU_Op_r[3]                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ALU_Op_r[1]                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|ALU_Op_r[0]                                                                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|RegAddrA[2]~15                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|RegAddrA[0]~4                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|RegAddrB[1]~2                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|RegAddrB[2]~1                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|DI_Reg[7]                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Mux299~2                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Mux308~1                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|exerion_fpga:excore|T80as:Z80B|T80:u0|T80_MCode:mcode|Set_Addr_To[0]~9                                                                                                  ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pause:pause|dim_video~0                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|pause:pause|always0~0                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[3]                                                                     ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[0]                                                                     ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[1]                                                                     ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[4]                                                                          ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|bl_rule[2]                                                                     ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[5]~DUPLICATE                                                                ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[3]                                                                          ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[2]                                                                          ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|WideNor0                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_dw[87]~46                                                                                                                                                         ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_shift[0]~0                                                                                                                                                        ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal6~0                                                                                                                                                            ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_dw[111]~0                                                                                                                                                         ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal7~0                                                                                                                                                            ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal5~0                                                                                                                                                            ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|i_dw[127]~4                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|avl_o_offset0[31]~1                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|avl_fb_ena                                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                       ; 1225    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|up_v~2                                                                                                                                                ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|pulse                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; comb~0                                                                                                                                                                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cfg[5]                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[2]                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[0]                                                                                                                                            ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[1]                                                                                                                                            ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[4]                                                                                                                                            ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[3]                                                                                                                                            ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[5]                                                                                                                                            ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; hdmi_config:hdmi_config|LUT_INDEX[6]                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cfg[6]                                                                                                                                                                          ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|osize[22]~0                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK             ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20                     ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~1                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adj_data~0                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gotd2                                                                                                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gotd                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adj_write                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|mfrac~0                                                                                                                                               ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|off_v~4                                                                                                                                               ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|off_v~9                                                                                                                                               ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[31]~0                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                            ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|off_v~28                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|sign_v~2                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|off_v~14                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|off_v~20                                                                                                                                              ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_hdmi_adj:pll_hdmi_adj|state.sW3                                                                                                                                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~10                          ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18                             ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset~0     ; 596     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23                             ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~22                             ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10                             ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1                     ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                      ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8                              ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1                         ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5                              ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17                             ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15                             ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13                             ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11                             ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14                             ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7                              ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3                   ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16                             ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~0                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; comb~23                                                                                                                                                                         ; 370     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|sample_ce                                                                                                                                                   ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vol_att[2]                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vol_att[3]                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|DC_blocker:dcb_l|Add3~1                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[5]~0                                                                                                                            ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; aflt_rate~2                                                                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                              ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx_att[2]                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx_att[3]                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx_att[0]                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx_att[1]                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx0[0]                                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx0[1]                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx0[2]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx0[7]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx1[0]                                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx1[1]                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx1[7]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx1[2]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx2[1]                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx2[0]                                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx2[7]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; acx2[2]                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|IIR_filter:IIR_filter|Add0~9                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|a_en2                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|pcm_r[15]~0                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; alsa:alsa|readdata[0]~1                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|DC_blocker:dcb_r|Add3~1                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vol_att[0]                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vol_att[1]                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vol_att[4]                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_guu:auto_generated|altsyncram_2r91:altsyncram4|ram_block5a29                                                         ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|ce_pix                                                                                                                                                             ; 416     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|always1~0                                                                                                                                                          ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|Equal9~11                                                                                                                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|rot[0]                                                                                                                                                             ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|WideNand0                                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|always3~4                                                                                                                                                          ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|info                                                                                                                                                               ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|v_cnt_h                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|LessThan9~22                                                                                                                                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|LessThan9~21                                                                                                                                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:hdmi_osd|always3~8                                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_vacptl[1]                                                                                                                                                         ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_vacptl[0]                                                                                                                                                         ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_qsm1:auto_generated|ram_block1a17                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_qsm1:auto_generated|ram_block1a35                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_qsm1:auto_generated|ram_block1a26                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_qsm1:auto_generated|ram_block1a8                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                      ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_shift[14]~0                                                                                                                                                       ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal54~0                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|shift_v~16                                                                                                                                                          ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal53~0                                                                                                                                                           ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal60~0_OTERM37                                                                                                                                                   ; 138     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal55~0                                                                                                                                                           ; 193     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal60~0_OTERM37DUPLICATE                                                                                                                                          ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal59~0_OTERM41DUPLICATE                                                                                                                                          ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Mux305~0                                                                                                                                                            ; 144     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal61~0_OTERM93                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Mux448~0                                                                                                                                                            ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|Equal61~0_OTERM93DUPLICATE                                                                                                                                          ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_first                                                                                                                                                             ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddr_svc:ddr_svc|ready~1                                                                                                                                                         ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|pal_idx_lsb                                                                                                                                                         ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|ce_pix                                                                                                                                                              ; 410     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|always1~0                                                                                                                                                           ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|rot[0]                                                                                                                                                              ; 153     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|Equal10~13                                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|always3~5                                                                                                                                                           ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|info                                                                                                                                                                ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|v_cnt_h                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; osd:vga_osd|always3~8                                                                                                                                                           ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                ; 6218    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                ; 4804    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                        ; 2475    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                            ; 1944    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                ; 1607    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                       ; 1225    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                          ; 733     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                ; 726     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|reset~1                                                                                                                                                                 ; 599     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset~0     ; 596     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                 ; 527     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[0]                                                                                                                                             ; 496     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[6]                                                                                                                                             ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[2]                                                                                                                                             ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[1]                                                                                                                                             ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[5]                                                                                                                                             ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[4]                                                                                                                                             ; 494     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[3]                                                                                                                                             ; 494     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hps_io:hps_io|ioctl_dout[7]                                                                                                                                             ; 493     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ascal:ascal|o_reset_na                                                                                                                                                          ; 436     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|ls107:U2B_B|q                                                                                                                                       ; 433     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|buffer_addr[7]                                                                                                                                               ; 430     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|buffer_addr[6]                                                                                                                                               ; 430     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|data_addr[6]                                                                                                                                                 ; 429     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|data_addr[7]                                                                                                                                                 ; 429     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|buffer_addr[5]                                                                                                                                               ; 427     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|data_addr[5]                                                                                                                                                 ; 426     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|ls107:U3B_B|q                                                                                                                                       ; 419     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; osd:hdmi_osd|ce_pix                                                                                                                                                             ; 416     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; osd:vga_osd|ce_pix                                                                                                                                                              ; 410     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ascal:ascal|i_intercnt[1]~0                                                                                                                                                     ; 388     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; audio_out:audio_out|sample_ce                                                                                                                                                   ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; comb~23                                                                                                                                                                         ; 370     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; scaler_out                                                                                                                                                                      ; 308     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; reset_req                                                                                                                                                                       ; 269     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[7]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[5]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[0]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[6]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[1]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[2]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[4]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|exerion_fpga:excore|dpram_dc:U4N_Z80A_RAM|altsyncram:altsyncram_component|altsyncram_5kl2:auto_generated|q_b[3]                                                         ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[5]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[6]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[3]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[4]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[1]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|hiscore_buffer_out[7]                                                                                                                                        ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder0~1                                                                                                                             ; 257     ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 09 21:06:09 2022
Info: Command: quartus_drc EXERION -c Exerion
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 44 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 22 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 264 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 44 -duty_cycle 50.00 -name {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll_bg|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 44 -phase 280.20 -duty_cycle 50.00 -name {emu|pll_bg|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll_bg|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:U2A_A|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|pixH[1] is being clocked by emu:emu|exerion_fpga:excore|ls107:U2A_A|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:U2B_B|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|T80as:Z80A|WR_n_i is being clocked by emu:emu|exerion_fpga:excore|ls107:U2B_B|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:U3B_B|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|wait_n is being clocked by emu:emu|exerion_fpga:excore|ls107:U3B_B|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|spnH4CA was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U9F_B_nq~0 is being clocked by emu:emu|exerion_fpga:excore|spnH4CA
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:spU2B_A|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|spramaddr_cntz3[7] is being clocked by emu:emu|exerion_fpga:excore|ls107:spU2B_A|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|tmrcounter[2] is being clocked by emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0]
Warning (332060): Node: emu:emu|exerion_fpga:excore|nVDSP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|ttl_7474:U1D_A|Q_current[0] is being clocked by emu:emu|exerion_fpga:excore|nVDSP
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:spU2A_B|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|ZB3 is being clocked by emu:emu|exerion_fpga:excore|ls107:spU2A_B|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|U12H_cnt[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U8H_Q[0] is being clocked by emu:emu|exerion_fpga:excore|U12H_cnt[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:spU2A_A|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|sppixV[5]~DUPLICATE is being clocked by emu:emu|exerion_fpga:excore|ls107:spU2A_A|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|U10nRCO was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U9F_A_q~1 is being clocked by emu:emu|exerion_fpga:excore|U10nRCO
Warning (332060): Node: emu:emu|exerion_fpga:excore|sp10_CK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|spramaddrb_10_cnt[6] is being clocked by emu:emu|exerion_fpga:excore|sp10_CK
Warning (332060): Node: emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|CD5 is being clocked by emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ
Warning (332060): Node: emu:emu|exerion_fpga:excore|sp11_CK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|spramaddrb_11_cnt[6]~DUPLICATE is being clocked by emu:emu|exerion_fpga:excore|sp11_CK
Warning (332060): Node: emu:emu|exerion_fpga:excore|ls107:U3A_A|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|BG4EaddrL[0] is being clocked by emu:emu|exerion_fpga:excore|ls107:U3A_A|q
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4EaddrL[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U5E_out[7] is being clocked by emu:emu|exerion_fpga:excore|BG4EaddrL[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4EaddrL[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|counterU10[3] is being clocked by emu:emu|exerion_fpga:excore|BG4EaddrL[4]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4HaddrL[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U5H_out[7] is being clocked by emu:emu|exerion_fpga:excore|BG4HaddrL[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4HaddrL[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|counterU11[4] is being clocked by emu:emu|exerion_fpga:excore|BG4HaddrL[4]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4BaddrL[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U5B_out[5] is being clocked by emu:emu|exerion_fpga:excore|BG4BaddrL[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4BaddrL[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|counterU8[2] is being clocked by emu:emu|exerion_fpga:excore|BG4BaddrL[4]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4DaddrL[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|U5D_out[2] is being clocked by emu:emu|exerion_fpga:excore|BG4DaddrL[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|BG4DaddrL[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|counterU9[2] is being clocked by emu:emu|exerion_fpga:excore|BG4DaddrL[4]
Warning (332060): Node: emu:emu|exerion_fpga:excore|pixH[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|u7K_data[2] is being clocked by emu:emu|exerion_fpga:excore|pixH[1]
Warning (332060): Node: emu:emu|exerion_fpga:excore|pixH[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|exerion_fpga:excore|vramdata0out[1] is being clocked by emu:emu|exerion_fpga:excore|pixH[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll_bg|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll_bg|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 18 node(s) related to this rule.
    Critical Warning (308012): Node  "hdmi_tx_clk" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 1168
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U3P|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Critical Warning (308012): Node  "comb~0"
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 1 latch(es) related to this rule.
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U9F_A_q~2" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 829
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 6 node(s) related to this rule.
    Info (308076): The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page.
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls107:U2B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls107:U3B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls107:U3A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls107:spU2B_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ls107:spU2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Critical Warning (308012): Node  "comb~0"
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "emu:emu|reset~1" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv Line: 456
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U9F_A_q~6" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 829
    Critical Warning (308012): Node  "comb~25"
    Critical Warning (308012): Node  "comb~23"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 7 node(s) related to this rule.
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U9F_A_q~1" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 829
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sIDLE" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sW6" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sW3" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sW2" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sW5" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|state.sW4" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 63
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 76 node(s) related to this rule.
    Critical Warning (308012): Node  "vs" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 1211
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U12H_cnt[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U12H_cnt[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U12H_cnt[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U12H_cnt[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U11H_cnt[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U11H_cnt[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|U11H_cnt[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|ttl_7474:U8T_B|Q_current[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 255
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_vss_delay" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 55
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_vss2" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 55
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_delay[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_line[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_de2" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 55
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_linecpt[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Critical Warning (308012): Node  "pll_hdmi_adj:pll_hdmi_adj|i_line[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd Line: 93
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 875 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "reset_req" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 504
    Critical Warning (308012): Node  "cfg[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 269
    Critical Warning (308012): Node  "HBP[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[11]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[9]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HBP[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[9]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HFP[11]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HS[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HS[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HS[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "HS[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 118 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "reset_req" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 504
    Critical Warning (308012): Node  "cfg[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 269
    Critical Warning (308012): Node  "FB_EN" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 747
    Critical Warning (308012): Node  "ascal:ascal|i_hdown" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 356
    Critical Warning (308012): Node  "ascal:ascal|i_hsize[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 1028
    Critical Warning (308012): Node  "ascal:ascal|i_ohsize[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 1028
    Critical Warning (308012): Node  "FB_WIDTH[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Critical Warning (308012): Node  "FB_FMT[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Critical Warning (308012): Node  "FB_FMT[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Critical Warning (308012): Node  "FB_FMT[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Critical Warning (308012): Node  "FB_STRIDE[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf Line: 48
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf Line: 48
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Critical Warning (308012): Node  "emu:emu|exerion_fpga:excore|spRAMsel" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 980
    Critical Warning (308012): Node  "cfg_dis" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 307
    Critical Warning (308012): Node  "hdmi_config:hdmi_config|done" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hdmi_config.sv Line: 13
    Critical Warning (308012): Node  "cfg[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "cfg[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "cfg[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "ascal:ascal|o_vss" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 2435
    Critical Warning (308012): Node  "cfg_custom_p2[15]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Critical Warning (308012): Node  "cfg_custom_p2[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308020): (Medium) Rule A104: Design should not contain ripple clock structures. Found 5 ripple clock structure(s) related to this rule.
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2B_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 16 node(s) related to this rule.
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U3P|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8F|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 30 nodes related to this rule.
    Warning (308010): Node  "FPGA_CLK2_50" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 26
    Warning (308010): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Warning (308010): Node  "FPGA_CLK1_50" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 25
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|pixH[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 714
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|pixH[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 714
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2B_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 255
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|nVDSP" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 82
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2A_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U10U|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|U10nRCO" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1009
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U9S|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4EaddrL[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4EaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4HaddrL[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4HaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4BaddrL[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4BaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4DaddrL[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4DaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 22 node(s) related to this rule.
    Warning (308010): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|pixH[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 714
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|pixH[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 714
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U2B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:U3A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|spnH4CA" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 712
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2B_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|nVDSP" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 82
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls107:spU2A_A|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|U12H_cnt[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U3P|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4EaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4HaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4BaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|BG4DaddrL[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1366
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|ls138x:U8E|Y[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 193
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "reset_req" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 504
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 14 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "cfg (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 269
    Warning (308010): Node  "ascal:ascal|o_hsize (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 1725
    Warning (308010): Node  "FB_FMT (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 754
    Warning (308010): Node  "ascal:ascal|o_vsize (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 1725
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|eprom_8:prom_prog1|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_5ol2:auto_generated|address_reg_a (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf Line: 48
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|rSPRITE_databus (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 988
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|spramaddr_cntz3 (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 958
    Warning (308010): Node  "cfg_custom_p2 (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|audio_r (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1042
    Warning (308010): Node  "emu:emu|exerion_fpga:excore|audio_l (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v Line: 1042
    Warning (308010): Node  "acx (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 328
    Warning (308010): Node  "osd:hdmi_osd|rot (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v Line: 49
    Warning (308010): Node  "osd:hdmi_osd|osd_w (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v Line: 49
    Warning (308010): Node  "osd:hdmi_osd|osd_h (Bus)" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v Line: 49
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 545 node(s) with highest fan-out.
    Info (308011): Node  "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv Line: 256
    Info (308011): Node  "FPGA_CLK2_50~inputCLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 26
    Info (308011): Node  "mcp23009:mcp23009|WideNand0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/mcp23009.sv Line: 46
    Info (308011): Node  "mcp23009:mcp23009|i2c:i2c|always1~0"
    Info (308011): Node  "~GND"
    Info (308011): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/f2sdram_safe_terminator.sv Line: 172
    Info (308011): Node  "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv Line: 247
    Info (308011): Node  "reset_req" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 504
    Info (308011): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "emu:emu|hps_io:hps_io|byte_cnt[1]~DUPLICATE" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 252
    Info (308011): Node  "emu:emu|hps_io:hps_io|byte_cnt[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 252
    Info (308011): Node  "hdmi_tx_clk~CLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 1168
    Info (308011): Node  "has_cmd" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 330
    Info (308011): Node  "comb~22"
    Info (308011): Node  "gp_outr[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "cfg[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 269
    Info (308011): Node  "gp_outr[10]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|CE_PIXEL" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv Line: 27
    Info (308011): Node  "gp_outr[8]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[11]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308011): Node  "gp_outr[9]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 247
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 646
    Info (308011): Node  "~GND"
    Info (308011): Node  "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "FPGA_CLK1_50~inputCLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v Line: 25
    Info (308011): Node  "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv Line: 256
    Info (308011): Node  "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 414
    Info (308011): Node  "emu:emu|reset~1" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv Line: 456
    Info (308011): Node  "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset~0" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1691
    Info (308011): Node  "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scandoubler.v Line: 58
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[0]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[2]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[1]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[4]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[3]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "emu:emu|hps_io:hps_io|ioctl_dout[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv Line: 599
    Info (308011): Node  "ascal:ascal|o_reset_na" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd Line: 443
    Info (308011): Node  "emu:emu|exerion_fpga:excore|ls107:U2B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Info (308011): Node  "emu:emu|hiscore:hi|buffer_addr[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|hiscore:hi|buffer_addr[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|hiscore:hi|data_addr[6]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|hiscore:hi|data_addr[7]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|hiscore:hi|buffer_addr[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|hiscore:hi|data_addr[5]" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v Line: 321
    Info (308011): Node  "emu:emu|exerion_fpga:excore|ls107:U3B_B|q" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v Line: 81
    Info (308011): Node  "osd:hdmi_osd|ce_pix" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v Line: 102
    Info (308011): Node  "osd:vga_osd|ce_pix" File: C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v Line: 102
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 595 information messages and 1193 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 254 warnings
    Info: Peak virtual memory: 5219 megabytes
    Info: Processing ended: Wed Nov 09 21:06:22 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:15


