$date
	Tue May 20 14:29:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
0%
#25000
1"
#30000
0"
1#
#35000
1"
#40000
0"
0#
#45000
1"
#50000
0"
1#
#55000
1"
#60000
0"
1$
#65000
1!
1"
#70000
0"
0#
#75000
0!
1"
#80000
0"
1#
#85000
1!
1"
#90000
0"
0#
#95000
0!
1"
#100000
0"
0$
#105000
1"
#110000
0"
1#
#115000
1"
#120000
0"
0#
#125000
1"
#130000
0"
1$
#135000
1"
#140000
0"
1#
#145000
1"
1%
#150000
0"
#155000
1!
1"
0%
#160000
0"
#165000
1"
#170000
0"
#175000
1"
0$
#180000
0"
#185000
1"
0#
#190000
0"
#195000
0!
1"
1$
#200000
0"
#205000
1"
