>Dmel_RG2
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG3
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG5
CGGCCTCAGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG9
CGGCCTCAGGGGGGAGTCGTCGAGGTACGG
>Dmel_RG18N
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG19
CGGCCTCAGGGGGGAGTCGTCGAGGTACGG
>Dmel_RG22
CGGCCTCAGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG24
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG25
CGGCCTCAGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG28
CGGCCTCGGGAGGGAGCCGTCGAGGTACGG
>Dmel_RG32N
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG34
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dmel_RG36
CGGCCTCGGGAGGGAGCCGTCGAGGTACGG
>Dmel_RG38N
CGGCCTCAGGGGGGAGTCGTCGAGGTACGG
>Dsim_MD03
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD06
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD105
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD106
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD146
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD15
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD197
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD199
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD201
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD221
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD224
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD225
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD233
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD235
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD238
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD243
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD251
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD255
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD63
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD72
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dsim_MD73
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dyak_528_12122
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
>Dere_528_12122
CGGCCTCGGGGGGGAGCCGTCGAGGTACGG
