hmLoadTopic({
hmKeywords:"",
hmTitle:"13.4 PipelineSlot Structure",
hmDescription:"Each stage holds a PipelineSlot (PipeLineSlot.h, 409 lines) representing one in-flight instruction. Key fields:",
hmPrevLink:"13_3-pipeline-structure---ring.html",
hmNextLink:"13_5-pipeline-execution---tick.html",
hmParentLink:"alphapipeline-implementation.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"alphapipeline-implementation.html\">Chapter 13 – AlphaPipeline Implementation<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 13 – AlphaPipeline Implementation > 13.4 PipelineSlot Structure",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">13.4 PipelineSlot Structure<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Each stage holds a PipelineSlot (PipeLineSlot.h, 409 lines) representing one in-flight instruction. Key fields:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Instruction identity: di (DecodedInstruction — PC, raw bits, operand indices, semantics bitmask), grain (const InstructionGrain* — resolved execution function pointer), slotSequence (monotonic age counter for fault precedence).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Control state: valid (slot contains a live instruction), stalled (slot cannot advance), faultPending (exception detected, awaiting delivery), flushPipeline (grain requested pipeline flush).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Execution results: payLoad (quint64 — result value from EX), branchTaken (bool), branchTarget (quint64), nextPC (sequential or branch target), pcReason (Sequential, Branch, Jump, PAL, etc.).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Serialization: needsMemoryBarrier \/ memoryBarrierCompleted, needsWriteBufferDrain \/ writeBufferDrained — barrier completion flags checked in stage_MEM() stall logic.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Fault info: trapCode (TrapCode_Class), faultVA (faulting virtual address), faultPC (faulting instruction PC).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Deferred writeback: m_pending (PendingCommit) — holds deferred register writes. PendingCommit contains: intValid\/fpValid flags, intReg\/fpReg destination register indices, intValue\/fpValue result values, intClearDirty\/fpClearDirty for dirty-bit management, instrPC for tracing. Deferred writes are committed by commitPending() in stage_MEM() (one stage later than execution).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Slots are lightweight and reused aggressively — clear() resets all fields to defaults.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: machineLib\/PipeLineSlot.h.<\/span><\/p>\n\r"
})
