TimeQuest Timing Analyzer report for signal_adc_fsmc
Fri Nov 07 13:03:57 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'n/a'
 14. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 125C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'n/a'
 24. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Metastability Summary
 27. Fast 1200mV -40C Model Setup Summary
 28. Fast 1200mV -40C Model Hold Summary
 29. Fast 1200mV -40C Model Recovery Summary
 30. Fast 1200mV -40C Model Removal Summary
 31. Fast 1200mV -40C Model Minimum Pulse Width Summary
 32. Fast 1200mV -40C Model Setup: 'n/a'
 33. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV -40C Model Metastability Summary
 36. Multicorner Timing Analysis Summary
 37. Board Trace Model Assignments
 38. Input Transition Times
 39. Signal Integrity Metrics (Slow 1200mv n40c Model)
 40. Signal Integrity Metrics (Slow 1200mv 125c Model)
 41. Signal Integrity Metrics (Fast 1200mv n40c Model)
 42. Setup Transfers
 43. Hold Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Fri Nov 07 13:03:55 2025 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 141.98 MHz ; 141.98 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; n/a                                                  ; 4.099 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.457 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.429 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.959  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'n/a'                                                                                                                 ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.099 ; on_32_reg       ; ON_32       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.174     ; 4.727      ;
; 5.563 ; ctrl_sw_reg     ; CTRL_SW     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.208     ; 3.229      ;
; 5.582 ; ema_pulse_n_reg ; EMA_PULSE_N ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.213     ; 3.205      ;
; 5.582 ; ema_pulse_p_reg ; EMA_PULSE_P ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.213     ; 3.205      ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.457 ; counter[18] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.382      ;
; 5.468 ; counter[20] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.371      ;
; 5.471 ; counter[15] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.368      ;
; 5.471 ; counter[15] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.368      ;
; 5.486 ; counter[22] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.353      ;
; 5.486 ; counter[22] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.353      ;
; 5.573 ; counter[20] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.266      ;
; 5.573 ; counter[18] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.266      ;
; 5.595 ; counter[16] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.244      ;
; 5.595 ; counter[16] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.244      ;
; 5.622 ; counter[2]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.208      ;
; 5.661 ; counter[19] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.178      ;
; 5.741 ; counter[10] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.089      ;
; 5.766 ; counter[21] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.073      ;
; 5.766 ; counter[21] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.073      ;
; 5.768 ; counter[1]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.062      ;
; 5.777 ; counter[19] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.062      ;
; 5.780 ; counter[17] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 6.059      ;
; 5.847 ; counter[4]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.983      ;
; 5.904 ; counter[17] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 5.935      ;
; 5.960 ; counter[13] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 5.879      ;
; 5.960 ; counter[13] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 5.879      ;
; 5.964 ; counter[9]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.866      ;
; 6.023 ; counter[0]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.807      ;
; 6.050 ; counter[3]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.753      ;
; 6.058 ; counter[5]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.745      ;
; 6.103 ; counter[8]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.727      ;
; 6.114 ; counter[20] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.100     ; 5.690      ;
; 6.114 ; counter[18] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.100     ; 5.690      ;
; 6.242 ; counter[10] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.596      ;
; 6.253 ; counter[3]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.585      ;
; 6.257 ; counter[2]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.581      ;
; 6.276 ; counter[11] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.554      ;
; 6.283 ; counter[2]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.555      ;
; 6.315 ; counter[12] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 5.524      ;
; 6.318 ; counter[19] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.100     ; 5.486      ;
; 6.326 ; counter[1]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.477      ;
; 6.328 ; counter[20] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.073     ; 5.503      ;
; 6.328 ; counter[18] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.073     ; 5.503      ;
; 6.345 ; counter[3]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.493      ;
; 6.363 ; counter[3]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.467      ;
; 6.370 ; counter[12] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.063     ; 5.469      ;
; 6.370 ; counter[10] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.468      ;
; 6.436 ; counter[2]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.436 ; counter[2]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.507      ;
; 6.442 ; counter[0]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.361      ;
; 6.445 ; counter[17] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.100     ; 5.359      ;
; 6.463 ; counter[5]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.375      ;
; 6.465 ; counter[2]  ; counter[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.465 ; counter[2]  ; counter[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.477      ;
; 6.472 ; counter[9]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.366      ;
; 6.490 ; counter[5]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.340      ;
; 6.490 ; counter[4]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.313      ;
; 6.494 ; counter[1]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.344      ;
; 6.502 ; counter[7]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.328      ;
; 6.527 ; counter[1]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.527 ; counter[1]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 5.416      ;
; 6.532 ; counter[19] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.073     ; 5.299      ;
; 6.539 ; counter[2]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.101     ; 5.264      ;
; 6.540 ; counter[5]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.298      ;
; 6.556 ; counter[1]  ; counter[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
; 6.556 ; counter[1]  ; counter[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 5.386      ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.429 ; ema_pulse_n_reg~_Duplicate_1 ; ema_pulse_n_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.675 ; counter[17]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.676 ; counter[19]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.676 ; counter[18]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.679 ; counter[20]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.680 ; counter[13]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[1]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.681 ; counter[2]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.944      ;
; 0.687 ; counter[9]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.950      ;
; 0.687 ; counter[7]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.950      ;
; 0.688 ; counter[11]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.688 ; counter[15]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.691 ; counter[12]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.691 ; counter[21]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.691 ; counter[10]                  ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.691 ; counter[23]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.692 ; counter[16]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.692 ; counter[6]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.692 ; counter[8]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.692 ; counter[14]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.693 ; counter[4]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.956      ;
; 0.693 ; counter[22]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.956      ;
; 0.698 ; counter[3]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.698 ; counter[5]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.709 ; counter[0]                   ; counter[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 1.002 ; counter[17]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.265      ;
; 1.004 ; counter[19]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.267      ;
; 1.007 ; counter[1]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.270      ;
; 1.008 ; counter[13]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.271      ;
; 1.014 ; counter[7]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.277      ;
; 1.014 ; counter[9]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.277      ;
; 1.015 ; counter[15]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.278      ;
; 1.016 ; counter[11]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.019 ; counter[18]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
; 1.019 ; counter[21]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
; 1.020 ; counter[18]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.283      ;
; 1.024 ; counter[2]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.287      ;
; 1.025 ; counter[2]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.288      ;
; 1.026 ; counter[3]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.289      ;
; 1.026 ; counter[20]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.289      ;
; 1.026 ; counter[5]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.289      ;
; 1.027 ; counter[20]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.290      ;
; 1.030 ; counter[0]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.293      ;
; 1.031 ; counter[0]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.294      ;
; 1.038 ; counter[10]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.301      ;
; 1.038 ; counter[12]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.301      ;
; 1.039 ; counter[12]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.039 ; counter[16]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.039 ; counter[14]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.039 ; counter[8]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.039 ; counter[6]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.040 ; counter[10]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.040 ; counter[14]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.040 ; counter[8]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.040 ; counter[16]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.040 ; counter[6]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.040 ; counter[4]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.040 ; counter[22]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.303      ;
; 1.041 ; counter[4]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.304      ;
; 1.051 ; ema_pulse_p_reg~_Duplicate_1 ; ema_pulse_p_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.314      ;
; 1.135 ; counter[17]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.398      ;
; 1.136 ; counter[17]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.399      ;
; 1.137 ; counter[19]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.400      ;
; 1.138 ; counter[19]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.401      ;
; 1.140 ; counter[1]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.403      ;
; 1.141 ; counter[1]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.404      ;
; 1.141 ; counter[13]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.404      ;
; 1.142 ; counter[13]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.405      ;
; 1.147 ; counter[7]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.410      ;
; 1.147 ; counter[9]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.410      ;
; 1.148 ; counter[7]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.411      ;
; 1.148 ; counter[15]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.411      ;
; 1.149 ; counter[15]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.412      ;
; 1.149 ; counter[9]                   ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.149 ; counter[11]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.150 ; counter[11]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.152 ; counter[21]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.415      ;
; 1.153 ; counter[18]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.416      ;
; 1.154 ; counter[18]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.417      ;
; 1.158 ; counter[2]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.421      ;
; 1.159 ; counter[2]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.422      ;
; 1.159 ; counter[3]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.422      ;
; 1.159 ; counter[5]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.422      ;
; 1.160 ; counter[3]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.423      ;
; 1.160 ; counter[20]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.423      ;
; 1.160 ; counter[5]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.423      ;
; 1.164 ; counter[0]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.427      ;
; 1.165 ; counter[0]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.428      ;
; 1.172 ; counter[12]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.435      ;
; 1.173 ; counter[12]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.173 ; counter[10]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.173 ; counter[16]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.173 ; counter[14]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.173 ; counter[6]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.173 ; counter[8]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.174 ; counter[14]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.437      ;
; 1.174 ; counter[16]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.437      ;
; 1.174 ; counter[6]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.437      ;
; 1.174 ; counter[10]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.174 ; counter[4]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.437      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 156.42 MHz ; 156.42 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; n/a                                                  ; 4.949 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.107 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.345 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.949  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'n/a'                                                                                                                 ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.949 ; on_32_reg       ; ON_32       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.385     ; 3.666      ;
; 6.034 ; ctrl_sw_reg     ; CTRL_SW     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.415     ; 2.551      ;
; 6.077 ; ema_pulse_p_reg ; EMA_PULSE_P ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.412     ; 2.511      ;
; 6.077 ; ema_pulse_n_reg ; EMA_PULSE_N ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.412     ; 2.511      ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.107 ; counter[18] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.743      ;
; 6.116 ; counter[20] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.734      ;
; 6.201 ; counter[22] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.649      ;
; 6.203 ; counter[15] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.647      ;
; 6.210 ; counter[18] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.640      ;
; 6.219 ; counter[20] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.631      ;
; 6.259 ; counter[19] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.591      ;
; 6.278 ; counter[16] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.572      ;
; 6.288 ; counter[2]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.561      ;
; 6.304 ; counter[22] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.546      ;
; 6.306 ; counter[15] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.544      ;
; 6.362 ; counter[19] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.488      ;
; 6.364 ; counter[17] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.486      ;
; 6.381 ; counter[16] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.469      ;
; 6.393 ; counter[21] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.457      ;
; 6.431 ; counter[1]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.418      ;
; 6.467 ; counter[17] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.383      ;
; 6.479 ; counter[4]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.370      ;
; 6.490 ; counter[10] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.359      ;
; 6.496 ; counter[21] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.354      ;
; 6.543 ; counter[13] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.307      ;
; 6.625 ; counter[0]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.224      ;
; 6.646 ; counter[13] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 5.204      ;
; 6.665 ; counter[9]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.184      ;
; 6.774 ; counter[8]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 5.075      ;
; 6.817 ; counter[3]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 5.009      ;
; 6.825 ; counter[5]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 5.001      ;
; 6.858 ; counter[10] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.992      ;
; 6.908 ; counter[18] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.941      ;
; 6.917 ; counter[20] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.932      ;
; 6.920 ; counter[20] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.906      ;
; 6.921 ; counter[18] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.905      ;
; 6.932 ; counter[12] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.918      ;
; 6.954 ; counter[3]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.895      ;
; 6.958 ; counter[2]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.892      ;
; 6.961 ; counter[10] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.889      ;
; 6.965 ; counter[3]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.885      ;
; 6.980 ; counter[2]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.870      ;
; 7.020 ; counter[3]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.830      ;
; 7.033 ; counter[9]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.817      ;
; 7.035 ; counter[12] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.815      ;
; 7.046 ; counter[11] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.803      ;
; 7.060 ; counter[19] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.789      ;
; 7.069 ; counter[1]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.757      ;
; 7.098 ; counter[19] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.728      ;
; 7.117 ; counter[14] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.733      ;
; 7.127 ; counter[5]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.723      ;
; 7.136 ; counter[9]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.714      ;
; 7.142 ; counter[8]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.708      ;
; 7.149 ; counter[2]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.149 ; counter[2]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.810      ;
; 7.165 ; counter[17] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.684      ;
; 7.170 ; counter[0]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.656      ;
; 7.171 ; counter[2]  ; counter[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.171 ; counter[2]  ; counter[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.788      ;
; 7.173 ; counter[1]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.677      ;
; 7.187 ; counter[5]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.663      ;
; 7.188 ; counter[2]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.638      ;
; 7.195 ; counter[4]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.631      ;
; 7.199 ; counter[1]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.651      ;
; 7.210 ; counter[1]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.210 ; counter[1]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.749      ;
; 7.211 ; counter[17] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.084     ; 4.615      ;
; 7.216 ; counter[5]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.633      ;
; 7.220 ; counter[14] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 4.630      ;
; 7.226 ; counter[7]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.623      ;
; 7.233 ; counter[4]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.726      ;
; 7.233 ; counter[4]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.726      ;
; 7.233 ; counter[4]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.726      ;
; 7.233 ; counter[4]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 4.726      ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.345 ; ema_pulse_n_reg~_Duplicate_1 ; ema_pulse_n_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.586 ; counter[17]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.593 ; counter[18]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; counter[1]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.594 ; counter[19]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.596 ; counter[13]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; counter[20]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; counter[2]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.598 ; counter[9]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; counter[11]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.599 ; counter[7]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; counter[15]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.603 ; counter[23]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.832      ;
; 0.604 ; counter[12]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.604 ; counter[21]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.604 ; counter[10]                  ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.604 ; counter[8]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.605 ; counter[4]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.605 ; counter[16]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.605 ; counter[6]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.605 ; counter[14]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.607 ; counter[22]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.836      ;
; 0.611 ; counter[5]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.840      ;
; 0.612 ; counter[3]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.616 ; counter[0]                   ; counter[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.845      ;
; 0.863 ; counter[17]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.866 ; counter[18]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.869 ; counter[2]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.870 ; counter[1]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.099      ;
; 0.872 ; counter[20]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.101      ;
; 0.872 ; counter[19]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.101      ;
; 0.874 ; counter[0]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.103      ;
; 0.874 ; counter[13]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.103      ;
; 0.875 ; counter[9]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.104      ;
; 0.875 ; counter[11]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.104      ;
; 0.876 ; counter[15]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.876 ; counter[7]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.880 ; counter[18]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.880 ; counter[12]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.880 ; counter[10]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.880 ; counter[8]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.881 ; counter[14]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.110      ;
; 0.881 ; counter[6]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.110      ;
; 0.881 ; counter[4]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.110      ;
; 0.881 ; counter[16]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.110      ;
; 0.882 ; counter[21]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.111      ;
; 0.883 ; counter[22]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.112      ;
; 0.883 ; counter[2]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.112      ;
; 0.886 ; counter[20]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.115      ;
; 0.888 ; counter[0]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.117      ;
; 0.889 ; counter[5]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.118      ;
; 0.890 ; counter[3]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.119      ;
; 0.894 ; counter[12]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.123      ;
; 0.894 ; counter[10]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.123      ;
; 0.894 ; counter[8]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.123      ;
; 0.895 ; counter[14]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.124      ;
; 0.895 ; counter[4]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.124      ;
; 0.895 ; counter[6]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.124      ;
; 0.895 ; counter[16]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.124      ;
; 0.910 ; ema_pulse_p_reg~_Duplicate_1 ; ema_pulse_p_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.139      ;
; 0.953 ; counter[17]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.960 ; counter[1]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.189      ;
; 0.962 ; counter[19]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.964 ; counter[13]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.965 ; counter[9]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.965 ; counter[11]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.966 ; counter[7]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.966 ; counter[15]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.967 ; counter[17]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.970 ; counter[18]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.972 ; counter[21]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.201      ;
; 0.973 ; counter[2]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.202      ;
; 0.974 ; counter[1]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.203      ;
; 0.976 ; counter[20]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.976 ; counter[19]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.978 ; counter[0]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.978 ; counter[13]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.979 ; counter[9]                   ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.979 ; counter[11]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.979 ; counter[5]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.980 ; counter[3]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.980 ; counter[7]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.980 ; counter[15]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.984 ; counter[18]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.213      ;
; 0.984 ; counter[8]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.213      ;
; 0.984 ; counter[10]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.213      ;
; 0.984 ; counter[12]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.213      ;
; 0.985 ; counter[14]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 0.985 ; counter[4]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 0.985 ; counter[6]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 0.985 ; counter[16]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 0.987 ; counter[2]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.216      ;
; 0.992 ; counter[0]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.221      ;
; 0.993 ; counter[5]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 0.994 ; counter[3]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.223      ;
; 0.998 ; counter[8]                   ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.227      ;
; 0.998 ; counter[12]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.227      ;
; 0.998 ; counter[10]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.227      ;
; 0.999 ; counter[6]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.228      ;
; 0.999 ; counter[16]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.228      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; n/a                                                  ; 6.400 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.940 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.026  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'n/a'                                                                                                                 ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.400 ; on_32_reg       ; ON_32       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.088     ; 2.512      ;
; 7.236 ; ema_pulse_n_reg ; EMA_PULSE_N ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.109     ; 1.655      ;
; 7.236 ; ema_pulse_p_reg ; EMA_PULSE_P ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.109     ; 1.655      ;
; 7.272 ; ctrl_sw_reg     ; CTRL_SW     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 10.000       ; -1.110     ; 1.618      ;
+-------+-----------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.940 ; counter[15] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.993      ;
; 8.947 ; counter[22] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.986      ;
; 9.001 ; counter[16] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.932      ;
; 9.004 ; counter[18] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.929      ;
; 9.006 ; counter[20] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.927      ;
; 9.025 ; counter[15] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.908      ;
; 9.032 ; counter[22] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.901      ;
; 9.041 ; counter[2]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.890      ;
; 9.073 ; counter[21] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.860      ;
; 9.086 ; counter[16] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.847      ;
; 9.088 ; counter[19] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.845      ;
; 9.089 ; counter[18] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.844      ;
; 9.091 ; counter[20] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.842      ;
; 9.104 ; counter[10] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.827      ;
; 9.113 ; counter[1]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.818      ;
; 9.140 ; counter[17] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.793      ;
; 9.142 ; counter[4]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.789      ;
; 9.150 ; counter[13] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.783      ;
; 9.158 ; counter[21] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.775      ;
; 9.173 ; counter[19] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.760      ;
; 9.201 ; counter[9]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.730      ;
; 9.217 ; counter[0]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.714      ;
; 9.225 ; counter[17] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.708      ;
; 9.235 ; counter[13] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.698      ;
; 9.257 ; counter[8]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.674      ;
; 9.335 ; counter[11] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.596      ;
; 9.337 ; counter[18] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.594      ;
; 9.339 ; counter[20] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.592      ;
; 9.351 ; counter[18] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.563      ;
; 9.353 ; counter[20] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.561      ;
; 9.356 ; counter[3]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.558      ;
; 9.364 ; counter[5]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.550      ;
; 9.378 ; counter[3]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.553      ;
; 9.388 ; counter[2]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.545      ;
; 9.400 ; counter[10] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.533      ;
; 9.400 ; counter[3]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.533      ;
; 9.414 ; counter[12] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.519      ;
; 9.421 ; counter[19] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.510      ;
; 9.423 ; counter[3]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.510      ;
; 9.435 ; counter[19] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.479      ;
; 9.441 ; counter[2]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.492      ;
; 9.460 ; counter[5]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.471      ;
; 9.468 ; counter[7]  ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.463      ;
; 9.469 ; counter[1]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.445      ;
; 9.473 ; counter[17] ; ctrl_sw_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.031     ; 2.458      ;
; 9.485 ; counter[10] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.448      ;
; 9.487 ; counter[17] ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.427      ;
; 9.497 ; counter[9]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.436      ;
; 9.499 ; counter[12] ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.434      ;
; 9.499 ; counter[2]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.499 ; counter[2]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.475      ;
; 9.501 ; counter[5]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.432      ;
; 9.503 ; counter[1]  ; ema_pulse_n_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.430      ;
; 9.514 ; counter[2]  ; counter[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.514 ; counter[2]  ; counter[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.460      ;
; 9.518 ; counter[14] ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.415      ;
; 9.521 ; counter[0]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.393      ;
; 9.524 ; counter[5]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.409      ;
; 9.526 ; counter[1]  ; ema_pulse_p_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.028     ; 2.407      ;
; 9.528 ; counter[4]  ; on_32_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.048     ; 2.386      ;
; 9.535 ; counter[1]  ; counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.535 ; counter[1]  ; counter[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.439      ;
; 9.550 ; counter[1]  ; counter[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
; 9.550 ; counter[1]  ; counter[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 2.424      ;
+-------+-------------+-----------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.180 ; ema_pulse_n_reg~_Duplicate_1 ; ema_pulse_n_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.285 ; counter[19]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[17]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.287 ; counter[20]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; counter[13]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[18]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[1]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; counter[2]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.291 ; counter[9]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.407      ;
; 0.291 ; counter[11]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.407      ;
; 0.292 ; counter[12]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[10]                  ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[14]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.293 ; counter[4]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[21]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[8]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[7]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[16]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[6]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[15]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; counter[23]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.410      ;
; 0.294 ; counter[22]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.410      ;
; 0.296 ; counter[3]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.296 ; counter[5]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.300 ; counter[0]                   ; counter[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.429 ; counter[17]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.545      ;
; 0.429 ; counter[19]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.545      ;
; 0.432 ; counter[13]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; counter[1]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.548      ;
; 0.435 ; counter[9]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.551      ;
; 0.435 ; counter[11]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.551      ;
; 0.437 ; counter[21]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.553      ;
; 0.437 ; counter[15]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.553      ;
; 0.437 ; counter[7]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.553      ;
; 0.440 ; counter[5]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.556      ;
; 0.440 ; counter[18]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.556      ;
; 0.440 ; counter[3]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.556      ;
; 0.440 ; counter[20]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.556      ;
; 0.441 ; counter[2]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.557      ;
; 0.442 ; counter[18]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; counter[20]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; counter[0]                   ; counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.443 ; counter[2]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.559      ;
; 0.444 ; counter[0]                   ; counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.560      ;
; 0.445 ; counter[10]                  ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.445 ; counter[12]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.445 ; counter[14]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.445 ; ema_pulse_p_reg~_Duplicate_1 ; ema_pulse_p_reg~_Duplicate_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.561      ;
; 0.446 ; counter[8]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.446 ; counter[4]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.446 ; counter[16]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.446 ; counter[6]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.447 ; counter[14]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.447 ; counter[12]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.447 ; counter[10]                  ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.447 ; counter[22]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.448 ; counter[6]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.448 ; counter[16]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.448 ; counter[8]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.448 ; counter[4]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.487 ; counter[19]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.603      ;
; 0.487 ; counter[17]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.603      ;
; 0.489 ; counter[19]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.605      ;
; 0.489 ; counter[17]                  ; counter[20]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.605      ;
; 0.490 ; counter[13]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.606      ;
; 0.490 ; counter[1]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.606      ;
; 0.492 ; counter[1]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.608      ;
; 0.492 ; counter[13]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.608      ;
; 0.493 ; counter[11]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.609      ;
; 0.493 ; counter[9]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.609      ;
; 0.495 ; counter[9]                   ; counter[12]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.611      ;
; 0.495 ; counter[11]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.611      ;
; 0.495 ; counter[15]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.611      ;
; 0.495 ; counter[7]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.611      ;
; 0.495 ; counter[21]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.611      ;
; 0.497 ; counter[7]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.613      ;
; 0.497 ; counter[15]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.613      ;
; 0.498 ; counter[5]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.614      ;
; 0.498 ; counter[3]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.614      ;
; 0.500 ; counter[18]                  ; counter[21]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.616      ;
; 0.500 ; counter[20]                  ; counter[23]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.616      ;
; 0.500 ; counter[3]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.616      ;
; 0.500 ; counter[5]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.616      ;
; 0.501 ; counter[2]                   ; counter[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.617      ;
; 0.502 ; counter[18]                  ; counter[22]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.618      ;
; 0.502 ; counter[0]                   ; counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.618      ;
; 0.503 ; counter[2]                   ; counter[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.619      ;
; 0.504 ; counter[0]                   ; counter[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.620      ;
; 0.505 ; counter[12]                  ; counter[15]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.621      ;
; 0.505 ; counter[10]                  ; counter[13]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.621      ;
; 0.505 ; counter[14]                  ; counter[17]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.621      ;
; 0.506 ; counter[4]                   ; counter[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.506 ; counter[16]                  ; counter[19]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.506 ; counter[6]                   ; counter[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.506 ; counter[8]                   ; counter[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.507 ; counter[14]                  ; counter[18]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.623      ;
; 0.507 ; counter[12]                  ; counter[16]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.623      ;
; 0.507 ; counter[10]                  ; counter[14]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.623      ;
; 0.508 ; counter[4]                   ; counter[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.624      ;
; 0.508 ; counter[6]                   ; counter[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.624      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.099 ; 0.180 ; N/A      ; N/A     ; 5.949               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  n/a                                                  ; 4.099 ; N/A   ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.457 ; 0.180 ; N/A      ; N/A     ; 5.949               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                  ; 0.000 ; N/A   ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CTRL_SW       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk_20mhz      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.0175 V           ; 0.144 V                              ; 0.028 V                              ; 2.72e-10 s                  ; 3.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.0175 V          ; 0.144 V                             ; 0.028 V                             ; 2.72e-10 s                 ; 3.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.35 V              ; -0.0127 V           ; 0.1 V                                ; 0.049 V                              ; 4.56e-10 s                  ; 5.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.35 V             ; -0.0127 V          ; 0.1 V                               ; 0.049 V                             ; 4.56e-10 s                 ; 5.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.76 V              ; -0.0227 V           ; 0.154 V                              ; 0.031 V                              ; 2.58e-10 s                  ; 2.94e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.76 V             ; -0.0227 V          ; 0.154 V                             ; 0.031 V                             ; 2.58e-10 s                 ; 2.94e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1250     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1250     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 4    ;
; Unconstrained Output Port Paths ; 0     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CTRL_SW     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 07 13:03:53 2025
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(52): clk_80mhz could not be matched with a clock File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 52
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(52): Argument -clock is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 52
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 8.000 [all_outputs] File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 52
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(59): Argument -clock is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 59
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 5.000 \
    [get_ports {EMA_PULSE_N EMA_PULSE_P}] File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 59
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(63): Argument -clock is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 63
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 10.000 \
    [get_ports {ON_32 CTRL_SW}] File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 63
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(73): cnt* could not be matched with a register File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 73
Warning (332049): Ignored set_false_path at signal_adc_fsmc.sdc(73): Argument <from> is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 73
    Info (332050): set_false_path -from [get_registers {cnt*}] -to [get_registers {cnt*}] File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 73
Warning (332049): Ignored set_false_path at signal_adc_fsmc.sdc(73): Argument <to> is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 73
Warning (332049): Ignored set_false_path at signal_adc_fsmc.sdc(84): Argument <from> is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 84
    Info (332050): set_false_path -from $cnt_regs -to $cnt_regs File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 84
Warning (332049): Ignored set_false_path at signal_adc_fsmc.sdc(84): Argument <to> is an empty collection File: C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 84
Warning (332070): Port "clk_20mhz" relative to the rising edge of clock "clk_20mhz" does not specify a min-fall input delay
Warning (332070): Port "clk_20mhz" relative to the rising edge of clock "clk_20mhz" does not specify a min-rise input delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 4.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.099               0.000 n/a 
    Info (332119):     5.457               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.429               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.959               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 4.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.949               0.000 n/a 
    Info (332119):     6.107               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.949               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 6.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.400               0.000 n/a 
    Info (332119):     8.940               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.026               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332101): Design is fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Fri Nov 07 13:03:57 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


