digraph "CFG for '_Z12stats_kerneliPfS_S_' function" {
	label="CFG for '_Z12stats_kerneliPfS_S_' function";

	Node0x62e2350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = shl i32 %11, 3\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = shl nuw nsw i32 %10, 3\l  %16 = add i32 %14, %15\l  %17 = icmp ult i32 %14, %16\l  br i1 %17, label %25, label %18\l|{<s0>T|<s1>F}}"];
	Node0x62e2350:s0 -> Node0x62e44c0;
	Node0x62e2350:s1 -> Node0x62e4550;
	Node0x62e4550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%18:\l18:                                               \l  %19 = phi float [ 0.000000e+00, %4 ], [ %32, %25 ]\l  %20 = phi float [ 0.000000e+00, %4 ], [ %34, %25 ]\l  %21 = add i32 %11, %13\l  %22 = zext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  store float %19, float addrspace(1)* %23, align 4, !tbaa !7\l  %24 = getelementptr inbounds float, float addrspace(1)* %2, i64 %22\l  store float %20, float addrspace(1)* %24, align 4, !tbaa !7\l  ret void\l}"];
	Node0x62e44c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi i32 [ %35, %25 ], [ %14, %4 ]\l  %27 = phi float [ %34, %25 ], [ 0.000000e+00, %4 ]\l  %28 = phi float [ %32, %25 ], [ 0.000000e+00, %4 ]\l  %29 = sext i32 %26 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %3, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fadd contract float %28, %31\l  %33 = fmul contract float %31, %31\l  %34 = fadd contract float %27, %33\l  %35 = add i32 %26, %10\l  %36 = icmp ult i32 %35, %16\l  br i1 %36, label %25, label %18, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x62e44c0:s0 -> Node0x62e44c0;
	Node0x62e44c0:s1 -> Node0x62e4550;
}
