INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:37:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 mulf1/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.475ns period=6.950ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.475ns period=6.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.950ns  (clk rise@6.950ns - clk rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 2.319ns (34.291%)  route 4.444ns (65.709%))
  Logic Levels:           24  (CARRY4=11 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.433 - 6.950 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2931, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X83Y108        FDRE                                         r  mulf1/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.388     1.094    mulf1/operator/sticky_c2
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.120     1.214 r  mulf1/operator/level5_c1[6]_i_8__0/O
                         net (fo=1, routed)           0.419     1.633    mulf1/operator/level5_c1[6]_i_8__0_n_0
    SLICE_X81Y107        LUT5 (Prop_lut5_I3_O)        0.043     1.676 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.676    mulf1/operator/RoundingAdder/S[0]
    SLICE_X81Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.927 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.976 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.976    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X81Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.025 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X81Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.074 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.074    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.123 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.123    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X81Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.172 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.172    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.221 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.221    mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.325 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/O[0]
                         net (fo=5, routed)           0.392     2.718    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X82Y113        LUT4 (Prop_lut4_I0_O)        0.120     2.838 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0/O
                         net (fo=1, routed)           0.249     3.087    mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I4_O)        0.043     3.130 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=34, routed)          0.273     3.402    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X85Y112        LUT4 (Prop_lut4_I3_O)        0.043     3.445 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_40/O
                         net (fo=1, routed)           0.413     3.858    mulf1/operator/RoundingAdder/mulf1_result[2]
    SLICE_X84Y113        LUT6 (Prop_lut6_I0_O)        0.043     3.901 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_39/O
                         net (fo=1, routed)           0.094     3.995    mulf1/operator/RoundingAdder/ltOp_carry__2_i_39_n_0
    SLICE_X84Y113        LUT6 (Prop_lut6_I5_O)        0.043     4.038 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.096     4.135    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X84Y113        LUT6 (Prop_lut6_I5_O)        0.043     4.178 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0/O
                         net (fo=4, routed)           0.250     4.427    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X83Y112        LUT4 (Prop_lut4_I3_O)        0.043     4.470 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_25/O
                         net (fo=1, routed)           0.250     4.720    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X79Y112        LUT6 (Prop_lut6_I5_O)        0.043     4.763 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.763    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.950 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.950    addf1/operator/ltOp_carry__2_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.077 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.373     5.450    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.130     5.580 r  mem_controller3/read_arbiter/data/i__carry_i_3__0/O
                         net (fo=1, routed)           0.256     5.836    addf1/operator/p_1_in[1]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.281     6.117 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.513     6.630    addf1/operator/RightShifterComponent/O[3]
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.120     6.750 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.175     6.925    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X79Y114        LUT4 (Prop_lut4_I0_O)        0.043     6.968 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.303     7.271    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X79Y115        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.950     6.950 r  
                                                      0.000     6.950 r  clk (IN)
                         net (fo=2931, unset)         0.483     7.433    addf1/operator/RightShifterComponent/clk
    SLICE_X79Y115        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.433    
                         clock uncertainty           -0.035     7.397    
    SLICE_X79Y115        FDRE (Setup_fdre_C_R)       -0.295     7.102    addf1/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 -0.168    




