>> "Give it a bit more effort - for the life you want, people you hope to meet, the person you aim to be."
>>
>> â€” A meaningful quote here

# Hi, I'm Lucas (Pháº¡m Quang Há»£p) ðŸ‘‹

ðŸ“« How to reach me: [LinkedIn](www.linkedin.com/in/phamquanghop)

>> -> [[Main Subject](#main-subjects)]  
>> -> [[Projects & Labs](#projects--labs)]  
>> -> [[Courses](#courses)]  

---

# Main Subjects

Here, these are the main subjects organized according to the Digital/Analog IC Design track in my curriculum.

|Order| Course | Year | Semester |
|---|--------|------|----------|
|1| C Programing Language | 2022 | Fall |
|2| Digital Systems  | 2023 | Spring |
|3| Basic Electronic | 2023 | Fall |
|4| Data Communication | 2023 | Fall |
|5| Computer Architecture | 2024 | Spring |
|6| Digital Signal Processing | 2024 | Fall |
|7| FPGA/ASIC Digital System Design | 2024 | Spring |
|8| VLSI Intergrated Circuit Design (CMOS) | 2025 | Spring |
|9| Hardware/Software Codesign | 2025 | Spring |

---

# Projects & Labs

| Topic | | Project | Year |
|------:|-|---------|------|
| RTL Design |  |  |  |
|  |1| [Implement_FFT_8point_on_FPGA](https://github.com/QuangHop-dev/Implement_FFT_8point_on_FPGA) | 2023 |
|  |2| [Designing a simple 32-bit RISC-V processor](https://github.com/QuangHop-dev/RISC-V_Pipeline_32bit) | 2025 |
|  |3| [Designing a APB2UART Bridge](https://github.com/QuangHop-dev/APB-to-UART) | 2025 |
| Design Verification | | |  |
|  |4| [Synchronous FIFO Design and Verification](https://github.com/QuangHop-dev/Sync_FIFO_Design-and-Verification) | 2023 | 
|  |5| [Verification of AXI Slave Memory using UVM](https://github.com/QuangHop-dev/Verification_of_AXI-Memory_using_UVM) | 2026 |
|  |6| [UART Design and Verification using UVM](https://github.com/QuangHop-dev/UART_Verification_using_UVM) | 2025 |
| Analog Circuit Design | | | |
|  |7| 1.6-GHz PLL design | 2024 | 
| Custom IC Design and Layout | | | |
|  |8| 8x8 SRAM 6T array design and layout | 2024 |

---

# Online Courses by Udemy Platform

| Course | Year | Semester |
|--------|------|----------|
| Verification series (1-7) focusing in-depth on SV/UVM by Kumar Khandagle | 2026 | Spring |
| ASIC Synthesis-STA-Physical Design(PD):Cadence+Synopsys flow by  | 2025 | Fall |
| VSD - Static Timing Analysis Series (1-2) by Kunal Ghosh | 2026 | Spring |

---
