Fault tolerant and fault testable hardware design
