# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
COLORTERM=truecolor
TERM_PROGRAM_VERSION=1.89.1
RDI_APPROOT=/home/xilinx/software/Vitis/2022.2
PLATFORM=xilinx_vck5000_gen4x8_qdma_2_202220_1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/45
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/xilinx/software/Vitis/2022.2/bin
LC_ADDRESS=hr_HR.UTF-8
XILINX_VIVADO=/home/xilinx/software/Vivado/2022.2
LC_NAME=hr_HR.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/home/xilinx/software
RDI_PATCHROOT=
LC_MONETARY=hr_HR.UTF-8
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o
PWD=/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers
LOGNAME=francesco.santambrogio
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
VSCODE_GIT_ASKPASS_NODE=/home/users/francesco.santambrogio/.vscode-server/cli/servers/Stable-dc96b837cf6bb4af9cd736aa3af08cf8279f7685/server/node
RDI_PREPEND_PATH=/home/xilinx/software/Vitis/2022.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/users/francesco.santambrogio
SYNTH_COMMON=/home/xilinx/software/Vitis/2022.2/scripts/rt/data
LC_PAPER=hr_HR.UTF-8
LANG=en_US.UTF-8
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/home/xilinx/software/Vitis_HLS/2022.2
GIT_ASKPASS=/home/users/francesco.santambrogio/.vscode-server/cli/servers/Stable-dc96b837cf6bb4af9cd736aa3af08cf8279f7685/server/extensions/git/dist/askpass.sh
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/home/xilinx/license/
RDI_PROG=/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XCL_EMULATION_MODE=hw_emu
SSH_CONNECTION=10.79.250.162 62391 10.79.6.83 22
RT_TCL_PATH=/home/xilinx/software/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=-w
XILINX_SDK=/home/xilinx/software/Vitis/2022.2
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XDG_SESSION_CLASS=user
MAKEFLAGS=w -- PLATFORM=xilinx_vck5000_gen4x8_qdma_2_202220_1 TARGET=hw
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
LC_IDENTIFICATION=hr_HR.UTF-8
TERM=xterm-256color
USER=francesco.santambrogio
MAKE_TERMERR=/dev/pts/45
XILINX_PLANAHEAD=/home/xilinx/software/Vitis/2022.2
VSCODE_GIT_IPC_HANDLE=/run/user/1148/vscode-git-b157e4d850.sock
RDI_BASEROOT=/home/xilinx/software/Vitis
RDI_TPS_ROOT=/home/xilinx/software/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/home/xilinx/software/Vitis/2022.2/data
SHLVL=3
MAKELEVEL=2
LC_TELEPHONE=hr_HR.UTF-8
LC_MEASUREMENT=hr_HR.UTF-8
XILINX_VIVADO_HLS=/home/xilinx/software/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=2394
LD_LIBRARY_PATH=/home/xilinx/software/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/home/xilinx/software/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o/Ubuntu:/home/xilinx/software/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/home/xilinx/software/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1148
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
SSH_CLIENT=10.79.250.162 62391 22
LC_TIME=hr_HR.UTF-8
TCL_LIBRARY=/home/xilinx/software/Vitis/2022.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
VSCODE_GIT_ASKPASS_MAIN=/home/users/francesco.santambrogio/.vscode-server/cli/servers/Stable-dc96b837cf6bb4af9cd736aa3af08cf8279f7685/server/extensions/git/dist/askpass-main.js
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
BROWSER=/home/users/francesco.santambrogio/.vscode-server/cli/servers/Stable-dc96b837cf6bb4af9cd736aa3af08cf8279f7685/server/bin/helpers/browser.sh
PATH=/home/xilinx/software/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/xilinx/software/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/xilinx/software/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin/bin:/home/xilinx/software/Vitis/2022.2/bin:/home/xilinx/software/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/home/xilinx/software/Vivado/2022.2/bin:/opt/xilinx/xrt/bin:/home/xilinx/software/Vitis_HLS/2022.2/bin:/home/xilinx/software/Vitis/2022.2/gnu/microblaze/lin/bin:/home/xilinx/software/Vitis/2022.2/gnu/arm/lin/bin:/home/xilinx/software/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/home/xilinx/software/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/home/xilinx/software/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/xilinx/software/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/home/xilinx/software/Vitis/2022.2/aietools/bin:/home/xilinx/software/DocNav:/home/users/francesco.santambrogio/.vscode-server/cli/servers/Stable-dc96b837cf6bb4af9cd736aa3af08cf8279f7685/server/bin/remote-cli:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/xilinx/software/Vitis/2022.2/scripts/rt/data
HDI_APPROOT=/home/xilinx/software/Vitis/2022.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1148/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/xilinx/software/Vitis/2022.2/tps/isl
LC_NUMERIC=hr_HR.UTF-8
XILINX_VITIS=/home/xilinx/software/Vitis/2022.2
OLDPWD=/home/xilinx/software/Vitis/2022.2/bin
TARGET=hw
TERM_PROGRAM=vscode
VSCODE_IPC_HOOK_CLI=/run/user/1148/vscode-ipc-ba12ca74-2a13-454b-ae2f-902bbdf54e4c.sock
_=/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45879
XILINX_CD_SESSION=b441cec2-c63e-44fa-b2e2-9fee16576408


V++ command line:
------------------------------------------
/home/xilinx/software/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ --platform xilinx_vck5000_gen4x8_qdma_2_202220_1 -t hw -s -g --kernel setup_marginal_aie -c -o setup_marginal_aie_hw.xo setup_marginal_aie.cpp 

FINAL PROGRAM OPTIONS
--compile
--debug
--input_files setup_marginal_aie.cpp
--kernel setup_marginal_aie
--optimize 0
--output setup_marginal_aie_hw.xo
--platform xilinx_vck5000_gen4x8_qdma_2_202220_1
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
--platform xilinx_vck5000_gen4x8_qdma_2_202220_1 
-t hw 
-s 
-g 
--kernel setup_marginal_aie 
-c 
-o setup_marginal_aie_hw.xo 
setup_marginal_aie.cpp 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_vck5000_gen4x8_qdma_2_202220_1/xilinx_vck5000_gen4x8_qdma_2_202220_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 31 May 2024 12:47:04
------------------------------------------
step: performing high-level synthesis for kernel:setup_marginal_aie
timestamp: 31 May 2024 12:47:59
launch dir: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie
cmd: vitis_hls -f /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/setup_marginal_aie_hw/setup_marginal_aie/setup_marginal_aie.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 31 May 2024 12:47:59
output: /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/_x/reports/setup_marginal_aie_hw/system_estimate_setup_marginal_aie_hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 31 May 2024 12:47:59
