INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/ip/axi4_lite_register_module_0/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/ip/axi4_lite_register_module_0/sim/axi4_lite_register_module_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ipshared/db16/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/sim/debug_interconnect_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_xbar_0/sim/debug_interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_1_0/sim/debug_interconnect_image_loader_module_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_image_loader_module_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/sim/debug_interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect
INFO: [VRFC 10-311] analyzing module debug_interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_82BPE0
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_7Y4T3P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1P9CTX7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2458] undeclared symbol s_axi_awaddr, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:85]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awprot, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:86]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:87]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:88]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:89]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wstrb, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:90]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:91]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:92]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bresp, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:93]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:94]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:95]
INFO: [VRFC 10-2458] undeclared symbol s_axi_araddr, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:96]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arprot, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:97]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:98]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:99]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:100]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rresp, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:101]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:102]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:103]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dual_port_AXI_Native_bram' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/7481/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_0/sim/PL_NN_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_1/sim/PL_NN_perceptron_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_perceptron_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_2/sim/PL_NN_perceptron_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_perceptron_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/8060/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_axi4_lite_layer_conn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_PL_NN_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_PL_NN_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PL_NN_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/sim/PL_NN_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_xbar_0/sim/PL_NN_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/db16/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
WARNING: [VRFC 10-3609] overwriting previous definition of module 'image_loader_module' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/db16/image_loader_module.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_1/sim/PL_NN_image_loader_module_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_image_loader_module_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4_lite_register_module' [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl/axi4_lite_register_module.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dual_port_AXI_Native_bram' [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
WARNING: [VRFC 10-3609] overwriting previous definition of module 'image_loader_module' [C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
WARNING: [VRFC 10-3609] overwriting previous definition of module 'perceptron' [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug_interconnect/hdl/debug_interconnect_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/rtl/axi4_lite_final_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardmax
WARNING: [VRFC 10-3676] redeclaration of ansi port 'maxA' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'compA' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'maxElem' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'compElem' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'z' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4_lite_layer_connector' [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_tb
WARNING: [VRFC 10-3248] data object 'start' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:64]
WARNING: [VRFC 10-3703] second declaration of 'start' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:64]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module_dad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_axi_read_write_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron_tb
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:113]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:123]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:124]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:125]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:126]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:127]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:128]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:129]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:130]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:131]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:132]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:133]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:134]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:135]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:136]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:137]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:138]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:139]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:140]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:111]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:145]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:147]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:148]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:150]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:151]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:156]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector_tb
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:6]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:7]
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol resetn, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:45]
INFO: [VRFC 10-2458] undeclared symbol a_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:46]
INFO: [VRFC 10-2458] undeclared symbol a_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:47]
WARNING: [VRFC 10-2938] 'start' is already implicitly declared on line 6 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:50]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 7 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:51]
WARNING: [VRFC 10-2938] 'done' is already implicitly declared on line 26 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:71]
WARNING: [VRFC 10-2938] 'resetn' is already implicitly declared on line 44 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:72]
WARNING: [VRFC 10-2938] 'a_tdata' is already implicitly declared on line 45 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:73]
WARNING: [VRFC 10-2938] 'a_tvalid' is already implicitly declared on line 46 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:74]
WARNING: [VRFC 10-2938] 'a_tready' is already implicitly declared on line 47 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:182]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:183]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:180]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:205]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_bram_ctrl_0'
