# overview

This project is a 32-bit RISC-V CPU design for FPGA.
The CPU is divided to two main components, a datapath and a control unit.

# Getting started 

this project is developed using MyHDL library in python.

 - pip install myhdl 

for further information abou the installtion check out the following link

http://www.myhdl.org/start/installation.html
