$date
	Tue Dec  1 16:21:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module homework8_c_tb $end
$var wire 1 ! F $end
$var reg 1 " X $end
$var reg 1 # Y $end
$var reg 1 $ Z $end
$scope module DUT $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$var wire 1 % XOR1 $end
$var wire 1 & OR2 $end
$var wire 1 ' OR1 $end
$var wire 1 ( NOTX $end
$var wire 1 ! F $end
$scope module U0 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ' F1 $end
$upscope $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 ( F1 $end
$upscope $end
$scope module U2 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % F1 $end
$upscope $end
$scope module U3 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & F1 $end
$upscope $end
$scope module U4 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! F1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
1&
0%
0$
0#
0"
1!
$end
#10000
0!
1%
1$
#20000
1'
0$
1#
#30000
1!
0%
1$
#40000
0!
0&
0(
0$
0#
1"
#50000
1&
0!
1%
1$
#60000
0$
1#
#70000
0&
0!
0%
1$
#80000
