m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dR:/intelFPGA/16.1/Verilog/booth_multiplier
vcount_odd_even
!s110 1523383212
!i10b 1
!s100 KOD_j5H?5h:F?YozDCk>73
I15<ZOD@9nd396Z]HS1=S;3
VDg1SIo80bB@j0V0VzS_@n1
dR:/intelFPGA/16.1/Verilog/counters
w1523383207
8count_odd_even.v
Fcount_odd_even.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1523383212.000000
!s107 count_odd_even.v|
!s90 -reportprogress|300|count_odd_even.v|
!i113 1
tCvgOpt 0
