$date
	Mon Aug 25 09:05:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! count_value [3:0] $end
$var wire 7 " seg [6:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ reset_n $end
$var wire 7 % seg [6:0] $end
$var wire 4 & count_value [3:0] $end
$scope module contador $end
$var wire 1 # clk $end
$var wire 1 $ reset_n $end
$var reg 4 ' count [3:0] $end
$upscope $end
$scope module display $end
$var wire 4 ( bin [3:0] $end
$var reg 7 ) seg [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 )
b0 (
b0 '
b0 &
b1000000 %
0$
0#
b1000000 "
b0 !
$end
#10000
b1111001 "
b1111001 %
b1111001 )
b1 !
b1 &
b1 '
b1 (
1#
1$
#20000
0#
#30000
b100100 "
b100100 %
b100100 )
b10 !
b10 &
b10 '
b10 (
1#
#40000
0#
#50000
b110000 "
b110000 %
b110000 )
b11 !
b11 &
b11 '
b11 (
1#
#60000
0#
#70000
b11001 "
b11001 %
b11001 )
b100 !
b100 &
b100 '
b100 (
1#
#80000
0#
#90000
b10010 "
b10010 %
b10010 )
b101 !
b101 &
b101 '
b101 (
1#
#100000
0#
#110000
b10 "
b10 %
b10 )
b110 !
b110 &
b110 '
b110 (
1#
#120000
0#
#130000
b1111000 "
b1111000 %
b1111000 )
b111 !
b111 &
b111 '
b111 (
1#
#140000
0#
#150000
b0 "
b0 %
b0 )
b1000 !
b1000 &
b1000 '
b1000 (
1#
#160000
0#
#170000
b10000 "
b10000 %
b10000 )
b1001 !
b1001 &
b1001 '
b1001 (
1#
#180000
0#
#190000
b1000 "
b1000 %
b1000 )
b1010 !
b1010 &
b1010 '
b1010 (
1#
#200000
0#
#210000
b11 "
b11 %
b11 )
b1011 !
b1011 &
b1011 '
b1011 (
1#
