Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 15 23:17:31 2020
| Host         : DESKTOP-B2I46DP running 64-bit major release  (build 9200)
| Command      : report_methodology -file custom_Ip_design_wrapper_methodology_drc_routed.rpt -pb custom_Ip_design_wrapper_methodology_drc_routed.pb -rpx custom_Ip_design_wrapper_methodology_drc_routed.rpx
| Design       : custom_Ip_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[0]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[10]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[11]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[12]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[13]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[14]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[15]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[1]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[2]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[3]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[4]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[5]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[6]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[7]/CLR, custom_Ip_design_i/FirstIP_PWM_0/U0/FirstIP_PWM_v1_0_S00_AXI_inst/counter_reg[8]/CLR (the first 15 of 17 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on pwm_0 relative to clock(s) clk_fpga_0
Related violations: <none>


