{
    "@graph": [
        {
            "@id": "gnd:1055079742",
            "sameAs": "Woods, Roger"
        },
        {
            "@id": "gnd:108994585X",
            "sameAs": "Weikum, Gerhard"
        },
        {
            "@id": "gnd:121317617",
            "sameAs": "Nierstrasz, Oscar"
        },
        {
            "@id": "gnd:121536688",
            "sameAs": "Pandu Rangan, C."
        },
        {
            "@id": "gnd:136083811",
            "sameAs": "Mattern, Friedemann"
        },
        {
            "@id": "gnd:13613887X",
            "sameAs": "Kleinberg, Jon"
        },
        {
            "@id": "gnd:4048717-9",
            "sameAs": "Computerarchitektur"
        },
        {
            "@id": "gnd:4306238-6",
            "sameAs": "Rekonfiguration"
        },
        {
            "@id": "gnd:4347749-5",
            "sameAs": "Field programmable gate array"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1647386128",
            "@type": "bibo:Conference",
            "P1053": "Online-Ressource (digital)",
            "http://purl.org/dc/elements/1.1/contributor": [
                "Bouganis, Christos",
                "Diniz, Pedro C.",
                "Kittler, Josef",
                "Kanade, Takeo",
                "Steffen, Bernhard",
                "Vardi, Moshe Y.",
                "Naor, Moni",
                "Compton, Katherine",
                "Tygar, Doug",
                "Mitchell, John C.",
                "Terzopoulos, Demetri",
                "Hutchison, David",
                "Sudan, Madhu"
            ],
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(doi)10.1007/978-3-540-78610-8",
                "(isbn13)9783540786108",
                "(ppn)1647386128",
                "(firstid)BSZ:28609729X"
            ],
            "publisher": "Springer Berlin Heidelberg",
            "subject": [
                "Computer hardware",
                "(classificationName=loc)QA75.5-76.95",
                "Computer Science",
                "(classificationName=ddc-dbn)620",
                "Electronic digital computers",
                "(classificationName=ddc-dbn)004",
                "Microprocessors.",
                "Computer system performance",
                "Computer network architectures",
                "(classificationName=ddc)621.395",
                "Computer systems.",
                "(classificationName=bk, id=106410903)54.31 - Rechnerarchitektur",
                "(classificationName=linsearch:mapping)inf",
                "Computer vision",
                "(classificationName=loc)TK7885-7895",
                "Computer networks .",
                "(classificationName=rvk)SS 4800",
                "Computer science",
                "Field programmable gate arrays",
                "Computers.",
                "Computer architecture.",
                "Computer Communication Networks",
                "Adaptive computing systems",
                "(classificationName=loc)QA76.9.A3"
            ],
            "title": "Reconfigurable Computing: Architectures, Tools and Applications : 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008. Proceedings",
            "abstract": "Keynotes -- Synthesizing FPGA Circuits from Parallel Programs -- From Silicon to Science: The Long Road to Production Reconfigurable Supercomputing -- The von Neumann Syndrome and the CS Education Dilemma -- Programming and Compilation -- Optimal Unroll Factor for Reconfigurable Architectures -- Programming Reconfigurable Decoupled Application Control Accelerator for Mobile Systems -- DNA and String Processing Applications -- DNA Physical Mapping on a Reconfigurable Platform -- Hardware BLAST Algorithms with Multi-seeds Detection and Parallel Extension -- Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs -- Scientific Applications -- A Custom Processor for a TDMA Solver in a CFD Application -- A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation -- Reconfigurable Computing Hardware and Systems -- Physical Design of FPGA Interconnect to Prevent Information Leakage -- Symmetric Multiprocessor Design for Hybrid CPU/FPGA SoCs -- Run-Time Adaptable Architectures for Heterogeneous Behavior Embedded Systems -- Image Processing -- FPGA-Based Real-Time Super-Resolution on an Adaptive Image Sensor -- A Parallel Hardware Architecture for Image Feature Detection -- Reconfigurable HW/SW Architecture of a Real-Time Driver Assistance System -- Run-Time Behavior -- A New Self-managing Hardware Design Approach for FPGA-Based Reconfigurable Systems -- A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processor -- Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens -- Instruction Set Extension -- ARISE Machines: Extending Processors with Hybrid Accelerators -- The Instruction-Set Extension Problem: A Survey -- Random Number Generation and Financial Computation -- An FPGA Run-Time Parameterisable Log-Normal Random Number Generator -- Multivariate Gaussian Random Number Generator Targeting Specific Resource Utilization in an FPGA -- Exploring Reconfigurable Architectures for Binomial-Tree Pricing Models -- Posters -- Hybrid-Mode Floating-Point FPGA CORDIC Co-processor -- Multiplier-Based Double Precision Floating Point Divider According to the IEEE-754 Standard -- Creating the World\u2019s Largest Reconfigurable Supercomputing System Based on the Scalable SGI\u00ae Altix\u00ae 4700 System Infrastructure and Benchmarking Life-Science Applications -- Highly Efficient Structure of 64-Bit Exponential Function Implemented in FPGAs -- A Framework for the Automatic Generation of Instruction-Set Extensions for Reconfigurable Architectures -- PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications -- Stream Transfer Balancing Scheme Utilizing Multi-path Routing in Networks on Chip -- Efficiency of Dynamic Reconfigurable Datapath Extensions \u2013 A Case Study -- Online Hardware Task Scheduling and Placement Algorithm on Partially Reconfigurable Devices -- Data Reallocation by Exploiting FPGA Configuration Mechanisms -- A Networked, Lightweight and Partially Reconfigurable Platform -- Neuromolecularware \u2013 A Bio-inspired Evolvable Hardware and Its Application to Medical Diagnosis -- An FPGA Configuration Scheme for Bitstream Protection -- Lossless Compression for Space Imagery in a Dynamically Reconfigurable Architecture.",
            "contributor": [
                "gnd:136083811",
                "gnd:1055079742",
                "gnd:108994585X",
                "gnd:13613887X",
                "gnd:121536688",
                "gnd:121317617"
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SCS",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXCS",
                "(collectioncode)ZDB-2-LNC"
            ],
            "issued": "2008",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": [
                {
                    "@id": "gnd:4306238-6"
                },
                {
                    "@id": "gnd:4347749-5"
                },
                {
                    "@id": "gnd:4048717-9"
                }
            ],
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9783540786092.pdf",
            "volume": "4943",
            "isLike": "doi:10.1007/978-3-540-78610-8",
            "P30128": [
                "B\u00fccher",
                "Lecture Notes in Computer Science",
                "SpringerLink"
            ],
            "P60163": "Berlin, Heidelberg"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "contributor": {
            "@id": "http://purl.org/dc/terms/contributor",
            "@type": "@id"
        },
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "description": "http://purl.org/dc/elements/1.1/description",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "volume": "http://purl.org/ontology/bibo/volume",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "title": "http://purl.org/dc/elements/1.1/title",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "issued": "http://purl.org/dc/terms/issued",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}