module clock_divider (
    input logic clk_in,          // 50 MHz input clock
    input logic reset,           // Reset signal
    output logic clk_out         // 1 Hz output clock
);

    logic [25:0] counter;        // 26-bit counter to divide the clock

    always_ff @(posedge clk_in or posedge reset) begin
        if (reset) begin
            counter <= 0;
            clk_out <= 0;
        end else if (counter == 50000000 - 1) begin
            counter <= 0;
            clk_out <= ~clk_out;
        end else begin
            counter <= counter + 1;
        end
    end
endmodule
