3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
3	 d:/rtl_fpga/sd3/verilog/aula-56_i2c/i2c_slave.v
