{
    "vlsi.builtins.is_complete": false,
    "synthesis.outputs.output_files": [
        "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "src/dot_product.v"
    ],
    "synthesis.inputs.top_module": "dot_product",
    "synthesis.outputs.sdc": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdf"
}