# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 1024 0.01 1728 464448 20.5148 936.741 629.24 1586.55 1586.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 1024 0.01 608 462912 21.1914 328.567 629.094 978.9 978.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 1024 0.03 1024 455520 20.5189 543.404 629.176 1193.14 1193.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 1024 0.05 864 445152 20.515 448.216 629.119 1097.9 1097.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 1024 0.1 960 422016 20.4987 801.159 629.166 1450.87 1450.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 1024 0.3 928 354528 20.5135 698.816 629.615 1348.99 1349.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 1024 0.5 832 253632 20.5097 465.721 629.231 1115.51 1115.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 1024 1 160 218688 20.4826 81.4613 629.265 731.253 731.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.01 6976 451584 86.7227 14676.1 2607.52 17370.5 17370.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.01 2464 445632 88.7155 5132.24 2642.1 7863.15 7863.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.03 4096 415776 94.7252 7966.08 2800.16 10861.1 10861.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.05 3296 375744 102.04 5800.12 3014.82 8917.1 8917.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 4096 0.1 3904 281184 118.94 9041.25 3523.05 12683.3 12683.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 4096 0.3 928 214080 131.194 1863.42 3882.89 5877.6 5877.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.03 2112 464736 20.5207 1147.61 629.159 1797.35 1797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.05 768 462432 20.5001 415.507 629.123 1065.18 1065.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.1 960 456672 20.5372 512.82 629.158 1162.56 1162.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.3 928 439776 20.548 476.517 629.179 1126.29 1126.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.5 832 414624 20.5082 695.249 629.188 1344.99 1345.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 1 160 405792 20.5121 136.444 629.087 786.086 786.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.03 8384 453312 86.7692 17774.5 2599.11 20460.5 20460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.05 3072 444000 89.0961 6390.62 2649.03 9128.84 9128.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.1 3680 421632 93.5938 7269.33 2769.07 10132.1 10132.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.3 928 404736 96.7812 1759.48 2859.81 4716.18 4716.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.1 2368 465024 20.5306 1286.56 634.79 1941.93 1941.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.3 864 461088 20.5132 466.415 634.71 1121.69 1121.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.5 768 455424 20.5328 408.74 634.764 1064.09 1064.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 1 160 453120 20.5062 84.8445 634.788 740.185 740.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.1 9408 454272 87.5339 19973.6 2591.2 22652.5 22652.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.3 384 452544 87.2005 813.26 2600.26 3500.8 3500.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.01 6144 393984 97.1155 11320.5 2917.31 14335 14335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 6.4e-05 4096 0.01 2656 362016 104.925 4504.09 3088.88 7697.99 7698.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 6.4e-05 4096 0.03 4096 212832 131.03 7186.7 3896.96 11214.8 11215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.01 1728 463392 20.5226 937.153 628.511 1586.24 1586.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.01 608 461568 20.5132 328.321 628.45 977.332 977.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.03 1024 452256 20.5273 541.859 628.422 1190.85 1190.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.05 864 439392 20.9284 443.42 628.434 1092.83 1092.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.1 960 410496 20.5173 786.478 628.408 1435.45 1435.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.3 928 326400 20.5054 639.414 628.386 1288.35 1288.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.5 832 200736 20.5145 364.404 628.452 1013.42 1013.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 1 160 157056 20.5147 57.8478 628.394 706.8 706.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.01 6976 447456 87.1532 14617.2 2631.16 17335.7 17335.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.01 2464 439968 89.9209 5083.89 2675.14 7849.06 7849.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.03 4096 402720 97.1122 7745.98 2871.26 10714.5 10714.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.05 3296 352800 106.439 5463.73 3139.2 8709.48 8709.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 4096 0.1 3904 234720 127.741 7476.9 3773.02 11377.8 11377.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 4096 0.3 928 151008 141.9 1279.13 4222.36 5643.49 5643.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.03 2112 463776 20.5271 1149.3 631.154 1801.03 1801.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.05 768 460896 20.5143 414.7 631.098 1066.36 1066.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.1 960 453696 20.5342 510.613 631.115 1162.31 1162.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 0.3 928 432672 20.5129 794.323 631.098 1445.98 1446.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 0.5 832 401280 20.4816 670.93 631.15 1322.61 1322.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 1 160 390336 20.5052 130.146 631.17 781.867 781.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.03 8384 449472 87.6322 17641.4 2617.09 20346.2 20346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.05 3072 437856 90.4928 6307.4 2686.21 9084.2 9084.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.1 3680 410016 95.845 7086.17 2829.87 10012 10012.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 4096 0.3 928 388896 99.4866 2896.56 2942.24 5938.37 5938.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.01 1568 444384 20.5277 815.507 628.4 1464.49 1464.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.01 672 434208 20.4737 341.45 628.311 990.277 990.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.03 1024 387168 20.5441 790.617 628.354 1439.56 1439.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.05 864 321600 20.5107 558.456 628.324 1207.33 1207.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 1024 0.1 960 174528 20.5125 345.096 628.329 993.982 994.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.01 6304 370752 102.036 10933 3040.01 14075.2 14075.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 4096 0.01 2656 329664 111.48 4101.32 3259.64 7472.53 7472.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.000256 4096 0.03 4096 139008 144.231 4567.23 4283 8994.56 8994.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.01 2752 458016 20.518 1477.16 630.797 2128.53 2128.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.03 960 446880 20.521 501.736 630.708 1153.01 1153.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 1024 0.05 832 430944 20.6688 419.705 630.7 1071.12 1071.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 0.1 960 394560 20.5065 732.563 630.759 1383.88 1383.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 0.3 928 287520 20.5117 547.258 630.725 1198.54 1198.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 0.5 832 127488 20.5212 220.88 631.116 872.567 872.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 1024 1 160 71904 20.5229 24.4715 630.69 675.728 675.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.01 11040 425760 99.6196 22048.8 2978.25 25126.9 25127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.03 3680 383040 100.63 6614.42 2984.63 9699.78 9699.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.001024 4096 0.05 3488 315360 112.855 5165.37 3339.69 8618.01 8618.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 4096 0.1 3680 172896 138.379 5106.19 4104.64 9349.32 9349.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 300 0.001024 4096 0.3 928 65184 157.568 503.768 4683.46 5344.89 5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.1 2656 465216 20.5246 1445.94 629.121 2095.64 2095.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.3 928 461760 20.6476 502.831 629.152 1152.68 1152.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.5 832 456576 20.5267 445.546 629.128 1095.25 1095.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 1 128 455136 20.5229 68.2687 629.099 717.938 717.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.1 10208 455616 89.226 21759.1 2659.43 24507.9 24508.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.5 2016 465408 21.1825 1098.36 629.046 1748.64 1748.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 4096 0.5 2048 465312 85.3207 4447.72 2532.13 7065.26 7065.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 1024 3 352 467808 20.523 192.372 628.649 841.596 841.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 4096 3 352 467808 84.9895 767.714 2522.04 3374.84 3374.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.03 2368 464928 20.5353 1286.12 630.804 1937.51 1937.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.05 864 462624 20.5203 468.085 630.653 1119.31 1119.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.1 1024 457344 20.5474 547.605 630.689 1198.89 1198.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.3 1024 441504 20.5182 528.294 630.787 1179.65 1179.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 1024 0.5 864 419328 20.5054 721.359 630.774 1372.69 1372.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 1024 1 128 412992 20.5111 109.967 630.87 761.395 761.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.03 9408 453888 87.6238 19975 2603.06 22665.8 22665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.05 3488 444768 88.8999 7280.26 2658.23 10027.5 10027.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.1 4096 423456 93.0666 8146.84 2766.7 11006.7 11006.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.3 640 413472 95.1453 1241.54 2837.07 4173.86 4173.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.1 2656 465120 20.5268 1444.59 634.597 2099.77 2099.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.3 928 461472 20.5148 501.939 634.513 1157.01 1157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.5 832 456192 20.5377 444.508 634.571 1099.66 1099.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 1 128 454752 20.5107 68.1203 634.606 723.281 723.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 4096 0.1 10208 455232 89.3421 21758.6 2667.13 24515.3 24515.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 1024 0.5 2016 465312 20.5377 1097.83 629.27 1747.69 1747.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 4096 0.5 2048 465216 85.1477 4450.65 2532.59 7068.49 7068.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.02 1952 464160 20.5312 1060.79 628.48 1709.86 1709.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.03 704 461664 20.6222 380.274 628.335 1029.28 1029.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.05 960 456192 20.5414 512.794 628.388 1161.77 1161.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 0.1 1056 444096 20.5153 548.43 628.361 1197.36 1197.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 1024 0.3 1024 408864 20.5066 842.333 628.423 1491.31 1491.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 1024 0.5 864 360000 20.5114 646.214 628.529 1295.31 1295.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 1024 1 128 346080 20.5107 95.2505 628.567 744.375 744.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.02 7904 450432 89.4568 16661.7 2615.27 19366.5 19366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.03 2880 440544 89.8955 5936.98 2668.38 8695.35 8695.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.05 3680 419424 93.9217 7238.91 2781.87 10114.8 10114.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 4096 0.1 4288 370080 103.719 7450.83 3046.54 10601.2 10601.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 6.4e-05 4096 0.3 640 348000 107.583 1851.51 3165.08 5124.27 5124.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.05 2656 464832 20.5836 1448.06 628.494 2097.19 2097.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.1 960 462048 20.5058 520.885 628.4 1169.84 1169.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.3 1024 453216 20.523 544.831 628.359 1193.76 1193.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 0.5 832 441504 20.5722 431.135 628.42 1080.17 1080.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 800 0.000256 1024 1 128 438240 20.613 111.504 628.4 760.562 760.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 4096 0.05 10624 453312 90.2649 22553.9 2685.96 25330.3 25330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 4096 0.1 3680 442752 89.4121 7658.11 2662.97 10410.6 10410.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 4096 0.3 416 439200 90.2108 855.166 2675.34 3620.8 3620.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 1024 0.3 2080 464160 20.662 1134.41 628.746 1783.87 1783.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 1024 0.5 768 461472 20.5087 416.181 629.085 1065.82 1065.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 1024 1 64 460992 20.5353 34.7921 628.597 683.968 684.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.001024 4096 0.3 3488 461088 85.9692 7530.23 2565.95 10182.2 10182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 1 1024 466176 20.5332 559.303 629.111 1209 1209.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 4096 1 1056 466080 84.949 2296.8 2530.59 4912.44 4912.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 1024 3 352 468000 20.4907 191.773 629.092 841.405 841.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 4096 3 416 467904 84.9674 905.463 2521.27 3511.8 3511.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 1024 10 128 468384 20.5271 69.7716 630.692 721.043 721.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 4096 10 224 468288 84.9419 488.163 2518.96 3092.16 3092.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.2 2080 464640 20.5353 1131.35 629.307 1781.24 1781.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.5 768 460992 20.5083 414.513 629.191 1064.26 1064.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 1 256 458688 20.5294 137.429 629.299 787.304 787.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 4096 0.2 5120 458880 85.5844 10973.4 2577.75 13636.8 13636.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 1024 1 1024 466176 20.5198 558.778 629.084 1208.44 1208.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 4096 1 1056 466080 85.1324 2295.1 2530.4 4910.73 4910.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 1024 3 352 468000 20.523 191.799 628.619 840.995 841.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 4096 3 416 467904 84.9897 906.529 2521.07 3512.68 3512.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.1 2080 464544 20.5229 1130.64 629.317 1780.54 1780.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.2 832 461280 20.4854 449.212 629.195 1098.94 1098.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.5 800 453600 20.5309 423.928 629.288 1073.79 1073.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 1 256 448512 20.5164 134.012 629.176 783.748 783.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 4096 0.1 8192 452448 87.211 17338.9 2609.99 20036.3 20036.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 4096 0.2 1024 448512 88.014 2149.31 2631.32 4868.74 4868.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 1024 0.5 1792 464160 20.6725 974.554 629.073 1624.36 1624.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 1024 1 128 463680 20.5065 69.6074 629.125 719.287 719.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 4096 0.5 2080 463488 85.6214 4505.64 2541.93 7133.28 7133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 1024 2 512 467328 20.5305 279.69 629.17 929.44 929.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 4096 2 544 467232 85.0364 1184.45 2530.16 3799.74 3799.84
