Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 29 18:49:50 2023
| Host         : A3PORT93699 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file red_iterativa_comparadores_timing_summary_routed.rpt -pb red_iterativa_comparadores_timing_summary_routed.pb -rpx red_iterativa_comparadores_timing_summary_routed.rpx -warn_on_violation
| Design       : red_iterativa_comparadores
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.067ns  (logic 5.455ns (30.195%)  route 12.612ns (69.805%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  X_IBUF[8]_inst/O
                         net (fo=2, routed)           3.898     5.352    X_IBUF[8]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     5.476 r  S_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           2.050     7.526    S_OBUF[0]_inst_i_9_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.650 r  S_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           1.639     9.289    S_OBUF[0]_inst_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.413 r  S_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.666    11.079    S_OBUF[0]_inst_i_4_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.203 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.359    14.562    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    18.067 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.067    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 5.943ns (45.607%)  route 7.088ns (54.393%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  X_IBUF[1]_inst/O
                         net (fo=3, routed)           1.069     2.531    X_IBUF[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.150     2.681 r  S_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.853     3.534    S_OBUF[1]_inst_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.326     3.860 r  S_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           2.137     5.997    S_OBUF[1]_inst_i_3_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I2_O)        0.148     6.145 r  S_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.872     7.017    S_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.328     7.345 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.157     9.501    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.031 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.031    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 5.461ns (42.585%)  route 7.362ns (57.415%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  X_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     3.127    X_IBUF[2]
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.124     3.251 r  S_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.857     4.107    S_OBUF[2]_inst_i_4_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.231 f  S_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.702     5.933    S_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.057 r  S_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           0.510     6.567    S_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.691 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.631     9.322    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.823 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.823    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[15]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.320ns  (logic 1.500ns (45.180%)  route 1.820ns (54.820%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  X[15] (IN)
                         net (fo=0)                   0.000     0.000    X[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  X_IBUF[15]_inst/O
                         net (fo=3, routed)           1.239     1.464    X_IBUF[15]
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.509 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.089    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.320 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.320    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[15]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.522ns  (logic 1.471ns (41.780%)  route 2.050ns (58.220%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  X[15] (IN)
                         net (fo=0)                   0.000     0.000    X[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  X_IBUF[15]_inst/O
                         net (fo=3, routed)           1.240     1.465    X_IBUF[15]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.510 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.810     2.320    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.522 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.522    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.837ns  (logic 1.515ns (39.474%)  route 2.323ns (60.526%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  X_IBUF[4]_inst/O
                         net (fo=3, routed)           0.512     0.731    X_IBUF[4]
    SLICE_X2Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.776 r  S_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.693     1.469    S_OBUF[0]_inst_i_4_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.514 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.117     2.632    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.837 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.837    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





