Timing Analyzer report for PVP
Sun Aug 08 16:37:58 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PVP                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.4%      ;
;     Processor 3            ;   9.8%      ;
;     Processor 4            ;   6.7%      ;
;     Processors 5-8         ;   5.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Aug 08 16:37:53 2021 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 78.46 MHz ; 78.46 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 84.74 MHz ; 84.74 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.254 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.336 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.721 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.668 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.720  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.460 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 5.330      ;
; 6.843 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.949     ; 8.988      ;
; 7.491 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 8.298      ;
; 7.586 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.949     ; 8.245      ;
; 7.595 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 8.195      ;
; 7.724 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.944     ; 8.112      ;
; 7.756 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 8.033      ;
; 7.797 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.993      ;
; 7.809 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.978      ;
; 7.850 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.939      ;
; 7.868 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.921      ;
; 7.913 ; hex_high[1]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.876      ;
; 7.925 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.865      ;
; 7.949 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.841      ;
; 7.950 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.840      ;
; 7.985 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.804      ;
; 7.994 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.796      ;
; 7.996 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.791      ;
; 8.010 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.972     ; 7.798      ;
; 8.020 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.767      ;
; 8.023 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.766      ;
; 8.031 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.759      ;
; 8.079 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.711      ;
; 8.087 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.702      ;
; 8.097 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.692      ;
; 8.123 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.666      ;
; 8.162 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 7.663      ;
; 8.194 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.596      ;
; 8.222 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.567      ;
; 8.224 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.565      ;
; 8.229 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.560      ;
; 8.236 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.551      ;
; 8.241 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.549      ;
; 8.264 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.525      ;
; 8.268 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 7.557      ;
; 8.268 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.521      ;
; 8.280 ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.510      ;
; 8.293 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.497      ;
; 8.359 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.430      ;
; 8.374 ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.416      ;
; 8.391 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.398      ;
; 8.400 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.390      ;
; 8.420 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.370      ;
; 8.452 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.337      ;
; 8.459 ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.331      ;
; 8.494 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.296      ;
; 8.545 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.242      ;
; 8.548 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.242      ;
; 8.572 ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.217      ;
; 8.575 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.214      ;
; 8.594 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.195      ;
; 8.601 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.189      ;
; 8.631 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.158      ;
; 8.645 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.144      ;
; 8.664 ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.126      ;
; 8.688 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.101      ;
; 8.705 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.084      ;
; 8.712 ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 7.078      ;
; 8.732 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.057      ;
; 8.733 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.056      ;
; 8.740 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.049      ;
; 8.748 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.041      ;
; 8.785 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 7.002      ;
; 8.785 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 7.004      ;
; 8.803 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.986      ;
; 8.841 ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.948      ;
; 8.875 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.912      ;
; 8.879 ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.910      ;
; 8.907 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.882      ;
; 8.944 ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.846      ;
; 8.950 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.839      ;
; 8.953 ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.837      ;
; 8.970 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.819      ;
; 8.981 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.808      ;
; 8.990 ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.800      ;
; 8.994 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.796      ;
; 8.996 ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.794      ;
; 9.003 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.786      ;
; 9.042 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.747      ;
; 9.056 ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.734      ;
; 9.061 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.728      ;
; 9.064 ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.726      ;
; 9.075 ; hex_low[5]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.715      ;
; 9.076 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.714      ;
; 9.082 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.705      ;
; 9.085 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.704      ;
; 9.091 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.699      ;
; 9.109 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.680      ;
; 9.119 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.670      ;
; 9.135 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.654      ;
; 9.137 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.650      ;
; 9.142 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.647      ;
; 9.204 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.586      ;
; 9.218 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.993     ; 6.569      ;
; 9.235 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.991     ; 6.554      ;
; 9.285 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.505      ;
; 9.310 ; hex_low[7]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.480      ;
; 9.313 ; hex_low[2]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.477      ;
; 9.315 ; hex_low[3]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.475      ;
; 9.334 ; hex_low[7]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.990     ; 6.456      ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.254 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.250     ;
; 7.318 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.185     ;
; 7.318 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.185     ;
; 7.318 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 12.185     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.322 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 12.186     ;
; 7.346 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.158     ;
; 7.422 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.082     ;
; 7.443 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 12.064     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.444 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 12.066     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.493 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 12.020     ;
; 7.514 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[0]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.990     ;
; 7.518 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|latch_wren1                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.986     ;
; 7.519 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.985     ;
; 7.564 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.941     ;
; 7.564 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.941     ;
; 7.564 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.941     ;
; 7.564 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.941     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.580 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 11.929     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.603 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.903     ;
; 7.648 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.865     ;
; 7.648 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.865     ;
; 7.648 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.865     ;
; 7.648 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.865     ;
; 7.648 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.865     ;
; 7.659 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.847     ;
; 7.663 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.495     ; 11.843     ;
; 7.674 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 11.836     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.748 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.753     ;
; 7.786 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_R1[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.711     ;
; 7.826 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.679     ;
; 7.829 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|mask_L1[2]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.675     ;
; 7.859 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBD_reg[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.645     ;
; 7.901 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.604     ;
; 7.901 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.604     ;
; 7.901 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.604     ;
; 7.930 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.574     ;
; 7.930 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.574     ;
; 7.937 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.567     ;
; 7.937 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.567     ;
; 7.937 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 11.567     ;
; 7.952 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_S01[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.545     ;
; 7.958 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_mux1                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.539     ;
; 7.958 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 11.540     ;
; 7.958 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 11.540     ;
; 8.054 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.445     ;
; 8.054 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|CALL                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.445     ;
; 8.054 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|SC_reg                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.445     ;
; 8.054 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|NZT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 11.445     ;
; 8.066 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.435     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.336 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.078      ;
; 0.345 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.088      ;
; 0.350 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.092      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.136      ;
; 0.395 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.138      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.141      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.144      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.138      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.140      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.149      ;
; 0.410 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.148      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.152      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.413 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.156      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.149      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.149      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.149      ;
; 0.414 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.149      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.150      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.156      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.150      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.157      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.151      ;
; 0.418 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.150      ;
; 0.420 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.155      ;
; 0.427 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.162      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.168      ;
; 0.436 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.171      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.174      ;
; 0.441 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.179      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.173      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.183      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.178      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.175      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.179      ;
; 0.445 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.180      ;
; 0.446 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.184      ;
; 0.446 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.181      ;
; 0.447 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.182      ;
; 0.449 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.184      ;
; 0.450 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.188      ;
; 0.451 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|tx_active                                                                                       ; keyboard:keyboard_inst|tx_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_overwrite                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_active                                                                                                 ; MSC:MSC_inst|p2_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|rx_overwrite                                                                                    ; keyboard:keyboard_inst|rx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|rx_overwrite                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p1_reset_req                                                                                              ; MSC:MSC_inst|p1_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                             ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                                                                                           ; serial:serial_inst|tx_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p1_active                                                                                                 ; MSC:MSC_inst|p1_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_II:CPU_inst|ALU:ALU0|OVF_reg                                                                                   ; RIPTIDE_II:CPU_inst|ALU:ALU0|OVF_reg                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.477 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.205      ;
; 0.494 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.498 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.226      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.519 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.649 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.651 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.657 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.658 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.711 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.744 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.761 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.781 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.787 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.793 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.521      ;
; 0.795 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.801 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.529      ;
; 0.817 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.830 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.123      ;
; 0.836 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.129      ;
; 0.863 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.155      ;
; 0.918 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.921 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.213      ;
; 0.927 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.222      ;
; 0.957 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.960 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 1.002 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.297      ;
; 1.003 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.298      ;
; 1.003 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.298      ;
; 1.009 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.305      ;
; 1.009 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.304      ;
; 1.010 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.305      ;
; 1.054 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.346      ;
; 1.054 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.346      ;
; 1.057 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]         ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.349      ;
; 1.059 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.351      ;
; 1.061 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.070 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.079 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.372      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.721 ; rst                     ; keyboard:keyboard_inst|to_CPU[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.186      ;
; 15.018 ; rst                     ; serial:serial_inst|to_CPU[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.892      ;
; 15.018 ; rst                     ; serial:serial_inst|to_CPU[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.892      ;
; 15.018 ; rst                     ; serial:serial_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.892      ;
; 15.113 ; rst                     ; MSC:MSC_inst|p2_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.774      ;
; 15.113 ; rst                     ; MSC:MSC_inst|p1_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.774      ;
; 15.186 ; rst                     ; MSC:MSC_inst|p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.186 ; rst                     ; MSC:MSC_inst|data_page[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.707      ;
; 15.187 ; rst                     ; MSC:MSC_inst|p1_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|p1_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|prev_p1_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|program_page[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|prev_p1_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.187 ; rst                     ; MSC:MSC_inst|p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.706      ;
; 15.253 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.636      ;
; 15.255 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.631      ;
; 15.256 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 4.622      ;
; 15.256 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 4.622      ;
; 15.256 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 4.623      ;
; 15.257 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 4.622      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.629      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.627      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.627      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.627      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.626      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 4.625      ;
; 15.258 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.627      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.627      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.627      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.627      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.628      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.628      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.628      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.628      ;
; 15.259 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.627      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 1.668 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 2.275      ;
; 2.817 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.120      ;
; 2.817 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.120      ;
; 2.969 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.262      ;
; 2.969 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.262      ;
; 3.054 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.340      ;
; 3.088 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.390      ;
; 3.088 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.390      ;
; 3.299 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.299 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.604      ;
; 3.346 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.648      ;
; 3.346 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.648      ;
; 3.346 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.648      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.357 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.664      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.372 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.647      ;
; 3.485 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.778      ;
; 3.485 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.778      ;
; 3.485 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.778      ;
; 3.699 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.699 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.003      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.897 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.177      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 3.915 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.195      ;
; 4.004 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.277      ;
; 4.004 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.277      ;
; 4.082 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.379      ;
; 4.082 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.379      ;
; 4.082 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.379      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren4                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 4.435      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren3                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 4.435      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren2                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 4.435      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_mux3                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.438      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_mux2                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.438      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.438      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.438      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.437      ;
; 4.165 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.438      ;
; 4.166 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_mux1                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.431      ;
; 4.166 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_R1[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.431      ;
; 4.166 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_S01[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 4.431      ;
; 4.167 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|XEC4                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.442      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 84.06 MHz ; 84.06 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 96.39 MHz ; 96.39 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.106 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.104 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.321 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.986 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.517 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.716  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.106  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 4.684      ;
; 8.310  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.490     ; 7.980      ;
; 8.501  ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.749      ;
; 8.626  ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.627      ;
; 8.805  ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.448      ;
; 8.860  ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.390      ;
; 8.903  ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.347      ;
; 8.925  ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.325      ;
; 8.999  ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.254      ;
; 9.008  ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.245      ;
; 9.011  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.490     ; 7.279      ;
; 9.013  ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.237      ;
; 9.029  ; hex_high[1]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.221      ;
; 9.030  ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.223      ;
; 9.032  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 7.217      ;
; 9.050  ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.484     ; 7.246      ;
; 9.050  ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.203      ;
; 9.065  ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.185      ;
; 9.113  ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.140      ;
; 9.144  ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.109      ;
; 9.182  ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.068      ;
; 9.184  ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.066      ;
; 9.206  ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.044      ;
; 9.207  ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 7.046      ;
; 9.232  ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 7.018      ;
; 9.254  ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.996      ;
; 9.262  ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.988      ;
; 9.265  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.984      ;
; 9.277  ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.976      ;
; 9.283  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.966      ;
; 9.298  ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.952      ;
; 9.302  ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.951      ;
; 9.316  ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.937      ;
; 9.321  ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.929      ;
; 9.359  ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.891      ;
; 9.377  ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.876      ;
; 9.377  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.872      ;
; 9.400  ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.853      ;
; 9.421  ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.829      ;
; 9.433  ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.820      ;
; 9.444  ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.809      ;
; 9.450  ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.511     ; 6.819      ;
; 9.495  ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.755      ;
; 9.502  ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.751      ;
; 9.538  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.711      ;
; 9.568  ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.685      ;
; 9.583  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.496     ; 6.701      ;
; 9.585  ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.668      ;
; 9.605  ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.645      ;
; 9.622  ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.628      ;
; 9.629  ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.621      ;
; 9.637  ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.613      ;
; 9.673  ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.577      ;
; 9.673  ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.580      ;
; 9.678  ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.572      ;
; 9.712  ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.538      ;
; 9.717  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.496     ; 6.567      ;
; 9.750  ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.500      ;
; 9.770  ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.480      ;
; 9.771  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.478      ;
; 9.788  ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.462      ;
; 9.791  ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.462      ;
; 9.811  ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.439      ;
; 9.819  ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.431      ;
; 9.820  ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.430      ;
; 9.879  ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.371      ;
; 9.895  ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.355      ;
; 9.944  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.305      ;
; 9.945  ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.308      ;
; 9.947  ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.303      ;
; 9.963  ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.287      ;
; 9.972  ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.278      ;
; 9.996  ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.254      ;
; 10.003 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.247      ;
; 10.006 ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.247      ;
; 10.023 ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.230      ;
; 10.029 ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.224      ;
; 10.039 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.211      ;
; 10.043 ; hex_low[5]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.210      ;
; 10.049 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.201      ;
; 10.053 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.200      ;
; 10.059 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.194      ;
; 10.089 ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.164      ;
; 10.105 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.145      ;
; 10.109 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.144      ;
; 10.117 ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 6.136      ;
; 10.125 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.125      ;
; 10.127 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.123      ;
; 10.137 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.112      ;
; 10.138 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.112      ;
; 10.139 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.111      ;
; 10.156 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.093      ;
; 10.217 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 6.033      ;
; 10.231 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 6.018      ;
; 10.282 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 5.971      ;
; 10.311 ; hex_high[1]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.530     ; 5.939      ;
; 10.312 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 5.941      ;
; 10.324 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.531     ; 5.925      ;
; 10.330 ; hex_low[3]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 5.923      ;
; 10.336 ; hex_low[7]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.527     ; 5.917      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.104 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.456     ;
; 8.192 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.371     ;
; 8.249 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 11.312     ;
; 8.249 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 11.312     ;
; 8.249 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 11.312     ;
; 8.264 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.296     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.267 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.297     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.288 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.277     ;
; 8.302 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.434     ; 11.266     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.339 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.231     ;
; 8.350 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.213     ;
; 8.355 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|latch_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.208     ;
; 8.356 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.207     ;
; 8.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 11.168     ;
; 8.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 11.168     ;
; 8.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 11.168     ;
; 8.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 11.168     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.434 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 11.129     ;
; 8.481 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.083     ;
; 8.485 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.079     ;
; 8.505 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.060     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.526 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 11.039     ;
; 8.538 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.032     ;
; 8.538 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.032     ;
; 8.538 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.032     ;
; 8.538 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.032     ;
; 8.538 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.432     ; 11.032     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.559 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.001     ;
; 8.626 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_R1[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 10.930     ;
; 8.644 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBD_reg[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 10.918     ;
; 8.654 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 10.909     ;
; 8.660 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|mask_L1[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 10.903     ;
; 8.707 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 10.854     ;
; 8.707 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 10.854     ;
; 8.707 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.441     ; 10.854     ;
; 8.742 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 10.818     ;
; 8.742 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 10.818     ;
; 8.746 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 10.816     ;
; 8.746 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 10.816     ;
; 8.746 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 10.816     ;
; 8.782 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_S01[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 10.774     ;
; 8.786 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 10.771     ;
; 8.786 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 10.771     ;
; 8.789 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_mux1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 10.767     ;
; 8.870 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 10.689     ;
; 8.870 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|CALL               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 10.689     ;
; 8.870 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|SC_reg             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 10.689     ;
; 8.870 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|NZT                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 10.689     ;
; 8.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RC_reg             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 10.675     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.321 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 0.983      ;
; 0.333 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 0.994      ;
; 0.334 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 0.996      ;
; 0.380 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.041      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.036      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.036      ;
; 0.381 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.042      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.037      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.048      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.043      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.043      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.044      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.044      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.044      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.051      ;
; 0.390 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.051      ;
; 0.391 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.051      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.058      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.052      ;
; 0.398 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.059      ;
; 0.398 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.053      ;
; 0.398 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.053      ;
; 0.400 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.055      ;
; 0.400 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|rx_overwrite                                                                                    ; keyboard:keyboard_inst|rx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                               ; RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|tx_active                                                                                       ; keyboard:keyboard_inst|tx_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|tx_active                                                                                           ; serial:serial_inst|tx_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|ALU:ALU0|OVF_reg                                                                                   ; RIPTIDE_II:CPU_inst|ALU:ALU0|OVF_reg                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                                                                                  ; VGA:VGA_inst|VGA_mode                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_control_enable                                                                                         ; MSC:MSC_inst|p1_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_control_enable                                                                                         ; MSC:MSC_inst|p2_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_overwrite                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_active                                                                                                 ; MSC:MSC_inst|p2_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|rx_overwrite                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_reset_req                                                                                              ; MSC:MSC_inst|p1_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                             ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_active                                                                                                 ; MSC:MSC_inst|p1_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg                                                                    ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|wren                                                                                     ; SDRAM_DP64_I:SDRAM_controller|wren                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.444 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.094      ;
; 0.456 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.113      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.733      ;
; 0.470 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.477 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.479 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.607 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.610 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.616 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.616 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.635 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.692 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.723 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.377      ;
; 0.730 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.730 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.734 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.388      ;
; 0.739 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.740 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.759 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.768 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.774 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.041      ;
; 0.806 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.074      ;
; 0.815 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.085      ;
; 0.833 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.099      ;
; 0.834 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.101      ;
; 0.874 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.885 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.152      ;
; 0.885 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.152      ;
; 0.886 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.153      ;
; 0.891 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.158      ;
; 0.892 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.895 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.163      ;
; 0.897 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.169      ;
; 0.942 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.208      ;
; 0.950 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.951 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.217      ;
; 0.971 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]         ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.239      ;
; 0.986 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.254      ;
; 0.989 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.257      ;
; 1.007 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.986 ; rst                     ; keyboard:keyboard_inst|to_CPU[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.931      ;
; 15.278 ; rst                     ; serial:serial_inst|to_CPU[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.642      ;
; 15.278 ; rst                     ; serial:serial_inst|to_CPU[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.642      ;
; 15.278 ; rst                     ; serial:serial_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.642      ;
; 15.361 ; rst                     ; MSC:MSC_inst|p2_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.538      ;
; 15.361 ; rst                     ; MSC:MSC_inst|p1_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.538      ;
; 15.422 ; rst                     ; MSC:MSC_inst|p1_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|p1_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|prev_p1_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|program_page[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|data_page[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|prev_p1_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.422 ; rst                     ; MSC:MSC_inst|p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.485      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.319      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.579 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.320      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 4.317      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 4.317      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 4.317      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 4.321      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 4.312      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 4.326      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.319      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.319      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 4.319      ;
; 15.580 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.318      ;
; 15.581 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.313      ;
; 15.581 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.313      ;
; 15.581 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 4.313      ;
; 15.582 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 4.313      ;
; 15.582 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 4.313      ;
; 15.582 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 4.313      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 1.517 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 2.054      ;
; 2.524 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.801      ;
; 2.524 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.801      ;
; 2.660 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.927      ;
; 2.660 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.927      ;
; 2.733 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.992      ;
; 2.762 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.037      ;
; 2.762 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.037      ;
; 2.960 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.960 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.238      ;
; 2.997 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.271      ;
; 2.997 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.271      ;
; 2.997 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.271      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.007 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.285      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.022 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.271      ;
; 3.124 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.387      ;
; 3.124 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.387      ;
; 3.124 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.387      ;
; 3.314 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.314 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.589      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.484 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.502 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.758      ;
; 3.584 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.832      ;
; 3.584 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.832      ;
; 3.647 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.917      ;
; 3.647 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.917      ;
; 3.647 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.917      ;
; 3.734 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_mux1                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.977      ;
; 3.734 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_R1[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.977      ;
; 3.734 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_S01[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.977      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren1                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_mux1                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|latch_wren4                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|latch_wren3                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.735 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.978      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren4                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.982      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren3                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.982      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|regf_wren2                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.982      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.984      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.984      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.984      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.991      ;
; 3.736 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 3.984      ;
; 3.737 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|WC5                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 3.977      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.049  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.410 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.101 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.162 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.627 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.723 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.733  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.735 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.049  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 2.741      ;
; 12.796 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 5.115      ;
; 13.136 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 4.775      ;
; 13.190 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.864     ; 4.726      ;
; 13.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 4.590      ;
; 13.337 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.882     ; 4.561      ;
; 13.403 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 4.480      ;
; 13.408 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 4.496      ;
; 13.460 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 4.444      ;
; 13.978 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.906      ;
; 14.021 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.863      ;
; 14.025 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.863      ;
; 14.038 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.846      ;
; 14.080 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.804      ;
; 14.081 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.807      ;
; 14.097 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.786      ;
; 14.123 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.765      ;
; 14.126 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.762      ;
; 14.150 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.738      ;
; 14.151 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.733      ;
; 14.169 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.719      ;
; 14.173 ; hex_high[1]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.711      ;
; 14.175 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.709      ;
; 14.203 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.680      ;
; 14.203 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.685      ;
; 14.209 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.679      ;
; 14.214 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.670      ;
; 14.214 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.670      ;
; 14.221 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.663      ;
; 14.267 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.621      ;
; 14.267 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.617      ;
; 14.283 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.601      ;
; 14.287 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.597      ;
; 14.288 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.596      ;
; 14.297 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.591      ;
; 14.300 ; hex_low[1]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.588      ;
; 14.314 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.570      ;
; 14.325 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.559      ;
; 14.333 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.555      ;
; 14.341 ; hex_low[5]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.547      ;
; 14.348 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.536      ;
; 14.359 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.525      ;
; 14.366 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.522      ;
; 14.370 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.518      ;
; 14.372 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.512      ;
; 14.378 ; hex_low[5]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.510      ;
; 14.390 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.498      ;
; 14.402 ; hex_low[2]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.486      ;
; 14.413 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.470      ;
; 14.426 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.462      ;
; 14.433 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.455      ;
; 14.439 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.445      ;
; 14.455 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.429      ;
; 14.460 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.424      ;
; 14.464 ; hex_high[0]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.420      ;
; 14.486 ; hex_low[7]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.402      ;
; 14.489 ; hex_low[0]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.399      ;
; 14.493 ; hex_low[6]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.395      ;
; 14.498 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.386      ;
; 14.501 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.383      ;
; 14.516 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.368      ;
; 14.520 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.363      ;
; 14.538 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.346      ;
; 14.539 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.345      ;
; 14.541 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.343      ;
; 14.545 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.339      ;
; 14.550 ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.334      ;
; 14.572 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.311      ;
; 14.574 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.310      ;
; 14.601 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.283      ;
; 14.614 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.270      ;
; 14.617 ; hex_low[2]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.271      ;
; 14.618 ; hex_low[3]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.270      ;
; 14.621 ; hex_low[2]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.267      ;
; 14.630 ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.254      ;
; 14.636 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.248      ;
; 14.638 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.246      ;
; 14.642 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.242      ;
; 14.642 ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.246      ;
; 14.645 ; hex_low[0]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.243      ;
; 14.645 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.239      ;
; 14.648 ; hex_low[5]                                                          ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.240      ;
; 14.656 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.227      ;
; 14.657 ; hex_low[2]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.231      ;
; 14.658 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.226      ;
; 14.658 ; hex_low[3]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.230      ;
; 14.665 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.219      ;
; 14.671 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.212      ;
; 14.674 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.214      ;
; 14.674 ; hex_low[3]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.214      ;
; 14.677 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.207      ;
; 14.689 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.195      ;
; 14.702 ; hex_low[1]                                                          ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.186      ;
; 14.707 ; hex_low[4]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.181      ;
; 14.710 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.173      ;
; 14.740 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.896     ; 3.144      ;
; 14.748 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.897     ; 3.135      ;
; 14.749 ; hex_low[1]                                                          ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.892     ; 3.139      ;
; 14.759 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 3.152      ;
; 14.759 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 3.152      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.410 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.343      ;
; 14.473 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.280      ;
; 14.487 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.266      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.547 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.209      ;
; 14.552 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.201      ;
; 14.557 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|latch_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.196      ;
; 14.558 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_L1[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.195      ;
; 14.560 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.200      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.599 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.160      ;
; 14.618 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.138      ;
; 14.630 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.125      ;
; 14.634 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|merge_D01[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.121      ;
; 14.649 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.105      ;
; 14.649 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.105      ;
; 14.649 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.105      ;
; 14.688 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|mask_L1[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 5.068      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.697 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.057      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.036      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.036      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.036      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.036      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.715 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.038      ;
; 14.776 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_R1[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 4.972      ;
; 14.781 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.978      ;
; 14.781 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.978      ;
; 14.781 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.978      ;
; 14.781 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.978      ;
; 14.781 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.978      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.783 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[3][5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.970      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.952      ;
; 14.803 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.954      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_S01[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 4.891      ;
; 14.860 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|rotate_mux1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 4.888      ;
; 14.867 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 4.887      ;
; 14.867 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 4.887      ;
; 14.867 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 4.887      ;
; 14.873 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.880      ;
; 14.873 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.880      ;
; 14.878 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBD_reg[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 4.874      ;
; 14.884 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.871      ;
; 14.884 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.871      ;
; 14.884 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[0][7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.871      ;
; 14.896 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.238     ; 4.853      ;
; 14.896 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.238     ; 4.853      ;
; 14.921 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[4][6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.832      ;
; 14.921 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[4][0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.832      ;
; 14.921 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[4][7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.832      ;
; 14.921 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[4][5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.832      ;
; 14.932 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|reg_file:reg_file0|rfile[2][2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.821      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.101 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.432      ;
; 0.105 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.436      ;
; 0.108 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.439      ;
; 0.131 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.463      ;
; 0.134 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.466      ;
; 0.135 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.467      ;
; 0.135 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.466      ;
; 0.136 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.468      ;
; 0.139 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.470      ;
; 0.140 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.465      ;
; 0.144 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.470      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a12~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|address_hold[3]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a2~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|address_hold[7]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; SDRAM_DP64_I:SDRAM_controller|address_hold[6]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|address_hold[0]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|address_hold[5]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a10~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a2~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.500      ;
; 0.172 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe3a[0]                         ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; SDRAM_DP64_I:SDRAM_controller|address_hold[8]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a2~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.504      ;
; 0.175 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a2~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.504      ;
; 0.176 ; SDRAM_DP64_I:SDRAM_controller|address_hold[2]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a6~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.501      ;
; 0.179 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.505      ;
; 0.185 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|fetch_active                                                                                      ; p_cache:p_cache_inst|fetch_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|reset_active                                                                                      ; p_cache:p_cache_inst|reset_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.162 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.168 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.212 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.257 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.271 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.635      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.637      ;
; 0.314 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.333 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.341 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.347 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.355 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.363 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.485      ;
; 0.371 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.380 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.394 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.395 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
; 0.400 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.521      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.522      ;
; 0.407 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.527      ;
; 0.412 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.536      ;
; 0.412 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.425 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.433 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.627 ; rst                     ; keyboard:keyboard_inst|to_CPU[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.308      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 2.196      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.201      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 2.196      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 2.196      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 2.195      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.208      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.200      ;
; 17.734 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.202      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 2.203      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.204      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 2.196      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.735 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.201      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.737 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.212      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 2.198      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL4                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.203      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL3                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.199      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.199      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.199      ;
; 17.738 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.205      ;
+--------+-------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 0.723 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_r5n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.995      ;
; 1.228 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.352      ;
; 1.228 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.352      ;
; 1.294 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.412      ;
; 1.294 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.412      ;
; 1.334 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.457      ;
; 1.334 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.457      ;
; 1.334 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.445      ;
; 1.454 ; rst                                                                                        ; hex_high[7]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[6]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[5]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[4]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[3]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[2]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[1]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.454 ; rst                                                                                        ; hex_high[0]                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.581      ;
; 1.459 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.583      ;
; 1.459 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.583      ;
; 1.459 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.583      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.475 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.493 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_flush_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.601      ;
; 1.534 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.646      ;
; 1.534 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.646      ;
; 1.534 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.646      ;
; 1.634 ; rst                                                                                        ; hex_low[3]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[2]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[6]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[5]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.634 ; rst                                                                                        ; hex_low[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.757      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.739 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.853      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.744 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.858      ;
; 1.774 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.880      ;
; 1.774 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.880      ;
; 1.791 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.907      ;
; 1.791 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.907      ;
; 1.791 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.907      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D04[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D03[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D02[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|merge_D01[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field1[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field3[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field2[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|alu_I_field1[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_S01[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|rotate_R1[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.942      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.943      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.943      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.943      ;
; 1.828 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.949      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.460 ; 0.101 ; 14.721   ; 0.723   ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.162 ; N/A      ; N/A     ; 19.717              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.254 ; 0.101 ; 14.721   ; 0.723   ; 9.716               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1120     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 186      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 71961    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1120     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 186      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 71961    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Aug 08 16:37:50 2021
Info: Command: quartus_sta RIPTIDE-II_SDRAM -c PVP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.460               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.254               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.721               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.668               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.106               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.104               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.986               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.517               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.049               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.410               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.162               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.627               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.723               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.733               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.735               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 691 megabytes
    Info: Processing ended: Sun Aug 08 16:37:58 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


