library verilog;
use verilog.vl_types.all;
entity ADDGEN is
    port(
        INA             : in     vl_logic_vector(31 downto 0);
        INB             : in     vl_logic_vector(31 downto 0);
        OPCODE          : in     vl_logic_vector(31 downto 0);
        \OUT\           : out    vl_logic_vector(31 downto 0)
    );
end ADDGEN;
