library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inc_gray is
	generic(
				N : natural := 4
			 );
	port
		(gray_in   : in std_logic_vector(N-1 downto 0);
		 gray_out  : out std_logic_vector(N-1 downto 0)
		 );
end entity;

architecture Francin of inc_gray is
	signal soma, x: std_logic_vector(N-1 downto 0);

begin

   x(N-1) <= gray_in(N-1) xnor '1';                  
   conv_gray_in: for f in N-2 downto 0 generate 
					  x(f) <= gray_in(f) xnor x(f+1);
	end generate;              
										                           
										
	soma <= std_logic_vector(unsigned(x) + 1);     
	
	
   gray_out(N-1) <= soma(N-1) xnor '1';              
   conv_gray_out: for f in N-2 downto 0 generate       
						gray_out(f) <= soma(f) xnor soma(f+1);
   end generate;                                               
end architecture;