
*** Running vivado
    with args -log ripple_adder_64.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ripple_adder_64.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ripple_adder_64.tcl -notrace
Command: synth_design -top ripple_adder_64 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27196 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 470.914 ; gain = 176.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripple_adder_64' [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:101]
INFO: [Synth 8-6157] synthesizing module 'XOR_gate' [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:116]
INFO: [Synth 8-6155] done synthesizing module 'XOR_gate' (1#1) [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:116]
INFO: [Synth 8-6157] synthesizing module 'AND_gate' [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:122]
INFO: [Synth 8-6155] done synthesizing module 'AND_gate' (2#1) [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:122]
INFO: [Synth 8-6157] synthesizing module 'OR_gate' [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:128]
INFO: [Synth 8-6155] done synthesizing module 'OR_gate' (3#1) [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:128]
WARNING: [Synth 8-3848] Net a in module/entity full_adder does not have driver. [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:108]
WARNING: [Synth 8-3848] Net b in module/entity full_adder does not have driver. [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:108]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (4#1) [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:101]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder_64' (5#1) [E:/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v:23]
WARNING: [Synth 8-3331] design full_adder has unconnected port a_in
WARNING: [Synth 8-3331] design full_adder has unconnected port b_in
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 534.875 ; gain = 240.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 534.875 ; gain = 240.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 534.875 ; gain = 240.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 534.875 ; gain = 240.785
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'full_adder:/inst1' (XOR_gate) to 'full_adder:/inst4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XOR_gate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[63]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[62]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[61]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[60]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[59]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[58]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[57]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[56]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[55]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[54]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[53]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[52]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[51]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[50]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[49]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[48]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[47]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[46]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[45]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[44]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[43]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[42]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[41]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[40]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[39]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[38]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[37]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[36]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[35]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[34]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[33]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[32]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[31]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[30]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[29]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[28]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[27]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[26]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[25]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[24]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[23]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[22]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[21]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[20]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[19]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[18]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[17]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[16]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[15]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[14]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[13]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[12]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[11]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[10]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[9]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[8]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[7]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[6]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[5]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[4]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[3]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[2]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[1]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port a[0]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[63]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[62]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[61]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[60]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[59]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[58]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[57]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[56]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[55]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[54]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[53]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[52]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[51]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[50]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[49]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[48]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[47]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[46]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[45]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[44]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[43]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[42]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[41]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[40]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[39]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[38]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[37]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[36]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[35]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[34]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[33]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[32]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[31]
WARNING: [Synth 8-3331] design ripple_adder_64 has unconnected port b[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 677.309 ; gain = 383.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 786.750 ; gain = 492.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/ELC363-Lab/Lab_2/module_A/module_A.runs/synth_1/ripple_adder_64.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ripple_adder_64_utilization_synth.rpt -pb ripple_adder_64_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 13:12:05 2019...
