/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [21:0] _03_;
  wire [4:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [21:0] celloutsig_0_37z;
  wire [17:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [54:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_19z[2] & celloutsig_0_26z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z & celloutsig_0_2z);
  assign celloutsig_0_21z = ~(celloutsig_0_19z[5] & _00_);
  assign celloutsig_1_19z = !(celloutsig_1_7z[0] ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_0_11z = !(in_data[68] ? celloutsig_0_1z : celloutsig_0_7z[37]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? in_data[81] : celloutsig_0_0z[0]);
  assign celloutsig_0_18z = !(celloutsig_0_5z ? celloutsig_0_4z[0] : celloutsig_0_11z);
  assign celloutsig_0_36z = ~(celloutsig_0_16z[6] | _01_);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_21z | celloutsig_0_9z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_7z[1]) & celloutsig_0_5z);
  assign celloutsig_0_39z = celloutsig_0_25z | ~(celloutsig_0_9z);
  assign celloutsig_0_17z = celloutsig_0_15z | ~(celloutsig_0_12z);
  assign celloutsig_0_31z = celloutsig_0_24z | celloutsig_0_17z;
  assign celloutsig_0_22z = celloutsig_0_5z | celloutsig_0_20z[5];
  assign celloutsig_0_27z = celloutsig_0_9z | celloutsig_0_20z[13];
  assign celloutsig_0_28z = celloutsig_0_17z | celloutsig_0_20z[17];
  assign celloutsig_0_43z = ~(celloutsig_0_23z ^ celloutsig_0_0z[4]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z ^ celloutsig_1_11z);
  reg [21:0] _26_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 22'h000000;
    else _26_ <= { in_data[29:9], celloutsig_0_2z };
  assign { _03_[21], _01_, _03_[19:8], _00_, _03_[6:0] } = _26_;
  reg [4:0] _27_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 5'h00;
    else _27_ <= { in_data[4:2], celloutsig_0_11z, celloutsig_0_11z };
  assign { _04_[4], _02_, _04_[2:0] } = _27_;
  assign celloutsig_0_37z = { in_data[29:14], celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_28z } / { 1'h1, _03_[12:8], _00_, celloutsig_0_31z, _04_[4], _02_, _04_[2:0], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_33z };
  assign celloutsig_1_7z = { in_data[110:109], celloutsig_1_4z } / { 1'h1, in_data[123], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_5z[11:6], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[14:10], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_5z[13:1] / { 1'h1, celloutsig_1_12z[9:3], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_35z = { in_data[18:12], celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_24z } >= { _03_[18:8], _00_, _03_[6:4] };
  assign celloutsig_0_53z = { _03_[12:8], _00_, _03_[6:5], celloutsig_0_40z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_1z } >= { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_23z, _04_[4], _02_, _04_[2:0], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_43z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[159:156] >= in_data[158:155];
  assign celloutsig_1_4z = { in_data[97:96], celloutsig_1_2z } >= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_4z[3:0] >= _03_[13:10];
  assign celloutsig_0_10z = { celloutsig_0_7z[13:8], celloutsig_0_2z } >= { celloutsig_0_7z[14:10], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_12z = _03_[16:10] >= { celloutsig_0_0z[5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_20z[15], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_9z } >= { celloutsig_0_0z[4:0], celloutsig_0_22z };
  assign celloutsig_1_2z = ! in_data[132:128];
  assign celloutsig_0_5z = { celloutsig_0_4z[5:0], celloutsig_0_2z } < celloutsig_0_4z;
  assign celloutsig_0_25z = { celloutsig_0_20z[18:1], celloutsig_0_21z, celloutsig_0_1z } < { _03_[16:8], _00_, _03_[6], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_16z[14:4], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_15z } * celloutsig_0_37z[18:1];
  assign celloutsig_0_7z = { celloutsig_0_5z, _03_[21], _01_, _03_[19:8], _00_, _03_[6:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, _03_[21], _01_, _03_[19:8], _00_, _03_[6:0] } * { in_data[64:14], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_5z = { in_data[149:144], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } | { in_data[111:98], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z } | { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_26z = celloutsig_0_16z[14:11] | { in_data[28:26], celloutsig_0_18z };
  assign celloutsig_0_34z = & { _02_, celloutsig_0_23z, celloutsig_0_21z, _04_[4], _04_[2:0] };
  assign celloutsig_0_40z = & { celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_19z[5:0], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_52z = & celloutsig_0_38z[15:5];
  assign celloutsig_1_1z = & in_data[160:150];
  assign celloutsig_1_3z = & in_data[173:169];
  assign celloutsig_1_15z = & { celloutsig_1_10z, celloutsig_1_5z[3:1] };
  assign celloutsig_0_15z = & { celloutsig_0_14z, in_data[22:19] };
  assign celloutsig_0_30z = & celloutsig_0_19z[5:0];
  assign celloutsig_0_0z = in_data[7:1] <<< in_data[49:43];
  assign celloutsig_0_20z = celloutsig_0_7z[41:22] <<< { celloutsig_0_16z[10:0], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_4z = { _00_, _03_[6:1] } >>> { in_data[31:26], celloutsig_0_1z };
  assign celloutsig_0_16z = { _03_[21], _01_, _03_[19:8], _00_, _03_[6:4] } ^ { in_data[57:43], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z };
  assign { _03_[20], _03_[7] } = { _01_, _00_ };
  assign _04_[3] = _02_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
