

================================================================
== Vivado HLS Report for 'c_mnist'
================================================================
* Date:           Wed Apr 24 01:44:09 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        avinav_mnist
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1      |        ?|        ?|         2|          1|          1|       ?|    yes   |
        |- Loop 2      |       49|       49|         1|          1|          1|      49|    yes   |
        |- Loop 3      |  3081904|  3081904|      3931|          -|          -|     784|    no    |
        | + Loop 3.1   |     3922|     3922|         8|          5|          5|     784|    yes   |
        |- Loop 4      |       49|       49|         2|          1|          1|      49|    yes   |
        |- Loop 5      |       49|       49|         2|          1|          1|      49|    yes   |
        |- Loop 6      |        ?|        ?|         1|          1|          1|       ?|    yes   |
        |- Loop 7      |  1540952|  1540952|      3931|          -|          -|     392|    no    |
        | + Loop 7.1   |     3922|     3922|         8|          5|          5|     784|    yes   |
        |- Loop 8      |        ?|        ?|         2|          1|          1|       ?|    yes   |
        |- Loop 9      |        2|       26|         2|          1|          1| 1 ~ 25 |    yes   |
        |- Loop 10     |        ?|        ?|         1|          1|          1|       ?|    yes   |
        |- Loop 11     |    19710|    19710|      1971|          -|          -|      10|    no    |
        | + Loop 11.1  |     1962|     1962|         8|          5|          5|     392|    yes   |
        |- Loop 12     |        ?|        ?|         8|          1|          1|       ?|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 5, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 5, depth = 8
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 5, depth = 8
  * Pipeline-11: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 12
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 5, D = 8, States = { 9 10 11 12 13 14 15 16 }
  Pipeline-3 : II = 1, D = 2, States = { 23 24 }
  Pipeline-4 : II = 1, D = 2, States = { 26 27 }
  Pipeline-5 : II = 1, D = 1, States = { 29 }
  Pipeline-6 : II = 5, D = 8, States = { 33 34 35 36 37 38 39 40 }
  Pipeline-7 : II = 1, D = 2, States = { 47 48 }
  Pipeline-8 : II = 1, D = 2, States = { 50 51 }
  Pipeline-9 : II = 1, D = 1, States = { 53 }
  Pipeline-10 : II = 5, D = 8, States = { 57 58 59 60 61 62 63 64 }
  Pipeline-11 : II = 1, D = 8, States = { 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp) | (tmp & !tmp_s) | (tmp & tmp_s & !tmp_4) | (tmp & tmp_s & tmp_4 & !tmp_6) | (tmp & tmp_s & tmp_4 & tmp_6 & !tmp_8) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & !tmp_2) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & !tmp_3) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & !tmp_5) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & !tmp_7) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & !tmp_9) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & !tmp_10) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & !tmp_11) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & !tmp_12) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & !tmp_14) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & !tmp_16) | (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & !tmp_19)
	2  / (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)
4 --> 
	5  / true
5 --> 
	6  / (exitcond3)
	5  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond8)
	23  / (exitcond8)
8 --> 
	9  / true
9 --> 
	17  / (exitcond7)
	10  / (!exitcond7)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	9  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	7  / true
23 --> 
	25  / (exitcond2)
	24  / (!exitcond2)
24 --> 
	23  / true
25 --> 
	26  / true
26 --> 
	28  / (!tmp_37)
	27  / (tmp_37)
27 --> 
	26  / true
28 --> 
	29  / true
29 --> 
	30  / (exitcond9) | (!exitcond9 & exitcond9_8)
	29  / (!exitcond9 & !exitcond9_8)
30 --> 
	31  / true
31 --> 
	32  / (!exitcond_flatten)
	47  / (exitcond_flatten)
32 --> 
	33  / true
33 --> 
	41  / (exitcond6)
	34  / (!exitcond6)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	33  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	31  / true
47 --> 
	48  / true
48 --> 
	49  / (exitcond5) | (!exitcond5 & exitcond5_8)
	47  / (!exitcond5 & !exitcond5_8)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (!tmp_93) | (tmp_93 & !tmp_19_8)
	50  / (tmp_93 & tmp_19_8)
52 --> 
	53  / true
53 --> 
	54  / (exitcond4) | (!exitcond4 & exitcond4_2) | (!exitcond4 & !exitcond4_2 & exitcond4_8) | (!exitcond4 & !exitcond4_2 & !exitcond4_8 & exitcond4_s)
	53  / (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)
54 --> 
	55  / true
55 --> 
	56  / (!exitcond_flatten9)
	71  / (exitcond_flatten9)
56 --> 
	57  / true
57 --> 
	65  / (exitcond1)
	58  / (!exitcond1)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	57  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	55  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (exitcond) | (!exitcond & exitcond_2) | (!exitcond & !exitcond_2 & exitcond_8) | (!exitcond & !exitcond_2 & !exitcond_8 & exitcond_s)
	71  / (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_15), !map !13"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_14), !map !19"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_13), !map !25"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_12), !map !31"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_11), !map !37"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_10), !map !43"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_9), !map !49"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_8), !map !55"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_7), !map !61"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_6), !map !67"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_5), !map !73"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_4), !map !79"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_3), !map !85"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_2), !map !91"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_1), !map !97"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %dense_8_output_array_0), !map !103"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_15), !map !109"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_14), !map !113"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_13), !map !117"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_12), !map !121"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_11), !map !125"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_10), !map !129"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_9), !map !133"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_8), !map !137"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_7), !map !141"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_6), !map !145"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_5), !map !149"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_4), !map !153"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_3), !map !157"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_2), !map !161"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_1), !map !165"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([49 x float]* %input_5_input_array_0), !map !169"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_5_input_ndim), !map !173"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_5_input_numel), !map !179"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %input_5_input_shape), !map !183"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_8_output_ndim), !map !189"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_8_output_numel), !map !193"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_8_output_shape), !map !197"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @c_mnist_str) nounwind"   --->   Operation 118 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%dropout_4_output_arr = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 119 'alloca' 'dropout_4_output_arr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_1 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 120 'alloca' 'dropout_4_output_arr_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_2 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 121 'alloca' 'dropout_4_output_arr_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_3 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 122 'alloca' 'dropout_4_output_arr_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_4 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 123 'alloca' 'dropout_4_output_arr_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_5 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 124 'alloca' 'dropout_4_output_arr_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_6 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 125 'alloca' 'dropout_4_output_arr_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_7 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 126 'alloca' 'dropout_4_output_arr_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_8 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 127 'alloca' 'dropout_4_output_arr_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_9 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 128 'alloca' 'dropout_4_output_arr_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_10 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 129 'alloca' 'dropout_4_output_arr_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_11 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 130 'alloca' 'dropout_4_output_arr_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_12 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 131 'alloca' 'dropout_4_output_arr_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_13 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 132 'alloca' 'dropout_4_output_arr_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_14 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 133 'alloca' 'dropout_4_output_arr_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_15 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185535]   --->   Operation 134 'alloca' 'dropout_4_output_arr_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dropout_5_output_arr = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 135 'alloca' 'dropout_5_output_arr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_1 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 136 'alloca' 'dropout_5_output_arr_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_2 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 137 'alloca' 'dropout_5_output_arr_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_3 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 138 'alloca' 'dropout_5_output_arr_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_4 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 139 'alloca' 'dropout_5_output_arr_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_5 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 140 'alloca' 'dropout_5_output_arr_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_6 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 141 'alloca' 'dropout_5_output_arr_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_7 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 142 'alloca' 'dropout_5_output_arr_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_8 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 143 'alloca' 'dropout_5_output_arr_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_9 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 144 'alloca' 'dropout_5_output_arr_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_10 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 145 'alloca' 'dropout_5_output_arr_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_11 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 146 'alloca' 'dropout_5_output_arr_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_12 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 147 'alloca' 'dropout_5_output_arr_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_13 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 148 'alloca' 'dropout_5_output_arr_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_14 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 149 'alloca' 'dropout_5_output_arr_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_15 = alloca [49 x float], align 4" [avinav_mnist/c_mnist.c:185604]   --->   Operation 150 'alloca' 'dropout_5_output_arr_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%input_5_input_numel_s = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_5_input_numel)" [avinav_mnist/c_mnist.c:185472]   --->   Operation 151 'read' 'input_5_input_numel_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.60ns)   --->   "br label %1" [avinav_mnist/c_mnist.c:185472]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_14_15, %branch543 ]" [avinav_mnist/c_mnist.c:185472]   --->   Operation 153 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.06ns)   --->   "%tmp = icmp ult i64 %i, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 154 'icmp' 'tmp' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch768, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%newIndex = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i, i32 4, i32 10)" [avinav_mnist/c_mnist.c:185472]   --->   Operation 156 'partselect' 'newIndex' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i7 %newIndex to i64" [avinav_mnist/c_mnist.c:185472]   --->   Operation 157 'zext' 'newIndex_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%input_5_input_array_s = getelementptr [49 x float]* %input_5_input_array_0, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 158 'getelementptr' 'input_5_input_array_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (1.15ns)   --->   "%input_5_input_array_1_11 = load float* %input_5_input_array_s, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 159 'load' 'input_5_input_array_1_11' <Predicate = (tmp)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%i_14_s = or i64 %i, 1" [avinav_mnist/c_mnist.c:185472]   --->   Operation 160 'or' 'i_14_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_s = icmp ult i64 %i_14_s, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 161 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %branch753, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 162 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%input_5_input_array_2_12 = getelementptr [49 x float]* %input_5_input_array_1, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 163 'getelementptr' 'input_5_input_array_2_12' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (1.15ns)   --->   "%input_5_input_array_3_13 = load float* %input_5_input_array_2_12, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 164 'load' 'input_5_input_array_3_13' <Predicate = (tmp & tmp_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%i_14_1 = or i64 %i, 2" [avinav_mnist/c_mnist.c:185472]   --->   Operation 165 'or' 'i_14_1' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_4 = icmp ult i64 %i_14_1, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 166 'icmp' 'tmp_4' <Predicate = (tmp & tmp_s)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %branch738, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 167 'br' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%input_5_input_array_4_14 = getelementptr [49 x float]* %input_5_input_array_2, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 168 'getelementptr' 'input_5_input_array_4_14' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (1.15ns)   --->   "%input_5_input_array_5_15 = load float* %input_5_input_array_4_14, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 169 'load' 'input_5_input_array_5_15' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%i_14_2 = or i64 %i, 3" [avinav_mnist/c_mnist.c:185472]   --->   Operation 170 'or' 'i_14_2' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_6 = icmp ult i64 %i_14_2, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 171 'icmp' 'tmp_6' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %branch723, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 172 'br' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%input_5_input_array_6_16 = getelementptr [49 x float]* %input_5_input_array_3, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 173 'getelementptr' 'input_5_input_array_6_16' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (1.15ns)   --->   "%input_5_input_array_7_17 = load float* %input_5_input_array_6_16, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 174 'load' 'input_5_input_array_7_17' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%i_14_3 = or i64 %i, 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 175 'or' 'i_14_3' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_8 = icmp ult i64 %i_14_3, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 176 'icmp' 'tmp_8' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %branch708, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 177 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%input_5_input_array_8_18 = getelementptr [49 x float]* %input_5_input_array_4, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 178 'getelementptr' 'input_5_input_array_8_18' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (1.15ns)   --->   "%input_5_input_array_9_19 = load float* %input_5_input_array_8_18, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 179 'load' 'input_5_input_array_9_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%i_14_4 = or i64 %i, 5" [avinav_mnist/c_mnist.c:185472]   --->   Operation 180 'or' 'i_14_4' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_2 = icmp ult i64 %i_14_4, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 181 'icmp' 'tmp_2' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch693, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 182 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%input_5_input_array_10_20 = getelementptr [49 x float]* %input_5_input_array_5, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 183 'getelementptr' 'input_5_input_array_10_20' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (1.15ns)   --->   "%input_5_input_array_11_21 = load float* %input_5_input_array_10_20, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 184 'load' 'input_5_input_array_11_21' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%i_14_5 = or i64 %i, 6" [avinav_mnist/c_mnist.c:185472]   --->   Operation 185 'or' 'i_14_5' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_3 = icmp ult i64 %i_14_5, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 186 'icmp' 'tmp_3' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %branch678, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 187 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%input_5_input_array_12_22 = getelementptr [49 x float]* %input_5_input_array_6, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 188 'getelementptr' 'input_5_input_array_12_22' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (1.15ns)   --->   "%input_5_input_array_13_23 = load float* %input_5_input_array_12_22, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 189 'load' 'input_5_input_array_13_23' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%i_14_6 = or i64 %i, 7" [avinav_mnist/c_mnist.c:185472]   --->   Operation 190 'or' 'i_14_6' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_5 = icmp ult i64 %i_14_6, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 191 'icmp' 'tmp_5' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %branch663, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 192 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%input_5_input_array_14_24 = getelementptr [49 x float]* %input_5_input_array_7, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 193 'getelementptr' 'input_5_input_array_14_24' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (1.15ns)   --->   "%input_5_input_array_15_25 = load float* %input_5_input_array_14_24, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 194 'load' 'input_5_input_array_15_25' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%i_14_7 = or i64 %i, 8" [avinav_mnist/c_mnist.c:185472]   --->   Operation 195 'or' 'i_14_7' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_7 = icmp ult i64 %i_14_7, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 196 'icmp' 'tmp_7' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %branch648, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 197 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%input_5_input_array_16 = getelementptr [49 x float]* %input_5_input_array_8, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 198 'getelementptr' 'input_5_input_array_16' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 199 [2/2] (1.15ns)   --->   "%input_5_input_array_17 = load float* %input_5_input_array_16, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 199 'load' 'input_5_input_array_17' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%i_14_8 = or i64 %i, 9" [avinav_mnist/c_mnist.c:185472]   --->   Operation 200 'or' 'i_14_8' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_9 = icmp ult i64 %i_14_8, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 201 'icmp' 'tmp_9' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %branch633, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 202 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%input_5_input_array_18 = getelementptr [49 x float]* %input_5_input_array_9, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 203 'getelementptr' 'input_5_input_array_18' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (1.15ns)   --->   "%input_5_input_array_19 = load float* %input_5_input_array_18, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 204 'load' 'input_5_input_array_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%i_14_9 = or i64 %i, 10" [avinav_mnist/c_mnist.c:185472]   --->   Operation 205 'or' 'i_14_9' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_10 = icmp ult i64 %i_14_9, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 206 'icmp' 'tmp_10' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %branch618, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 207 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%input_5_input_array_20 = getelementptr [49 x float]* %input_5_input_array_10, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 208 'getelementptr' 'input_5_input_array_20' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (1.15ns)   --->   "%input_5_input_array_21 = load float* %input_5_input_array_20, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 209 'load' 'input_5_input_array_21' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%i_14_10 = or i64 %i, 11" [avinav_mnist/c_mnist.c:185472]   --->   Operation 210 'or' 'i_14_10' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_11 = icmp ult i64 %i_14_10, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 211 'icmp' 'tmp_11' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %branch603, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 212 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%input_5_input_array_22 = getelementptr [49 x float]* %input_5_input_array_11, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 213 'getelementptr' 'input_5_input_array_22' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (1.15ns)   --->   "%input_5_input_array_23 = load float* %input_5_input_array_22, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 214 'load' 'input_5_input_array_23' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%i_14_11 = or i64 %i, 12" [avinav_mnist/c_mnist.c:185472]   --->   Operation 215 'or' 'i_14_11' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_12 = icmp ult i64 %i_14_11, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 216 'icmp' 'tmp_12' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %branch588, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 217 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%input_5_input_array_24 = getelementptr [49 x float]* %input_5_input_array_12, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 218 'getelementptr' 'input_5_input_array_24' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (1.15ns)   --->   "%input_5_input_array_25 = load float* %input_5_input_array_24, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 219 'load' 'input_5_input_array_25' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%i_14_12 = or i64 %i, 13" [avinav_mnist/c_mnist.c:185472]   --->   Operation 220 'or' 'i_14_12' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_14 = icmp ult i64 %i_14_12, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 221 'icmp' 'tmp_14' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %branch573, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 222 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%input_5_input_array_26 = getelementptr [49 x float]* %input_5_input_array_13, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 223 'getelementptr' 'input_5_input_array_26' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (1.15ns)   --->   "%input_5_input_array_27 = load float* %input_5_input_array_26, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 224 'load' 'input_5_input_array_27' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%i_14_13 = or i64 %i, 14" [avinav_mnist/c_mnist.c:185472]   --->   Operation 225 'or' 'i_14_13' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_16 = icmp ult i64 %i_14_13, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 226 'icmp' 'tmp_16' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %branch558, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 227 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%input_5_input_array_28 = getelementptr [49 x float]* %input_5_input_array_14, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 228 'getelementptr' 'input_5_input_array_28' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (1.15ns)   --->   "%input_5_input_array_29 = load float* %input_5_input_array_28, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 229 'load' 'input_5_input_array_29' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%i_14_14 = or i64 %i, 15" [avinav_mnist/c_mnist.c:185472]   --->   Operation 230 'or' 'i_14_14' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_19 = icmp ult i64 %i_14_14, %input_5_input_numel_s" [avinav_mnist/c_mnist.c:185472]   --->   Operation 231 'icmp' 'tmp_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %branch543, label %.preheader20.0" [avinav_mnist/c_mnist.c:185472]   --->   Operation 232 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%input_5_input_array_30 = getelementptr [49 x float]* %input_5_input_array_15, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185472]   --->   Operation 233 'getelementptr' 'input_5_input_array_30' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (1.15ns)   --->   "%input_5_input_array_31 = load float* %input_5_input_array_30, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 234 'load' 'input_5_input_array_31' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_2 : Operation 235 [1/1] (1.14ns)   --->   "%i_14_15 = add i64 %i, 16" [avinav_mnist/c_mnist.c:185472]   --->   Operation 235 'add' 'i_14_15' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [avinav_mnist/c_mnist.c:185472]   --->   Operation 236 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185473]   --->   Operation 237 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 238 [1/2] (1.15ns)   --->   "%input_5_input_array_1_11 = load float* %input_5_input_array_s, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 238 'load' 'input_5_input_array_1_11' <Predicate = (tmp)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_16 = getelementptr [49 x float]* @flatten_4_output_arr_15, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 239 'getelementptr' 'flatten_4_output_arr_16' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.15ns)   --->   "store float %input_5_input_array_1_11, float* %flatten_4_output_arr_16, align 16" [avinav_mnist/c_mnist.c:185475]   --->   Operation 240 'store' <Predicate = (tmp)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [avinav_mnist/c_mnist.c:185476]   --->   Operation 241 'specregionend' 'empty' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 242 [1/2] (1.15ns)   --->   "%input_5_input_array_3_13 = load float* %input_5_input_array_2_12, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 242 'load' 'input_5_input_array_3_13' <Predicate = (tmp & tmp_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_17 = getelementptr [49 x float]* @flatten_4_output_arr_14, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 243 'getelementptr' 'flatten_4_output_arr_17' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.15ns)   --->   "store float %input_5_input_array_3_13, float* %flatten_4_output_arr_17, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 244 'store' <Predicate = (tmp & tmp_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 245 [1/2] (1.15ns)   --->   "%input_5_input_array_5_15 = load float* %input_5_input_array_4_14, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 245 'load' 'input_5_input_array_5_15' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_18 = getelementptr [49 x float]* @flatten_4_output_arr_7, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 246 'getelementptr' 'flatten_4_output_arr_18' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.15ns)   --->   "store float %input_5_input_array_5_15, float* %flatten_4_output_arr_18, align 8" [avinav_mnist/c_mnist.c:185475]   --->   Operation 247 'store' <Predicate = (tmp & tmp_s & tmp_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 248 [1/2] (1.15ns)   --->   "%input_5_input_array_7_17 = load float* %input_5_input_array_6_16, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 248 'load' 'input_5_input_array_7_17' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_19 = getelementptr [49 x float]* @flatten_4_output_arr_6, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 249 'getelementptr' 'flatten_4_output_arr_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.15ns)   --->   "store float %input_5_input_array_7_17, float* %flatten_4_output_arr_19, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 250 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 251 [1/2] (1.15ns)   --->   "%input_5_input_array_9_19 = load float* %input_5_input_array_8_18, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 251 'load' 'input_5_input_array_9_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_20 = getelementptr [49 x float]* @flatten_4_output_arr_5, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 252 'getelementptr' 'flatten_4_output_arr_20' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.15ns)   --->   "store float %input_5_input_array_9_19, float* %flatten_4_output_arr_20, align 16" [avinav_mnist/c_mnist.c:185475]   --->   Operation 253 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 254 [1/2] (1.15ns)   --->   "%input_5_input_array_11_21 = load float* %input_5_input_array_10_20, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 254 'load' 'input_5_input_array_11_21' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_21 = getelementptr [49 x float]* @flatten_4_output_arr_4, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 255 'getelementptr' 'flatten_4_output_arr_21' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.15ns)   --->   "store float %input_5_input_array_11_21, float* %flatten_4_output_arr_21, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 256 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 257 [1/2] (1.15ns)   --->   "%input_5_input_array_13_23 = load float* %input_5_input_array_12_22, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 257 'load' 'input_5_input_array_13_23' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_22 = getelementptr [49 x float]* @flatten_4_output_arr_3, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 258 'getelementptr' 'flatten_4_output_arr_22' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.15ns)   --->   "store float %input_5_input_array_13_23, float* %flatten_4_output_arr_22, align 8" [avinav_mnist/c_mnist.c:185475]   --->   Operation 259 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 260 [1/2] (1.15ns)   --->   "%input_5_input_array_15_25 = load float* %input_5_input_array_14_24, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 260 'load' 'input_5_input_array_15_25' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_23 = getelementptr [49 x float]* @flatten_4_output_arr_2, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 261 'getelementptr' 'flatten_4_output_arr_23' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.15ns)   --->   "store float %input_5_input_array_15_25, float* %flatten_4_output_arr_23, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 262 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 263 [1/2] (1.15ns)   --->   "%input_5_input_array_17 = load float* %input_5_input_array_16, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 263 'load' 'input_5_input_array_17' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_24 = getelementptr [49 x float]* @flatten_4_output_arr_1, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 264 'getelementptr' 'flatten_4_output_arr_24' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.15ns)   --->   "store float %input_5_input_array_17, float* %flatten_4_output_arr_24, align 16" [avinav_mnist/c_mnist.c:185475]   --->   Operation 265 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 266 [1/2] (1.15ns)   --->   "%input_5_input_array_19 = load float* %input_5_input_array_18, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 266 'load' 'input_5_input_array_19' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_25 = getelementptr [49 x float]* @flatten_4_output_arr, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 267 'getelementptr' 'flatten_4_output_arr_25' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.15ns)   --->   "store float %input_5_input_array_19, float* %flatten_4_output_arr_25, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 268 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 269 [1/2] (1.15ns)   --->   "%input_5_input_array_21 = load float* %input_5_input_array_20, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 269 'load' 'input_5_input_array_21' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_26 = getelementptr [49 x float]* @flatten_4_output_arr_13, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 270 'getelementptr' 'flatten_4_output_arr_26' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (1.15ns)   --->   "store float %input_5_input_array_21, float* %flatten_4_output_arr_26, align 8" [avinav_mnist/c_mnist.c:185475]   --->   Operation 271 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 272 [1/2] (1.15ns)   --->   "%input_5_input_array_23 = load float* %input_5_input_array_22, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 272 'load' 'input_5_input_array_23' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_27 = getelementptr [49 x float]* @flatten_4_output_arr_12, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 273 'getelementptr' 'flatten_4_output_arr_27' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.15ns)   --->   "store float %input_5_input_array_23, float* %flatten_4_output_arr_27, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 274 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 275 [1/2] (1.15ns)   --->   "%input_5_input_array_25 = load float* %input_5_input_array_24, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 275 'load' 'input_5_input_array_25' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_28 = getelementptr [49 x float]* @flatten_4_output_arr_11, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 276 'getelementptr' 'flatten_4_output_arr_28' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.15ns)   --->   "store float %input_5_input_array_25, float* %flatten_4_output_arr_28, align 16" [avinav_mnist/c_mnist.c:185475]   --->   Operation 277 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 278 [1/2] (1.15ns)   --->   "%input_5_input_array_27 = load float* %input_5_input_array_26, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 278 'load' 'input_5_input_array_27' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_29 = getelementptr [49 x float]* @flatten_4_output_arr_10, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 279 'getelementptr' 'flatten_4_output_arr_29' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (1.15ns)   --->   "store float %input_5_input_array_27, float* %flatten_4_output_arr_29, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 280 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 281 [1/2] (1.15ns)   --->   "%input_5_input_array_29 = load float* %input_5_input_array_28, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 281 'load' 'input_5_input_array_29' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_30 = getelementptr [49 x float]* @flatten_4_output_arr_9, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 282 'getelementptr' 'flatten_4_output_arr_30' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (1.15ns)   --->   "store float %input_5_input_array_29, float* %flatten_4_output_arr_30, align 8" [avinav_mnist/c_mnist.c:185475]   --->   Operation 283 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 284 [1/2] (1.15ns)   --->   "%input_5_input_array_31 = load float* %input_5_input_array_30, align 4" [avinav_mnist/c_mnist.c:185472]   --->   Operation 284 'load' 'input_5_input_array_31' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_31 = getelementptr [49 x float]* @flatten_4_output_arr_8, i64 0, i64 %newIndex_cast" [avinav_mnist/c_mnist.c:185475]   --->   Operation 285 'getelementptr' 'flatten_4_output_arr_31' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (1.15ns)   --->   "store float %input_5_input_array_31, float* %flatten_4_output_arr_31, align 4" [avinav_mnist/c_mnist.c:185475]   --->   Operation 286 'store' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "br label %1" [avinav_mnist/c_mnist.c:185472]   --->   Operation 287 'br' <Predicate = (tmp & tmp_s & tmp_4 & tmp_6 & tmp_8 & tmp_2 & tmp_3 & tmp_5 & tmp_7 & tmp_9 & tmp_10 & tmp_11 & tmp_12 & tmp_14 & tmp_16 & tmp_19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 288 [1/1] (0.60ns)   --->   "br label %2" [avinav_mnist/c_mnist.c:185504]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ 0, %.preheader20.0 ], [ %i_16_s, %3 ]" [avinav_mnist/c_mnist.c:185504]   --->   Operation 289 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 290 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.60ns)   --->   "%exitcond3 = icmp eq i10 %i_2, -240" [avinav_mnist/c_mnist.c:185504]   --->   Operation 291 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader19.0.preheader, label %3" [avinav_mnist/c_mnist.c:185504]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [avinav_mnist/c_mnist.c:185504]   --->   Operation 293 'specregionbegin' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185505]   --->   Operation 294 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%newIndex1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_2, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185504]   --->   Operation 295 'partselect' 'newIndex1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%newIndex1_cast = zext i6 %newIndex1 to i64" [avinav_mnist/c_mnist.c:185504]   --->   Operation 296 'zext' 'newIndex1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%dense_6_output_array_16 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 297 'getelementptr' 'dense_6_output_array_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_16, align 16" [avinav_mnist/c_mnist.c:185507]   --->   Operation 298 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_20)" [avinav_mnist/c_mnist.c:185508]   --->   Operation 299 'specregionend' 'empty_27' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%dense_6_output_array_17 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 300 'getelementptr' 'dense_6_output_array_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_17, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 301 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%dense_6_output_array_18 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 302 'getelementptr' 'dense_6_output_array_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_18, align 8" [avinav_mnist/c_mnist.c:185507]   --->   Operation 303 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%dense_6_output_array_19 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 304 'getelementptr' 'dense_6_output_array_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_19, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 305 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%dense_6_output_array_20 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 306 'getelementptr' 'dense_6_output_array_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_20, align 16" [avinav_mnist/c_mnist.c:185507]   --->   Operation 307 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%dense_6_output_array_21 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 308 'getelementptr' 'dense_6_output_array_21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_21, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 309 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%dense_6_output_array_22 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 310 'getelementptr' 'dense_6_output_array_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_22, align 8" [avinav_mnist/c_mnist.c:185507]   --->   Operation 311 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%dense_6_output_array_23 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 312 'getelementptr' 'dense_6_output_array_23' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_23, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 313 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%dense_6_output_array_24 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 314 'getelementptr' 'dense_6_output_array_24' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_24, align 16" [avinav_mnist/c_mnist.c:185507]   --->   Operation 315 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%dense_6_output_array_25 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 316 'getelementptr' 'dense_6_output_array_25' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_25, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 317 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%dense_6_output_array_26 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 318 'getelementptr' 'dense_6_output_array_26' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_26, align 8" [avinav_mnist/c_mnist.c:185507]   --->   Operation 319 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%dense_6_output_array_27 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 320 'getelementptr' 'dense_6_output_array_27' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_27, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 321 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%dense_6_output_array_28 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 322 'getelementptr' 'dense_6_output_array_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_28, align 16" [avinav_mnist/c_mnist.c:185507]   --->   Operation 323 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%dense_6_output_array_29 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 324 'getelementptr' 'dense_6_output_array_29' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_29, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 325 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%dense_6_output_array_30 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 326 'getelementptr' 'dense_6_output_array_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_30, align 8" [avinav_mnist/c_mnist.c:185507]   --->   Operation 327 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%dense_6_output_array_31 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex1_cast" [avinav_mnist/c_mnist.c:185504]   --->   Operation 328 'getelementptr' 'dense_6_output_array_31' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_31, align 4" [avinav_mnist/c_mnist.c:185507]   --->   Operation 329 'store' <Predicate = (!exitcond3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_5 : Operation 330 [1/1] (0.72ns)   --->   "%i_16_s = add i10 %i_2, 16" [avinav_mnist/c_mnist.c:185504]   --->   Operation 330 'add' 'i_16_s' <Predicate = (!exitcond3)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "br label %2" [avinav_mnist/c_mnist.c:185504]   --->   Operation 331 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.60>
ST_6 : Operation 332 [1/1] (0.60ns)   --->   "br label %.preheader19.0" [avinav_mnist/c_mnist.c:185513]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.60>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %5 ], [ 0, %.preheader19.0.preheader ]" [avinav_mnist/c_mnist.c:185513]   --->   Operation 333 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.60ns)   --->   "%exitcond8 = icmp eq i10 %j, -240" [avinav_mnist/c_mnist.c:185513]   --->   Operation 334 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 335 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.72ns)   --->   "%j_1 = add i10 %j, 1" [avinav_mnist/c_mnist.c:185513]   --->   Operation 336 'add' 'j_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader28.0.preheader, label %7" [avinav_mnist/c_mnist.c:185513]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %j, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185513]   --->   Operation 338 'partselect' 'newIndex2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i6 %newIndex2 to i64" [avinav_mnist/c_mnist.c:185513]   --->   Operation 339 'zext' 'newIndex2_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%dense_6_output_array_32 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 340 'getelementptr' 'dense_6_output_array_32' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%dense_6_output_array_33 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 341 'getelementptr' 'dense_6_output_array_33' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%dense_6_output_array_34 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 342 'getelementptr' 'dense_6_output_array_34' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%dense_6_output_array_35 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 343 'getelementptr' 'dense_6_output_array_35' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%dense_6_output_array_36 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 344 'getelementptr' 'dense_6_output_array_36' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%dense_6_output_array_37 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 345 'getelementptr' 'dense_6_output_array_37' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%dense_6_output_array_38 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 346 'getelementptr' 'dense_6_output_array_38' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%dense_6_output_array_39 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 347 'getelementptr' 'dense_6_output_array_39' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%dense_6_output_array_40 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 348 'getelementptr' 'dense_6_output_array_40' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%dense_6_output_array_41 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 349 'getelementptr' 'dense_6_output_array_41' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%dense_6_output_array_42 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 350 'getelementptr' 'dense_6_output_array_42' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%dense_6_output_array_43 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 351 'getelementptr' 'dense_6_output_array_43' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%dense_6_output_array_44 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 352 'getelementptr' 'dense_6_output_array_44' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%dense_6_output_array_45 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 353 'getelementptr' 'dense_6_output_array_45' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%dense_6_output_array_46 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 354 'getelementptr' 'dense_6_output_array_46' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%dense_6_output_array_47 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex2_cast" [avinav_mnist/c_mnist.c:185514]   --->   Operation 355 'getelementptr' 'dense_6_output_array_47' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_7 : Operation 356 [2/2] (1.15ns)   --->   "%dense_6_output_array_48 = load float* %dense_6_output_array_32, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 356 'load' 'dense_6_output_array_48' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 357 [2/2] (1.15ns)   --->   "%dense_6_output_array_49 = load float* %dense_6_output_array_33, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 357 'load' 'dense_6_output_array_49' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 358 [2/2] (1.15ns)   --->   "%dense_6_output_array_50 = load float* %dense_6_output_array_34, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 358 'load' 'dense_6_output_array_50' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 359 [2/2] (1.15ns)   --->   "%dense_6_output_array_51 = load float* %dense_6_output_array_35, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 359 'load' 'dense_6_output_array_51' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 360 [2/2] (1.15ns)   --->   "%dense_6_output_array_52 = load float* %dense_6_output_array_36, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 360 'load' 'dense_6_output_array_52' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 361 [2/2] (1.15ns)   --->   "%dense_6_output_array_53 = load float* %dense_6_output_array_37, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 361 'load' 'dense_6_output_array_53' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 362 [2/2] (1.15ns)   --->   "%dense_6_output_array_54 = load float* %dense_6_output_array_38, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 362 'load' 'dense_6_output_array_54' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 363 [2/2] (1.15ns)   --->   "%dense_6_output_array_55 = load float* %dense_6_output_array_39, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 363 'load' 'dense_6_output_array_55' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 364 [2/2] (1.15ns)   --->   "%dense_6_output_array_56 = load float* %dense_6_output_array_40, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 364 'load' 'dense_6_output_array_56' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 365 [2/2] (1.15ns)   --->   "%dense_6_output_array_57 = load float* %dense_6_output_array_41, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 365 'load' 'dense_6_output_array_57' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 366 [2/2] (1.15ns)   --->   "%dense_6_output_array_58 = load float* %dense_6_output_array_42, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 366 'load' 'dense_6_output_array_58' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 367 [2/2] (1.15ns)   --->   "%dense_6_output_array_59 = load float* %dense_6_output_array_43, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 367 'load' 'dense_6_output_array_59' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 368 [2/2] (1.15ns)   --->   "%dense_6_output_array_60 = load float* %dense_6_output_array_44, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 368 'load' 'dense_6_output_array_60' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 369 [2/2] (1.15ns)   --->   "%dense_6_output_array_61 = load float* %dense_6_output_array_45, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 369 'load' 'dense_6_output_array_61' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 370 [2/2] (1.15ns)   --->   "%dense_6_output_array_62 = load float* %dense_6_output_array_46, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 370 'load' 'dense_6_output_array_62' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 371 [2/2] (1.15ns)   --->   "%dense_6_output_array_63 = load float* %dense_6_output_array_47, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 371 'load' 'dense_6_output_array_63' <Predicate = (!exitcond8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_7 : Operation 372 [1/1] (0.60ns)   --->   "br label %.preheader28.0"   --->   Operation 372 'br' <Predicate = (exitcond8)> <Delay = 0.60>

State 8 <SV = 7> <Delay = 1.65>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j to i20" [avinav_mnist/c_mnist.c:185513]   --->   Operation 373 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%j_cast1 = zext i10 %j to i64" [avinav_mnist/c_mnist.c:185513]   --->   Operation 374 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i10 %j to i4" [avinav_mnist/c_mnist.c:185513]   --->   Operation 375 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%arrayNo = zext i4 %tmp_21 to i64" [avinav_mnist/c_mnist.c:185513]   --->   Operation 376 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 377 [1/2] (1.15ns)   --->   "%dense_6_output_array_48 = load float* %dense_6_output_array_32, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 377 'load' 'dense_6_output_array_48' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 378 [1/2] (1.15ns)   --->   "%dense_6_output_array_49 = load float* %dense_6_output_array_33, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 378 'load' 'dense_6_output_array_49' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 379 [1/2] (1.15ns)   --->   "%dense_6_output_array_50 = load float* %dense_6_output_array_34, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 379 'load' 'dense_6_output_array_50' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 380 [1/2] (1.15ns)   --->   "%dense_6_output_array_51 = load float* %dense_6_output_array_35, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 380 'load' 'dense_6_output_array_51' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 381 [1/2] (1.15ns)   --->   "%dense_6_output_array_52 = load float* %dense_6_output_array_36, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 381 'load' 'dense_6_output_array_52' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 382 [1/2] (1.15ns)   --->   "%dense_6_output_array_53 = load float* %dense_6_output_array_37, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 382 'load' 'dense_6_output_array_53' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 383 [1/2] (1.15ns)   --->   "%dense_6_output_array_54 = load float* %dense_6_output_array_38, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 383 'load' 'dense_6_output_array_54' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 384 [1/2] (1.15ns)   --->   "%dense_6_output_array_55 = load float* %dense_6_output_array_39, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 384 'load' 'dense_6_output_array_55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 385 [1/2] (1.15ns)   --->   "%dense_6_output_array_56 = load float* %dense_6_output_array_40, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 385 'load' 'dense_6_output_array_56' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 386 [1/2] (1.15ns)   --->   "%dense_6_output_array_57 = load float* %dense_6_output_array_41, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 386 'load' 'dense_6_output_array_57' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 387 [1/2] (1.15ns)   --->   "%dense_6_output_array_58 = load float* %dense_6_output_array_42, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 387 'load' 'dense_6_output_array_58' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 388 [1/2] (1.15ns)   --->   "%dense_6_output_array_59 = load float* %dense_6_output_array_43, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 388 'load' 'dense_6_output_array_59' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 389 [1/2] (1.15ns)   --->   "%dense_6_output_array_60 = load float* %dense_6_output_array_44, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 389 'load' 'dense_6_output_array_60' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 390 [1/2] (1.15ns)   --->   "%dense_6_output_array_61 = load float* %dense_6_output_array_45, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 390 'load' 'dense_6_output_array_61' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 391 [1/2] (1.15ns)   --->   "%dense_6_output_array_62 = load float* %dense_6_output_array_46, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 391 'load' 'dense_6_output_array_62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 392 [1/2] (1.15ns)   --->   "%dense_6_output_array_63 = load float* %dense_6_output_array_47, align 4" [avinav_mnist/c_mnist.c:185514]   --->   Operation 392 'load' 'dense_6_output_array_63' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 393 [1/1] (0.49ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_6_output_array_48, float %dense_6_output_array_49, float %dense_6_output_array_50, float %dense_6_output_array_51, float %dense_6_output_array_52, float %dense_6_output_array_53, float %dense_6_output_array_54, float %dense_6_output_array_55, float %dense_6_output_array_56, float %dense_6_output_array_57, float %dense_6_output_array_58, float %dense_6_output_array_59, float %dense_6_output_array_60, float %dense_6_output_array_61, float %dense_6_output_array_62, float %dense_6_output_array_63, i64 %arrayNo)" [avinav_mnist/c_mnist.c:185514]   --->   Operation 393 'mux' 'tmp_22' <Predicate = true> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.60ns)   --->   "br label %6" [avinav_mnist/c_mnist.c:185515]   --->   Operation 394 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 1.96>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%k = phi i10 [ 0, %7 ], [ %k_1, %8 ]" [avinav_mnist/c_mnist.c:185515]   --->   Operation 395 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %tmp_22, %7 ], [ %sum_2, %8 ]" [avinav_mnist/c_mnist.c:185514]   --->   Operation 396 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %7 ], [ %next_mul, %8 ]"   --->   Operation 397 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.60ns)   --->   "%exitcond7 = icmp eq i10 %k, -240" [avinav_mnist/c_mnist.c:185515]   --->   Operation 398 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 399 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.72ns)   --->   "%k_1 = add i10 %k, 1" [avinav_mnist/c_mnist.c:185515]   --->   Operation 400 'add' 'k_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %4, label %8" [avinav_mnist/c_mnist.c:185515]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i10 %k to i4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 402 'trunc' 'tmp_34' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%newIndex6 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %k, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185515]   --->   Operation 403 'partselect' 'newIndex6' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%newIndex6_cast = zext i6 %newIndex6 to i64" [avinav_mnist/c_mnist.c:185515]   --->   Operation 404 'zext' 'newIndex6_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_32 = getelementptr [49 x float]* @flatten_4_output_arr_15, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 405 'getelementptr' 'flatten_4_output_arr_32' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 406 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_33 = load float* %flatten_4_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 406 'load' 'flatten_4_output_arr_33' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_34 = getelementptr [49 x float]* @flatten_4_output_arr_14, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 407 'getelementptr' 'flatten_4_output_arr_34' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 408 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_35 = load float* %flatten_4_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 408 'load' 'flatten_4_output_arr_35' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_36 = getelementptr [49 x float]* @flatten_4_output_arr_7, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 409 'getelementptr' 'flatten_4_output_arr_36' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 410 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_37 = load float* %flatten_4_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 410 'load' 'flatten_4_output_arr_37' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_38 = getelementptr [49 x float]* @flatten_4_output_arr_6, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 411 'getelementptr' 'flatten_4_output_arr_38' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 412 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_39 = load float* %flatten_4_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 412 'load' 'flatten_4_output_arr_39' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_40 = getelementptr [49 x float]* @flatten_4_output_arr_5, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 413 'getelementptr' 'flatten_4_output_arr_40' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 414 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_41 = load float* %flatten_4_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 414 'load' 'flatten_4_output_arr_41' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_42 = getelementptr [49 x float]* @flatten_4_output_arr_4, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 415 'getelementptr' 'flatten_4_output_arr_42' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 416 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_43 = load float* %flatten_4_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 416 'load' 'flatten_4_output_arr_43' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_44 = getelementptr [49 x float]* @flatten_4_output_arr_3, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 417 'getelementptr' 'flatten_4_output_arr_44' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 418 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_45 = load float* %flatten_4_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 418 'load' 'flatten_4_output_arr_45' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_46 = getelementptr [49 x float]* @flatten_4_output_arr_2, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 419 'getelementptr' 'flatten_4_output_arr_46' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 420 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_47 = load float* %flatten_4_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 420 'load' 'flatten_4_output_arr_47' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_48 = getelementptr [49 x float]* @flatten_4_output_arr_1, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 421 'getelementptr' 'flatten_4_output_arr_48' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 422 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_49 = load float* %flatten_4_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 422 'load' 'flatten_4_output_arr_49' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_50 = getelementptr [49 x float]* @flatten_4_output_arr, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 423 'getelementptr' 'flatten_4_output_arr_50' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 424 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_51 = load float* %flatten_4_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 424 'load' 'flatten_4_output_arr_51' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_52 = getelementptr [49 x float]* @flatten_4_output_arr_13, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 425 'getelementptr' 'flatten_4_output_arr_52' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 426 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_53 = load float* %flatten_4_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 426 'load' 'flatten_4_output_arr_53' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_54 = getelementptr [49 x float]* @flatten_4_output_arr_12, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 427 'getelementptr' 'flatten_4_output_arr_54' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 428 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_55 = load float* %flatten_4_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 428 'load' 'flatten_4_output_arr_55' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_56 = getelementptr [49 x float]* @flatten_4_output_arr_11, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 429 'getelementptr' 'flatten_4_output_arr_56' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 430 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_57 = load float* %flatten_4_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 430 'load' 'flatten_4_output_arr_57' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_58 = getelementptr [49 x float]* @flatten_4_output_arr_10, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 431 'getelementptr' 'flatten_4_output_arr_58' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 432 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_59 = load float* %flatten_4_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 432 'load' 'flatten_4_output_arr_59' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_60 = getelementptr [49 x float]* @flatten_4_output_arr_9, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 433 'getelementptr' 'flatten_4_output_arr_60' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 434 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_61 = load float* %flatten_4_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 434 'load' 'flatten_4_output_arr_61' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%flatten_4_output_arr_62 = getelementptr [49 x float]* @flatten_4_output_arr_8, i64 0, i64 %newIndex6_cast" [avinav_mnist/c_mnist.c:185515]   --->   Operation 435 'getelementptr' 'flatten_4_output_arr_62' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 436 [2/2] (1.15ns)   --->   "%flatten_4_output_arr_63 = load float* %flatten_4_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 436 'load' 'flatten_4_output_arr_63' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 437 [1/1] (0.80ns)   --->   "%tmp_35 = add i20 %phi_mul, %j_cast" [avinav_mnist/c_mnist.c:185517]   --->   Operation 437 'add' 'tmp_35' <Predicate = (!exitcond7)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i20 %tmp_35 to i64" [avinav_mnist/c_mnist.c:185517]   --->   Operation 438 'zext' 'tmp_80_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%dense_6_kernel_array_1 = getelementptr [614656 x float]* @dense_6_kernel_array, i64 0, i64 %tmp_80_cast" [avinav_mnist/c_mnist.c:185517]   --->   Operation 439 'getelementptr' 'dense_6_kernel_array_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_9 : Operation 440 [2/2] (1.15ns)   --->   "%dense_6_kernel_array_2 = load float* %dense_6_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185517]   --->   Operation 440 'load' 'dense_6_kernel_array_2' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 10 <SV = 9> <Delay = 1.65>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i4 %tmp_34 to i64" [avinav_mnist/c_mnist.c:185515]   --->   Operation 441 'zext' 'arrayNo1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_10 : Operation 442 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_33 = load float* %flatten_4_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 442 'load' 'flatten_4_output_arr_33' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 443 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_35 = load float* %flatten_4_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 443 'load' 'flatten_4_output_arr_35' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 444 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_37 = load float* %flatten_4_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 444 'load' 'flatten_4_output_arr_37' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 445 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_39 = load float* %flatten_4_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 445 'load' 'flatten_4_output_arr_39' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 446 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_41 = load float* %flatten_4_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 446 'load' 'flatten_4_output_arr_41' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 447 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_43 = load float* %flatten_4_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 447 'load' 'flatten_4_output_arr_43' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 448 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_45 = load float* %flatten_4_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 448 'load' 'flatten_4_output_arr_45' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 449 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_47 = load float* %flatten_4_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 449 'load' 'flatten_4_output_arr_47' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 450 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_49 = load float* %flatten_4_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 450 'load' 'flatten_4_output_arr_49' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 451 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_51 = load float* %flatten_4_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 451 'load' 'flatten_4_output_arr_51' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 452 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_53 = load float* %flatten_4_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 452 'load' 'flatten_4_output_arr_53' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 453 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_55 = load float* %flatten_4_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 453 'load' 'flatten_4_output_arr_55' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 454 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_57 = load float* %flatten_4_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 454 'load' 'flatten_4_output_arr_57' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 455 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_59 = load float* %flatten_4_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 455 'load' 'flatten_4_output_arr_59' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 456 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_61 = load float* %flatten_4_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 456 'load' 'flatten_4_output_arr_61' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 457 [1/2] (1.15ns)   --->   "%flatten_4_output_arr_63 = load float* %flatten_4_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185515]   --->   Operation 457 'load' 'flatten_4_output_arr_63' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_10 : Operation 458 [1/1] (0.49ns)   --->   "%tmp_33 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %flatten_4_output_arr_33, float %flatten_4_output_arr_35, float %flatten_4_output_arr_37, float %flatten_4_output_arr_39, float %flatten_4_output_arr_41, float %flatten_4_output_arr_43, float %flatten_4_output_arr_45, float %flatten_4_output_arr_47, float %flatten_4_output_arr_49, float %flatten_4_output_arr_51, float %flatten_4_output_arr_53, float %flatten_4_output_arr_55, float %flatten_4_output_arr_57, float %flatten_4_output_arr_59, float %flatten_4_output_arr_61, float %flatten_4_output_arr_63, i64 %arrayNo1)" [avinav_mnist/c_mnist.c:185515]   --->   Operation 458 'mux' 'tmp_33' <Predicate = (!exitcond7)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/2] (1.15ns)   --->   "%dense_6_kernel_array_2 = load float* %dense_6_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185517]   --->   Operation 459 'load' 'dense_6_kernel_array_2' <Predicate = (!exitcond7)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 460 [2/2] (8.41ns)   --->   "%tmp_36 = fmul float %tmp_33, %dense_6_kernel_array_2" [avinav_mnist/c_mnist.c:185517]   --->   Operation 460 'fmul' 'tmp_36' <Predicate = (!exitcond7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 461 [1/2] (8.41ns)   --->   "%tmp_36 = fmul float %tmp_33, %dense_6_kernel_array_2" [avinav_mnist/c_mnist.c:185517]   --->   Operation 461 'fmul' 'tmp_36' <Predicate = (!exitcond7)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 462 [1/1] (0.80ns)   --->   "%next_mul = add i20 784, %phi_mul"   --->   Operation 462 'add' 'next_mul' <Predicate = (!exitcond7)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 463 [4/4] (6.43ns)   --->   "%sum_2 = fadd float %sum1, %tmp_36" [avinav_mnist/c_mnist.c:185517]   --->   Operation 463 'fadd' 'sum_2' <Predicate = (!exitcond7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 464 [3/4] (6.43ns)   --->   "%sum_2 = fadd float %sum1, %tmp_36" [avinav_mnist/c_mnist.c:185517]   --->   Operation 464 'fadd' 'sum_2' <Predicate = (!exitcond7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 465 [2/4] (6.43ns)   --->   "%sum_2 = fadd float %sum1, %tmp_36" [avinav_mnist/c_mnist.c:185517]   --->   Operation 465 'fadd' 'sum_2' <Predicate = (!exitcond7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [avinav_mnist/c_mnist.c:185515]   --->   Operation 466 'specregionbegin' 'tmp_32' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185516]   --->   Operation 467 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 468 [1/4] (6.43ns)   --->   "%sum_2 = fadd float %sum1, %tmp_36" [avinav_mnist/c_mnist.c:185517]   --->   Operation 468 'fadd' 'sum_2' <Predicate = (!exitcond7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 469 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_32)" [avinav_mnist/c_mnist.c:185518]   --->   Operation 469 'specregionend' 'empty_30' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "br label %6" [avinav_mnist/c_mnist.c:185515]   --->   Operation 470 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 1.15>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%dense_6_bias_array_a = getelementptr [784 x float]* @dense_6_bias_array, i64 0, i64 %j_cast1" [avinav_mnist/c_mnist.c:185519]   --->   Operation 471 'getelementptr' 'dense_6_bias_array_a' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [2/2] (1.15ns)   --->   "%dense_6_bias_array_l = load float* %dense_6_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185519]   --->   Operation 472 'load' 'dense_6_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 18 <SV = 10> <Delay = 7.59>
ST_18 : Operation 473 [1/2] (1.15ns)   --->   "%dense_6_bias_array_l = load float* %dense_6_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185519]   --->   Operation 473 'load' 'dense_6_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_18 : Operation 474 [4/4] (6.43ns)   --->   "%sum_1 = fadd float %sum1, %dense_6_bias_array_l" [avinav_mnist/c_mnist.c:185519]   --->   Operation 474 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 6.43>
ST_19 : Operation 475 [3/4] (6.43ns)   --->   "%sum_1 = fadd float %sum1, %dense_6_bias_array_l" [avinav_mnist/c_mnist.c:185519]   --->   Operation 475 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 6.43>
ST_20 : Operation 476 [2/4] (6.43ns)   --->   "%sum_1 = fadd float %sum1, %dense_6_bias_array_l" [avinav_mnist/c_mnist.c:185519]   --->   Operation 476 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 7.59>
ST_21 : Operation 477 [1/4] (6.43ns)   --->   "%sum_1 = fadd float %sum1, %dense_6_bias_array_l" [avinav_mnist/c_mnist.c:185519]   --->   Operation 477 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (0.61ns)   --->   "switch i4 %tmp_21, label %branch799 [
    i4 0, label %branch784
    i4 1, label %branch785
    i4 2, label %branch786
    i4 3, label %branch787
    i4 4, label %branch788
    i4 5, label %branch789
    i4 6, label %branch790
    i4 7, label %branch791
    i4 -8, label %branch792
    i4 -7, label %branch793
    i4 -6, label %branch794
    i4 -5, label %branch795
    i4 -4, label %branch796
    i4 -3, label %branch797
    i4 -2, label %branch798
  ]" [avinav_mnist/c_mnist.c:185520]   --->   Operation 478 'switch' <Predicate = true> <Delay = 0.61>
ST_21 : Operation 479 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_46, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 479 'store' <Predicate = (tmp_21 == 14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 480 'br' <Predicate = (tmp_21 == 14)> <Delay = 0.00>
ST_21 : Operation 481 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_45, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 481 'store' <Predicate = (tmp_21 == 13)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 482 'br' <Predicate = (tmp_21 == 13)> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_44, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 483 'store' <Predicate = (tmp_21 == 12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 484 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 484 'br' <Predicate = (tmp_21 == 12)> <Delay = 0.00>
ST_21 : Operation 485 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_43, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 485 'store' <Predicate = (tmp_21 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 486 'br' <Predicate = (tmp_21 == 11)> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_42, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 487 'store' <Predicate = (tmp_21 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 488 'br' <Predicate = (tmp_21 == 10)> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_41, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 489 'store' <Predicate = (tmp_21 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 490 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 490 'br' <Predicate = (tmp_21 == 9)> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_40, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 491 'store' <Predicate = (tmp_21 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 492 'br' <Predicate = (tmp_21 == 8)> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_39, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 493 'store' <Predicate = (tmp_21 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 494 'br' <Predicate = (tmp_21 == 7)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_38, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 495 'store' <Predicate = (tmp_21 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 496 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 496 'br' <Predicate = (tmp_21 == 6)> <Delay = 0.00>
ST_21 : Operation 497 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_37, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 497 'store' <Predicate = (tmp_21 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 498 'br' <Predicate = (tmp_21 == 5)> <Delay = 0.00>
ST_21 : Operation 499 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_36, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 499 'store' <Predicate = (tmp_21 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 500 'br' <Predicate = (tmp_21 == 4)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_35, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 501 'store' <Predicate = (tmp_21 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 502 'br' <Predicate = (tmp_21 == 3)> <Delay = 0.00>
ST_21 : Operation 503 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_34, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 503 'store' <Predicate = (tmp_21 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 504 'br' <Predicate = (tmp_21 == 2)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_33, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 505 'store' <Predicate = (tmp_21 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 506 'br' <Predicate = (tmp_21 == 1)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_32, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 507 'store' <Predicate = (tmp_21 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 508 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 508 'br' <Predicate = (tmp_21 == 0)> <Delay = 0.00>
ST_21 : Operation 509 [1/1] (1.15ns)   --->   "store float %sum_1, float* %dense_6_output_array_47, align 4" [avinav_mnist/c_mnist.c:185520]   --->   Operation 509 'store' <Predicate = (tmp_21 == 15)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "br label %5" [avinav_mnist/c_mnist.c:185520]   --->   Operation 510 'br' <Predicate = (tmp_21 == 15)> <Delay = 0.00>

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (0.00ns)   --->   "br label %.preheader19.0" [avinav_mnist/c_mnist.c:185513]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 1.15>
ST_23 : Operation 512 [1/1] (0.00ns)   --->   "%i_4 = phi i10 [ %i_19_s, %._crit_edge22.15 ], [ 0, %.preheader28.0.preheader ]" [avinav_mnist/c_mnist.c:185525]   --->   Operation 512 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 513 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.60ns)   --->   "%exitcond2 = icmp eq i10 %i_4, -240" [avinav_mnist/c_mnist.c:185525]   --->   Operation 514 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 515 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader18.0.preheader, label %9" [avinav_mnist/c_mnist.c:185525]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [avinav_mnist/c_mnist.c:185525]   --->   Operation 516 'specregionbegin' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%newIndex4 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_4, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185525]   --->   Operation 517 'partselect' 'newIndex4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (0.00ns)   --->   "%newIndex4_cast = zext i6 %newIndex4 to i64" [avinav_mnist/c_mnist.c:185525]   --->   Operation 518 'zext' 'newIndex4_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%dense_6_output_array_67 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 519 'getelementptr' 'dense_6_output_array_67' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 520 [2/2] (1.15ns)   --->   "%dense_6_output_array_68 = load float* %dense_6_output_array_67, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 520 'load' 'dense_6_output_array_68' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "%dense_6_output_array_64 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 521 'getelementptr' 'dense_6_output_array_64' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 522 [2/2] (1.15ns)   --->   "%dense_6_output_array_65 = load float* %dense_6_output_array_64, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 522 'load' 'dense_6_output_array_65' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "%dense_6_output_array_70 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 523 'getelementptr' 'dense_6_output_array_70' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 524 [2/2] (1.15ns)   --->   "%dense_6_output_array_71 = load float* %dense_6_output_array_70, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 524 'load' 'dense_6_output_array_71' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 525 [1/1] (0.00ns)   --->   "%dense_6_output_array_73 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 525 'getelementptr' 'dense_6_output_array_73' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 526 [2/2] (1.15ns)   --->   "%dense_6_output_array_74 = load float* %dense_6_output_array_73, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 526 'load' 'dense_6_output_array_74' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%dense_6_output_array_76 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 527 'getelementptr' 'dense_6_output_array_76' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 528 [2/2] (1.15ns)   --->   "%dense_6_output_array_77 = load float* %dense_6_output_array_76, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 528 'load' 'dense_6_output_array_77' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%dense_6_output_array_79 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 529 'getelementptr' 'dense_6_output_array_79' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 530 [2/2] (1.15ns)   --->   "%dense_6_output_array_80 = load float* %dense_6_output_array_79, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 530 'load' 'dense_6_output_array_80' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%dense_6_output_array_82 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 531 'getelementptr' 'dense_6_output_array_82' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 532 [2/2] (1.15ns)   --->   "%dense_6_output_array_83 = load float* %dense_6_output_array_82, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 532 'load' 'dense_6_output_array_83' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%dense_6_output_array_85 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 533 'getelementptr' 'dense_6_output_array_85' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 534 [2/2] (1.15ns)   --->   "%dense_6_output_array_86 = load float* %dense_6_output_array_85, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 534 'load' 'dense_6_output_array_86' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%dense_6_output_array_88 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 535 'getelementptr' 'dense_6_output_array_88' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 536 [2/2] (1.15ns)   --->   "%dense_6_output_array_89 = load float* %dense_6_output_array_88, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 536 'load' 'dense_6_output_array_89' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%dense_6_output_array_91 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 537 'getelementptr' 'dense_6_output_array_91' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 538 [2/2] (1.15ns)   --->   "%dense_6_output_array_92 = load float* %dense_6_output_array_91, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 538 'load' 'dense_6_output_array_92' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%dense_6_output_array_94 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 539 'getelementptr' 'dense_6_output_array_94' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 540 [2/2] (1.15ns)   --->   "%dense_6_output_array_95 = load float* %dense_6_output_array_94, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 540 'load' 'dense_6_output_array_95' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%dense_6_output_array_97 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 541 'getelementptr' 'dense_6_output_array_97' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 542 [2/2] (1.15ns)   --->   "%dense_6_output_array_98 = load float* %dense_6_output_array_97, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 542 'load' 'dense_6_output_array_98' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%dense_6_output_array_100 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 543 'getelementptr' 'dense_6_output_array_100' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 544 [2/2] (1.15ns)   --->   "%dense_6_output_array_101 = load float* %dense_6_output_array_100, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 544 'load' 'dense_6_output_array_101' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%dense_6_output_array_103 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 545 'getelementptr' 'dense_6_output_array_103' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 546 [2/2] (1.15ns)   --->   "%dense_6_output_array_104 = load float* %dense_6_output_array_103, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 546 'load' 'dense_6_output_array_104' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%dense_6_output_array_106 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 547 'getelementptr' 'dense_6_output_array_106' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 548 [2/2] (1.15ns)   --->   "%dense_6_output_array_107 = load float* %dense_6_output_array_106, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 548 'load' 'dense_6_output_array_107' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%dense_6_output_array_109 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex4_cast" [avinav_mnist/c_mnist.c:185525]   --->   Operation 549 'getelementptr' 'dense_6_output_array_109' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 550 [2/2] (1.15ns)   --->   "%dense_6_output_array_110 = load float* %dense_6_output_array_109, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 550 'load' 'dense_6_output_array_110' <Predicate = (!exitcond2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 551 [1/1] (0.72ns)   --->   "%i_19_s = add i10 %i_4, 16" [avinav_mnist/c_mnist.c:185525]   --->   Operation 551 'add' 'i_19_s' <Predicate = (!exitcond2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "br label %.preheader28.0" [avinav_mnist/c_mnist.c:185525]   --->   Operation 552 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 4.75>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185526]   --->   Operation 553 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 554 [1/2] (1.15ns)   --->   "%dense_6_output_array_68 = load float* %dense_6_output_array_67, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 554 'load' 'dense_6_output_array_68' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 555 [1/1] (0.00ns)   --->   "%dense_6_output_array_69 = bitcast float %dense_6_output_array_68 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 555 'bitcast' 'dense_6_output_array_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_69, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 556 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %dense_6_output_array_69 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 557 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 558 [1/1] (0.58ns)   --->   "%notlhs = icmp ne i8 %tmp_24, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 558 'icmp' 'notlhs' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 559 [1/1] (0.75ns)   --->   "%notrhs = icmp eq i23 %tmp_25, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 559 'icmp' 'notrhs' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_26 = or i1 %notrhs, %notlhs" [avinav_mnist/c_mnist.c:185528]   --->   Operation 560 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 561 [1/1] (3.47ns)   --->   "%tmp_27 = fcmp ole float %dense_6_output_array_68, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 561 'fcmp' 'tmp_27' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_29 = and i1 %tmp_26, %tmp_27" [avinav_mnist/c_mnist.c:185528]   --->   Operation 562 'and' 'tmp_29' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %10, label %._crit_edge22.0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_67, align 16" [avinav_mnist/c_mnist.c:185529]   --->   Operation 564 'store' <Predicate = (tmp_29)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 565 [1/1] (0.00ns)   --->   "br label %._crit_edge22.0" [avinav_mnist/c_mnist.c:185530]   --->   Operation 565 'br' <Predicate = (tmp_29)> <Delay = 0.00>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_23)" [avinav_mnist/c_mnist.c:185531]   --->   Operation 566 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 567 [1/2] (1.15ns)   --->   "%dense_6_output_array_65 = load float* %dense_6_output_array_64, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 567 'load' 'dense_6_output_array_65' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 568 [1/1] (0.00ns)   --->   "%dense_6_output_array_66 = bitcast float %dense_6_output_array_65 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 568 'bitcast' 'dense_6_output_array_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_66, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 569 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i32 %dense_6_output_array_66 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 570 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 571 [1/1] (0.58ns)   --->   "%notlhs1 = icmp ne i8 %tmp_38, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 571 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 572 [1/1] (0.75ns)   --->   "%notrhs1 = icmp eq i23 %tmp_39, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 572 'icmp' 'notrhs1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_40 = or i1 %notrhs1, %notlhs1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 573 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 574 [1/1] (3.47ns)   --->   "%tmp_41 = fcmp ole float %dense_6_output_array_65, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 574 'fcmp' 'tmp_41' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_42 = and i1 %tmp_40, %tmp_41" [avinav_mnist/c_mnist.c:185528]   --->   Operation 575 'and' 'tmp_42' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %11, label %._crit_edge22.1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 576 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 577 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_64, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 577 'store' <Predicate = (tmp_42)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 578 [1/1] (0.00ns)   --->   "br label %._crit_edge22.1" [avinav_mnist/c_mnist.c:185530]   --->   Operation 578 'br' <Predicate = (tmp_42)> <Delay = 0.00>
ST_24 : Operation 579 [1/2] (1.15ns)   --->   "%dense_6_output_array_71 = load float* %dense_6_output_array_70, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 579 'load' 'dense_6_output_array_71' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "%dense_6_output_array_72 = bitcast float %dense_6_output_array_71 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 580 'bitcast' 'dense_6_output_array_72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_72, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 581 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %dense_6_output_array_72 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 582 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.58ns)   --->   "%notlhs2 = icmp ne i8 %tmp_44, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 583 'icmp' 'notlhs2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 584 [1/1] (0.75ns)   --->   "%notrhs2 = icmp eq i23 %tmp_45, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 584 'icmp' 'notrhs2' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_46 = or i1 %notrhs2, %notlhs2" [avinav_mnist/c_mnist.c:185528]   --->   Operation 585 'or' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 586 [1/1] (3.47ns)   --->   "%tmp_47 = fcmp ole float %dense_6_output_array_71, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 586 'fcmp' 'tmp_47' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_48 = and i1 %tmp_46, %tmp_47" [avinav_mnist/c_mnist.c:185528]   --->   Operation 587 'and' 'tmp_48' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %12, label %._crit_edge22.2" [avinav_mnist/c_mnist.c:185528]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 589 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_70, align 8" [avinav_mnist/c_mnist.c:185529]   --->   Operation 589 'store' <Predicate = (tmp_48)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 590 [1/1] (0.00ns)   --->   "br label %._crit_edge22.2" [avinav_mnist/c_mnist.c:185530]   --->   Operation 590 'br' <Predicate = (tmp_48)> <Delay = 0.00>
ST_24 : Operation 591 [1/2] (1.15ns)   --->   "%dense_6_output_array_74 = load float* %dense_6_output_array_73, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 591 'load' 'dense_6_output_array_74' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 592 [1/1] (0.00ns)   --->   "%dense_6_output_array_75 = bitcast float %dense_6_output_array_74 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 592 'bitcast' 'dense_6_output_array_75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_75, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 593 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %dense_6_output_array_75 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 594 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 595 [1/1] (0.58ns)   --->   "%notlhs3 = icmp ne i8 %tmp_51, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 595 'icmp' 'notlhs3' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 596 [1/1] (0.75ns)   --->   "%notrhs3 = icmp eq i23 %tmp_52, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 596 'icmp' 'notrhs3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_53 = or i1 %notrhs3, %notlhs3" [avinav_mnist/c_mnist.c:185528]   --->   Operation 597 'or' 'tmp_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 598 [1/1] (3.47ns)   --->   "%tmp_54 = fcmp ole float %dense_6_output_array_74, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 598 'fcmp' 'tmp_54' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_56 = and i1 %tmp_53, %tmp_54" [avinav_mnist/c_mnist.c:185528]   --->   Operation 599 'and' 'tmp_56' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %13, label %._crit_edge22.3" [avinav_mnist/c_mnist.c:185528]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 601 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_73, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 601 'store' <Predicate = (tmp_56)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 602 [1/1] (0.00ns)   --->   "br label %._crit_edge22.3" [avinav_mnist/c_mnist.c:185530]   --->   Operation 602 'br' <Predicate = (tmp_56)> <Delay = 0.00>
ST_24 : Operation 603 [1/2] (1.15ns)   --->   "%dense_6_output_array_77 = load float* %dense_6_output_array_76, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 603 'load' 'dense_6_output_array_77' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 604 [1/1] (0.00ns)   --->   "%dense_6_output_array_78 = bitcast float %dense_6_output_array_77 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 604 'bitcast' 'dense_6_output_array_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_78, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 605 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %dense_6_output_array_78 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 606 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 607 [1/1] (0.58ns)   --->   "%notlhs4 = icmp ne i8 %tmp_57, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 607 'icmp' 'notlhs4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 608 [1/1] (0.75ns)   --->   "%notrhs4 = icmp eq i23 %tmp_58, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 608 'icmp' 'notrhs4' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_59 = or i1 %notrhs4, %notlhs4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 609 'or' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 610 [1/1] (3.47ns)   --->   "%tmp_60 = fcmp ole float %dense_6_output_array_77, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 610 'fcmp' 'tmp_60' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 611 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_61 = and i1 %tmp_59, %tmp_60" [avinav_mnist/c_mnist.c:185528]   --->   Operation 611 'and' 'tmp_61' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 612 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %14, label %._crit_edge22.4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 612 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 613 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_76, align 16" [avinav_mnist/c_mnist.c:185529]   --->   Operation 613 'store' <Predicate = (tmp_61)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 614 [1/1] (0.00ns)   --->   "br label %._crit_edge22.4" [avinav_mnist/c_mnist.c:185530]   --->   Operation 614 'br' <Predicate = (tmp_61)> <Delay = 0.00>
ST_24 : Operation 615 [1/2] (1.15ns)   --->   "%dense_6_output_array_80 = load float* %dense_6_output_array_79, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 615 'load' 'dense_6_output_array_80' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 616 [1/1] (0.00ns)   --->   "%dense_6_output_array_81 = bitcast float %dense_6_output_array_80 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 616 'bitcast' 'dense_6_output_array_81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_81, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 617 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %dense_6_output_array_81 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 618 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 619 [1/1] (0.58ns)   --->   "%notlhs5 = icmp ne i8 %tmp_62, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 619 'icmp' 'notlhs5' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 620 [1/1] (0.75ns)   --->   "%notrhs5 = icmp eq i23 %tmp_63, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 620 'icmp' 'notrhs5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_64 = or i1 %notrhs5, %notlhs5" [avinav_mnist/c_mnist.c:185528]   --->   Operation 621 'or' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 622 [1/1] (3.47ns)   --->   "%tmp_66 = fcmp ole float %dense_6_output_array_80, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 622 'fcmp' 'tmp_66' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_67 = and i1 %tmp_64, %tmp_66" [avinav_mnist/c_mnist.c:185528]   --->   Operation 623 'and' 'tmp_67' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %15, label %._crit_edge22.5" [avinav_mnist/c_mnist.c:185528]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_79, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 625 'store' <Predicate = (tmp_67)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "br label %._crit_edge22.5" [avinav_mnist/c_mnist.c:185530]   --->   Operation 626 'br' <Predicate = (tmp_67)> <Delay = 0.00>
ST_24 : Operation 627 [1/2] (1.15ns)   --->   "%dense_6_output_array_83 = load float* %dense_6_output_array_82, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 627 'load' 'dense_6_output_array_83' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 628 [1/1] (0.00ns)   --->   "%dense_6_output_array_84 = bitcast float %dense_6_output_array_83 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 628 'bitcast' 'dense_6_output_array_84' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_84, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 629 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %dense_6_output_array_84 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 630 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 631 [1/1] (0.58ns)   --->   "%notlhs6 = icmp ne i8 %tmp_68, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 631 'icmp' 'notlhs6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [1/1] (0.75ns)   --->   "%notrhs6 = icmp eq i23 %tmp_69, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 632 'icmp' 'notrhs6' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node tmp_72)   --->   "%tmp_70 = or i1 %notrhs6, %notlhs6" [avinav_mnist/c_mnist.c:185528]   --->   Operation 633 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 634 [1/1] (3.47ns)   --->   "%tmp_71 = fcmp ole float %dense_6_output_array_83, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 634 'fcmp' 'tmp_71' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 635 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_72 = and i1 %tmp_70, %tmp_71" [avinav_mnist/c_mnist.c:185528]   --->   Operation 635 'and' 'tmp_72' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 636 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %16, label %._crit_edge22.6" [avinav_mnist/c_mnist.c:185528]   --->   Operation 636 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 637 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_82, align 8" [avinav_mnist/c_mnist.c:185529]   --->   Operation 637 'store' <Predicate = (tmp_72)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 638 [1/1] (0.00ns)   --->   "br label %._crit_edge22.6" [avinav_mnist/c_mnist.c:185530]   --->   Operation 638 'br' <Predicate = (tmp_72)> <Delay = 0.00>
ST_24 : Operation 639 [1/2] (1.15ns)   --->   "%dense_6_output_array_86 = load float* %dense_6_output_array_85, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 639 'load' 'dense_6_output_array_86' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 640 [1/1] (0.00ns)   --->   "%dense_6_output_array_87 = bitcast float %dense_6_output_array_86 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 640 'bitcast' 'dense_6_output_array_87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_87, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 641 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i32 %dense_6_output_array_87 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 642 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (0.58ns)   --->   "%notlhs7 = icmp ne i8 %tmp_74, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 643 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 644 [1/1] (0.75ns)   --->   "%notrhs7 = icmp eq i23 %tmp_87, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 644 'icmp' 'notrhs7' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_77 = or i1 %notrhs7, %notlhs7" [avinav_mnist/c_mnist.c:185528]   --->   Operation 645 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 646 [1/1] (3.47ns)   --->   "%tmp_78 = fcmp ole float %dense_6_output_array_86, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 646 'fcmp' 'tmp_78' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 647 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_79 = and i1 %tmp_77, %tmp_78" [avinav_mnist/c_mnist.c:185528]   --->   Operation 647 'and' 'tmp_79' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %tmp_79, label %17, label %._crit_edge22.7" [avinav_mnist/c_mnist.c:185528]   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 649 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_85, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 649 'store' <Predicate = (tmp_79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "br label %._crit_edge22.7" [avinav_mnist/c_mnist.c:185530]   --->   Operation 650 'br' <Predicate = (tmp_79)> <Delay = 0.00>
ST_24 : Operation 651 [1/2] (1.15ns)   --->   "%dense_6_output_array_89 = load float* %dense_6_output_array_88, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 651 'load' 'dense_6_output_array_89' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%dense_6_output_array_90 = bitcast float %dense_6_output_array_89 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 652 'bitcast' 'dense_6_output_array_90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_90, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 653 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i32 %dense_6_output_array_90 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 654 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.58ns)   --->   "%notlhs8 = icmp ne i8 %tmp_80, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 655 'icmp' 'notlhs8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 656 [1/1] (0.75ns)   --->   "%notrhs8 = icmp eq i23 %tmp_91, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 656 'icmp' 'notrhs8' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_83 = or i1 %notrhs8, %notlhs8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 657 'or' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 658 [1/1] (3.47ns)   --->   "%tmp_84 = fcmp ole float %dense_6_output_array_89, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 658 'fcmp' 'tmp_84' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 659 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_85 = and i1 %tmp_83, %tmp_84" [avinav_mnist/c_mnist.c:185528]   --->   Operation 659 'and' 'tmp_85' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %18, label %._crit_edge22.8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_88, align 16" [avinav_mnist/c_mnist.c:185529]   --->   Operation 661 'store' <Predicate = (tmp_85)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "br label %._crit_edge22.8" [avinav_mnist/c_mnist.c:185530]   --->   Operation 662 'br' <Predicate = (tmp_85)> <Delay = 0.00>
ST_24 : Operation 663 [1/2] (1.15ns)   --->   "%dense_6_output_array_92 = load float* %dense_6_output_array_91, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 663 'load' 'dense_6_output_array_92' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%dense_6_output_array_93 = bitcast float %dense_6_output_array_92 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 664 'bitcast' 'dense_6_output_array_93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_93, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 665 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i32 %dense_6_output_array_93 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 666 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (0.58ns)   --->   "%notlhs10 = icmp ne i8 %tmp_94, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 667 'icmp' 'notlhs10' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 668 [1/1] (0.75ns)   --->   "%notrhs10 = icmp eq i23 %tmp_103, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 668 'icmp' 'notrhs10' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96 = or i1 %notrhs10, %notlhs10" [avinav_mnist/c_mnist.c:185528]   --->   Operation 669 'or' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 670 [1/1] (3.47ns)   --->   "%tmp_97 = fcmp ole float %dense_6_output_array_92, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 670 'fcmp' 'tmp_97' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 671 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_98 = and i1 %tmp_96, %tmp_97" [avinav_mnist/c_mnist.c:185528]   --->   Operation 671 'and' 'tmp_98' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %19, label %._crit_edge22.9" [avinav_mnist/c_mnist.c:185528]   --->   Operation 672 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 673 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_91, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 673 'store' <Predicate = (tmp_98)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 674 [1/1] (0.00ns)   --->   "br label %._crit_edge22.9" [avinav_mnist/c_mnist.c:185530]   --->   Operation 674 'br' <Predicate = (tmp_98)> <Delay = 0.00>
ST_24 : Operation 675 [1/2] (1.15ns)   --->   "%dense_6_output_array_95 = load float* %dense_6_output_array_94, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 675 'load' 'dense_6_output_array_95' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%dense_6_output_array_96 = bitcast float %dense_6_output_array_95 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 676 'bitcast' 'dense_6_output_array_96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_96, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 677 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i32 %dense_6_output_array_96 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 678 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 679 [1/1] (0.58ns)   --->   "%notlhs12 = icmp ne i8 %tmp_107, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 679 'icmp' 'notlhs12' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 680 [1/1] (0.75ns)   --->   "%notrhs12 = icmp eq i23 %tmp_113, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 680 'icmp' 'notrhs12' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_109 = or i1 %notrhs12, %notlhs12" [avinav_mnist/c_mnist.c:185528]   --->   Operation 681 'or' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 682 [1/1] (3.47ns)   --->   "%tmp_110 = fcmp ole float %dense_6_output_array_95, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 682 'fcmp' 'tmp_110' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 683 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_111 = and i1 %tmp_109, %tmp_110" [avinav_mnist/c_mnist.c:185528]   --->   Operation 683 'and' 'tmp_111' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 684 [1/1] (0.00ns)   --->   "br i1 %tmp_111, label %20, label %._crit_edge22.10" [avinav_mnist/c_mnist.c:185528]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 685 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_94, align 8" [avinav_mnist/c_mnist.c:185529]   --->   Operation 685 'store' <Predicate = (tmp_111)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 686 [1/1] (0.00ns)   --->   "br label %._crit_edge22.10" [avinav_mnist/c_mnist.c:185530]   --->   Operation 686 'br' <Predicate = (tmp_111)> <Delay = 0.00>
ST_24 : Operation 687 [1/2] (1.15ns)   --->   "%dense_6_output_array_98 = load float* %dense_6_output_array_97, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 687 'load' 'dense_6_output_array_98' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 688 [1/1] (0.00ns)   --->   "%dense_6_output_array_99 = bitcast float %dense_6_output_array_98 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 688 'bitcast' 'dense_6_output_array_99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_99, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 689 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i32 %dense_6_output_array_99 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 690 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 691 [1/1] (0.58ns)   --->   "%notlhs14 = icmp ne i8 %tmp_118, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 691 'icmp' 'notlhs14' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 692 [1/1] (0.75ns)   --->   "%notrhs14 = icmp eq i23 %tmp_119, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 692 'icmp' 'notrhs14' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node tmp_122)   --->   "%tmp_120 = or i1 %notrhs14, %notlhs14" [avinav_mnist/c_mnist.c:185528]   --->   Operation 693 'or' 'tmp_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 694 [1/1] (3.47ns)   --->   "%tmp_121 = fcmp ole float %dense_6_output_array_98, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 694 'fcmp' 'tmp_121' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 695 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_122 = and i1 %tmp_120, %tmp_121" [avinav_mnist/c_mnist.c:185528]   --->   Operation 695 'and' 'tmp_122' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 696 [1/1] (0.00ns)   --->   "br i1 %tmp_122, label %21, label %._crit_edge22.11" [avinav_mnist/c_mnist.c:185528]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 697 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_97, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 697 'store' <Predicate = (tmp_122)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 698 [1/1] (0.00ns)   --->   "br label %._crit_edge22.11" [avinav_mnist/c_mnist.c:185530]   --->   Operation 698 'br' <Predicate = (tmp_122)> <Delay = 0.00>
ST_24 : Operation 699 [1/2] (1.15ns)   --->   "%dense_6_output_array_101 = load float* %dense_6_output_array_100, align 16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 699 'load' 'dense_6_output_array_101' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 700 [1/1] (0.00ns)   --->   "%dense_6_output_array_102 = bitcast float %dense_6_output_array_101 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 700 'bitcast' 'dense_6_output_array_102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_102, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 701 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i32 %dense_6_output_array_102 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 702 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.58ns)   --->   "%notlhs16 = icmp ne i8 %tmp_128, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 703 'icmp' 'notlhs16' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 704 [1/1] (0.75ns)   --->   "%notrhs16 = icmp eq i23 %tmp_129, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 704 'icmp' 'notrhs16' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node tmp_132)   --->   "%tmp_130 = or i1 %notrhs16, %notlhs16" [avinav_mnist/c_mnist.c:185528]   --->   Operation 705 'or' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 706 [1/1] (3.47ns)   --->   "%tmp_131 = fcmp ole float %dense_6_output_array_101, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 706 'fcmp' 'tmp_131' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 707 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_132 = and i1 %tmp_130, %tmp_131" [avinav_mnist/c_mnist.c:185528]   --->   Operation 707 'and' 'tmp_132' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "br i1 %tmp_132, label %22, label %._crit_edge22.12" [avinav_mnist/c_mnist.c:185528]   --->   Operation 708 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_100, align 16" [avinav_mnist/c_mnist.c:185529]   --->   Operation 709 'store' <Predicate = (tmp_132)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "br label %._crit_edge22.12" [avinav_mnist/c_mnist.c:185530]   --->   Operation 710 'br' <Predicate = (tmp_132)> <Delay = 0.00>
ST_24 : Operation 711 [1/2] (1.15ns)   --->   "%dense_6_output_array_104 = load float* %dense_6_output_array_103, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 711 'load' 'dense_6_output_array_104' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%dense_6_output_array_105 = bitcast float %dense_6_output_array_104 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 712 'bitcast' 'dense_6_output_array_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_105, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 713 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i32 %dense_6_output_array_105 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 714 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (0.58ns)   --->   "%notlhs18 = icmp ne i8 %tmp_138, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 715 'icmp' 'notlhs18' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [1/1] (0.75ns)   --->   "%notrhs18 = icmp eq i23 %tmp_139, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 716 'icmp' 'notrhs18' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_140 = or i1 %notrhs18, %notlhs18" [avinav_mnist/c_mnist.c:185528]   --->   Operation 717 'or' 'tmp_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 718 [1/1] (3.47ns)   --->   "%tmp_141 = fcmp ole float %dense_6_output_array_104, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 718 'fcmp' 'tmp_141' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_142 = and i1 %tmp_140, %tmp_141" [avinav_mnist/c_mnist.c:185528]   --->   Operation 719 'and' 'tmp_142' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %tmp_142, label %23, label %._crit_edge22.13" [avinav_mnist/c_mnist.c:185528]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 721 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_103, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 721 'store' <Predicate = (tmp_142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 722 [1/1] (0.00ns)   --->   "br label %._crit_edge22.13" [avinav_mnist/c_mnist.c:185530]   --->   Operation 722 'br' <Predicate = (tmp_142)> <Delay = 0.00>
ST_24 : Operation 723 [1/2] (1.15ns)   --->   "%dense_6_output_array_107 = load float* %dense_6_output_array_106, align 8" [avinav_mnist/c_mnist.c:185528]   --->   Operation 723 'load' 'dense_6_output_array_107' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 724 [1/1] (0.00ns)   --->   "%dense_6_output_array_108 = bitcast float %dense_6_output_array_107 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 724 'bitcast' 'dense_6_output_array_108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_108, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 725 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i32 %dense_6_output_array_108 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 726 'trunc' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 727 [1/1] (0.58ns)   --->   "%notlhs20 = icmp ne i8 %tmp_148, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 727 'icmp' 'notlhs20' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 728 [1/1] (0.75ns)   --->   "%notrhs20 = icmp eq i23 %tmp_149, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 728 'icmp' 'notrhs20' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node tmp_152)   --->   "%tmp_150 = or i1 %notrhs20, %notlhs20" [avinav_mnist/c_mnist.c:185528]   --->   Operation 729 'or' 'tmp_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 730 [1/1] (3.47ns)   --->   "%tmp_151 = fcmp ole float %dense_6_output_array_107, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 730 'fcmp' 'tmp_151' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 731 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_152 = and i1 %tmp_150, %tmp_151" [avinav_mnist/c_mnist.c:185528]   --->   Operation 731 'and' 'tmp_152' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 732 [1/1] (0.00ns)   --->   "br i1 %tmp_152, label %24, label %._crit_edge22.14" [avinav_mnist/c_mnist.c:185528]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 733 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_106, align 8" [avinav_mnist/c_mnist.c:185529]   --->   Operation 733 'store' <Predicate = (tmp_152)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 734 [1/1] (0.00ns)   --->   "br label %._crit_edge22.14" [avinav_mnist/c_mnist.c:185530]   --->   Operation 734 'br' <Predicate = (tmp_152)> <Delay = 0.00>
ST_24 : Operation 735 [1/2] (1.15ns)   --->   "%dense_6_output_array_110 = load float* %dense_6_output_array_109, align 4" [avinav_mnist/c_mnist.c:185528]   --->   Operation 735 'load' 'dense_6_output_array_110' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 736 [1/1] (0.00ns)   --->   "%dense_6_output_array_111 = bitcast float %dense_6_output_array_110 to i32" [avinav_mnist/c_mnist.c:185528]   --->   Operation 736 'bitcast' 'dense_6_output_array_111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_158 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_6_output_array_111, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185528]   --->   Operation 737 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i32 %dense_6_output_array_111 to i23" [avinav_mnist/c_mnist.c:185528]   --->   Operation 738 'trunc' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 739 [1/1] (0.58ns)   --->   "%notlhs22 = icmp ne i8 %tmp_158, -1" [avinav_mnist/c_mnist.c:185528]   --->   Operation 739 'icmp' 'notlhs22' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 740 [1/1] (0.75ns)   --->   "%notrhs22 = icmp eq i23 %tmp_159, 0" [avinav_mnist/c_mnist.c:185528]   --->   Operation 740 'icmp' 'notrhs22' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node tmp_162)   --->   "%tmp_160 = or i1 %notrhs22, %notlhs22" [avinav_mnist/c_mnist.c:185528]   --->   Operation 741 'or' 'tmp_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 742 [1/1] (3.47ns)   --->   "%tmp_161 = fcmp ole float %dense_6_output_array_110, 0.000000e+00" [avinav_mnist/c_mnist.c:185528]   --->   Operation 742 'fcmp' 'tmp_161' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 743 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_162 = and i1 %tmp_160, %tmp_161" [avinav_mnist/c_mnist.c:185528]   --->   Operation 743 'and' 'tmp_162' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 744 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %25, label %._crit_edge22.15" [avinav_mnist/c_mnist.c:185528]   --->   Operation 744 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 745 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_6_output_array_109, align 4" [avinav_mnist/c_mnist.c:185529]   --->   Operation 745 'store' <Predicate = (tmp_162)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "br label %._crit_edge22.15" [avinav_mnist/c_mnist.c:185530]   --->   Operation 746 'br' <Predicate = (tmp_162)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 0.60>
ST_25 : Operation 747 [1/1] (0.60ns)   --->   "br label %.preheader18.0" [avinav_mnist/c_mnist.c:185548]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 9> <Delay = 1.15>
ST_26 : Operation 748 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ %i_20_s, %.preheader18.1 ], [ 0, %.preheader18.0.preheader ]" [avinav_mnist/c_mnist.c:185548]   --->   Operation 748 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 749 [1/1] (0.60ns)   --->   "%tmp_37 = icmp ult i10 %i_6, -240" [avinav_mnist/c_mnist.c:185548]   --->   Operation 749 'icmp' 'tmp_37' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 750 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 750 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %.preheader18.1, label %._crit_edge23.preheader" [avinav_mnist/c_mnist.c:185548]   --->   Operation 751 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 752 [1/1] (0.00ns)   --->   "%newIndex5 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_6, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185548]   --->   Operation 752 'partselect' 'newIndex5' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 753 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i6 %newIndex5 to i64" [avinav_mnist/c_mnist.c:185548]   --->   Operation 753 'zext' 'newIndex5_cast' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 754 [1/1] (0.00ns)   --->   "%dense_6_output_array_112 = getelementptr [49 x float]* @dense_6_output_array, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 754 'getelementptr' 'dense_6_output_array_112' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 755 [2/2] (1.15ns)   --->   "%dense_6_output_array_113 = load float* %dense_6_output_array_112, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 755 'load' 'dense_6_output_array_113' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 756 [1/1] (0.00ns)   --->   "%dense_6_output_array_114 = getelementptr [49 x float]* @dense_6_output_array_1, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 756 'getelementptr' 'dense_6_output_array_114' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 757 [2/2] (1.15ns)   --->   "%dense_6_output_array_115 = load float* %dense_6_output_array_114, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 757 'load' 'dense_6_output_array_115' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 758 [1/1] (0.00ns)   --->   "%dense_6_output_array_116 = getelementptr [49 x float]* @dense_6_output_array_2, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 758 'getelementptr' 'dense_6_output_array_116' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 759 [2/2] (1.15ns)   --->   "%dense_6_output_array_117 = load float* %dense_6_output_array_116, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 759 'load' 'dense_6_output_array_117' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 760 [1/1] (0.00ns)   --->   "%dense_6_output_array_118 = getelementptr [49 x float]* @dense_6_output_array_3, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 760 'getelementptr' 'dense_6_output_array_118' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 761 [2/2] (1.15ns)   --->   "%dense_6_output_array_119 = load float* %dense_6_output_array_118, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 761 'load' 'dense_6_output_array_119' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 762 [1/1] (0.00ns)   --->   "%dense_6_output_array_120 = getelementptr [49 x float]* @dense_6_output_array_4, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 762 'getelementptr' 'dense_6_output_array_120' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 763 [2/2] (1.15ns)   --->   "%dense_6_output_array_121 = load float* %dense_6_output_array_120, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 763 'load' 'dense_6_output_array_121' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 764 [1/1] (0.00ns)   --->   "%dense_6_output_array_122 = getelementptr [49 x float]* @dense_6_output_array_5, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 764 'getelementptr' 'dense_6_output_array_122' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 765 [2/2] (1.15ns)   --->   "%dense_6_output_array_123 = load float* %dense_6_output_array_122, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 765 'load' 'dense_6_output_array_123' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 766 [1/1] (0.00ns)   --->   "%dense_6_output_array_124 = getelementptr [49 x float]* @dense_6_output_array_6, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 766 'getelementptr' 'dense_6_output_array_124' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 767 [2/2] (1.15ns)   --->   "%dense_6_output_array_125 = load float* %dense_6_output_array_124, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 767 'load' 'dense_6_output_array_125' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 768 [1/1] (0.00ns)   --->   "%dense_6_output_array_126 = getelementptr [49 x float]* @dense_6_output_array_7, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 768 'getelementptr' 'dense_6_output_array_126' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 769 [2/2] (1.15ns)   --->   "%dense_6_output_array_127 = load float* %dense_6_output_array_126, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 769 'load' 'dense_6_output_array_127' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 770 [1/1] (0.00ns)   --->   "%dense_6_output_array_128 = getelementptr [49 x float]* @dense_6_output_array_8, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 770 'getelementptr' 'dense_6_output_array_128' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 771 [2/2] (1.15ns)   --->   "%dense_6_output_array_129 = load float* %dense_6_output_array_128, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 771 'load' 'dense_6_output_array_129' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 772 [1/1] (0.00ns)   --->   "%dense_6_output_array_130 = getelementptr [49 x float]* @dense_6_output_array_9, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 772 'getelementptr' 'dense_6_output_array_130' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 773 [2/2] (1.15ns)   --->   "%dense_6_output_array_131 = load float* %dense_6_output_array_130, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 773 'load' 'dense_6_output_array_131' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 774 [1/1] (0.00ns)   --->   "%dense_6_output_array_132 = getelementptr [49 x float]* @dense_6_output_array_10, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 774 'getelementptr' 'dense_6_output_array_132' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 775 [2/2] (1.15ns)   --->   "%dense_6_output_array_133 = load float* %dense_6_output_array_132, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 775 'load' 'dense_6_output_array_133' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 776 [1/1] (0.00ns)   --->   "%dense_6_output_array_134 = getelementptr [49 x float]* @dense_6_output_array_11, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 776 'getelementptr' 'dense_6_output_array_134' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 777 [2/2] (1.15ns)   --->   "%dense_6_output_array_135 = load float* %dense_6_output_array_134, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 777 'load' 'dense_6_output_array_135' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 778 [1/1] (0.00ns)   --->   "%dense_6_output_array_136 = getelementptr [49 x float]* @dense_6_output_array_12, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 778 'getelementptr' 'dense_6_output_array_136' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 779 [2/2] (1.15ns)   --->   "%dense_6_output_array_137 = load float* %dense_6_output_array_136, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 779 'load' 'dense_6_output_array_137' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 780 [1/1] (0.00ns)   --->   "%dense_6_output_array_138 = getelementptr [49 x float]* @dense_6_output_array_13, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 780 'getelementptr' 'dense_6_output_array_138' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 781 [2/2] (1.15ns)   --->   "%dense_6_output_array_139 = load float* %dense_6_output_array_138, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 781 'load' 'dense_6_output_array_139' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 782 [1/1] (0.00ns)   --->   "%dense_6_output_array_140 = getelementptr [49 x float]* @dense_6_output_array_14, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 782 'getelementptr' 'dense_6_output_array_140' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 783 [2/2] (1.15ns)   --->   "%dense_6_output_array_141 = load float* %dense_6_output_array_140, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 783 'load' 'dense_6_output_array_141' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 784 [1/1] (0.00ns)   --->   "%dense_6_output_array_142 = getelementptr [49 x float]* @dense_6_output_array_15, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 784 'getelementptr' 'dense_6_output_array_142' <Predicate = (tmp_37)> <Delay = 0.00>
ST_26 : Operation 785 [2/2] (1.15ns)   --->   "%dense_6_output_array_143 = load float* %dense_6_output_array_142, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 785 'load' 'dense_6_output_array_143' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 786 [1/1] (0.72ns)   --->   "%i_20_s = add i10 %i_6, 16" [avinav_mnist/c_mnist.c:185548]   --->   Operation 786 'add' 'i_20_s' <Predicate = (tmp_37)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 2.31>
ST_27 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [avinav_mnist/c_mnist.c:185548]   --->   Operation 787 'specregionbegin' 'tmp_43' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 788 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185549]   --->   Operation 788 'specpipeline' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 789 [1/2] (1.15ns)   --->   "%dense_6_output_array_113 = load float* %dense_6_output_array_112, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 789 'load' 'dense_6_output_array_113' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 790 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_16 = getelementptr [49 x float]* %dropout_4_output_arr, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 790 'getelementptr' 'dropout_4_output_arr_16' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 791 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_113, float* %dropout_4_output_arr_16, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 791 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 792 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)" [avinav_mnist/c_mnist.c:185552]   --->   Operation 792 'specregionend' 'empty_34' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 793 [1/2] (1.15ns)   --->   "%dense_6_output_array_115 = load float* %dense_6_output_array_114, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 793 'load' 'dense_6_output_array_115' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 794 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_17 = getelementptr [49 x float]* %dropout_4_output_arr_1, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 794 'getelementptr' 'dropout_4_output_arr_17' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 795 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_115, float* %dropout_4_output_arr_17, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 795 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 796 [1/2] (1.15ns)   --->   "%dense_6_output_array_117 = load float* %dense_6_output_array_116, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 796 'load' 'dense_6_output_array_117' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_18 = getelementptr [49 x float]* %dropout_4_output_arr_2, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 797 'getelementptr' 'dropout_4_output_arr_18' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 798 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_117, float* %dropout_4_output_arr_18, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 798 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 799 [1/2] (1.15ns)   --->   "%dense_6_output_array_119 = load float* %dense_6_output_array_118, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 799 'load' 'dense_6_output_array_119' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 800 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_19 = getelementptr [49 x float]* %dropout_4_output_arr_3, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 800 'getelementptr' 'dropout_4_output_arr_19' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 801 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_119, float* %dropout_4_output_arr_19, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 801 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 802 [1/2] (1.15ns)   --->   "%dense_6_output_array_121 = load float* %dense_6_output_array_120, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 802 'load' 'dense_6_output_array_121' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 803 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_20 = getelementptr [49 x float]* %dropout_4_output_arr_4, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 803 'getelementptr' 'dropout_4_output_arr_20' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 804 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_121, float* %dropout_4_output_arr_20, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 804 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 805 [1/2] (1.15ns)   --->   "%dense_6_output_array_123 = load float* %dense_6_output_array_122, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 805 'load' 'dense_6_output_array_123' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 806 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_21 = getelementptr [49 x float]* %dropout_4_output_arr_5, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 806 'getelementptr' 'dropout_4_output_arr_21' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 807 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_123, float* %dropout_4_output_arr_21, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 807 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 808 [1/2] (1.15ns)   --->   "%dense_6_output_array_125 = load float* %dense_6_output_array_124, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 808 'load' 'dense_6_output_array_125' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 809 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_22 = getelementptr [49 x float]* %dropout_4_output_arr_6, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 809 'getelementptr' 'dropout_4_output_arr_22' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 810 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_125, float* %dropout_4_output_arr_22, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 810 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 811 [1/2] (1.15ns)   --->   "%dense_6_output_array_127 = load float* %dense_6_output_array_126, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 811 'load' 'dense_6_output_array_127' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 812 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_23 = getelementptr [49 x float]* %dropout_4_output_arr_7, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 812 'getelementptr' 'dropout_4_output_arr_23' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 813 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_127, float* %dropout_4_output_arr_23, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 813 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 814 [1/2] (1.15ns)   --->   "%dense_6_output_array_129 = load float* %dense_6_output_array_128, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 814 'load' 'dense_6_output_array_129' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 815 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_24 = getelementptr [49 x float]* %dropout_4_output_arr_8, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 815 'getelementptr' 'dropout_4_output_arr_24' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 816 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_129, float* %dropout_4_output_arr_24, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 816 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 817 [1/2] (1.15ns)   --->   "%dense_6_output_array_131 = load float* %dense_6_output_array_130, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 817 'load' 'dense_6_output_array_131' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 818 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_25 = getelementptr [49 x float]* %dropout_4_output_arr_9, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 818 'getelementptr' 'dropout_4_output_arr_25' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 819 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_131, float* %dropout_4_output_arr_25, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 819 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 820 [1/2] (1.15ns)   --->   "%dense_6_output_array_133 = load float* %dense_6_output_array_132, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 820 'load' 'dense_6_output_array_133' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 821 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_26 = getelementptr [49 x float]* %dropout_4_output_arr_10, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 821 'getelementptr' 'dropout_4_output_arr_26' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 822 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_133, float* %dropout_4_output_arr_26, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 822 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 823 [1/2] (1.15ns)   --->   "%dense_6_output_array_135 = load float* %dense_6_output_array_134, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 823 'load' 'dense_6_output_array_135' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 824 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_27 = getelementptr [49 x float]* %dropout_4_output_arr_11, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 824 'getelementptr' 'dropout_4_output_arr_27' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 825 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_135, float* %dropout_4_output_arr_27, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 825 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 826 [1/2] (1.15ns)   --->   "%dense_6_output_array_137 = load float* %dense_6_output_array_136, align 16" [avinav_mnist/c_mnist.c:185551]   --->   Operation 826 'load' 'dense_6_output_array_137' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 827 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_28 = getelementptr [49 x float]* %dropout_4_output_arr_12, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 827 'getelementptr' 'dropout_4_output_arr_28' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 828 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_137, float* %dropout_4_output_arr_28, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 828 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 829 [1/2] (1.15ns)   --->   "%dense_6_output_array_139 = load float* %dense_6_output_array_138, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 829 'load' 'dense_6_output_array_139' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 830 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_29 = getelementptr [49 x float]* %dropout_4_output_arr_13, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 830 'getelementptr' 'dropout_4_output_arr_29' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 831 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_139, float* %dropout_4_output_arr_29, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 831 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 832 [1/2] (1.15ns)   --->   "%dense_6_output_array_141 = load float* %dense_6_output_array_140, align 8" [avinav_mnist/c_mnist.c:185551]   --->   Operation 832 'load' 'dense_6_output_array_141' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 833 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_30 = getelementptr [49 x float]* %dropout_4_output_arr_14, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 833 'getelementptr' 'dropout_4_output_arr_30' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 834 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_141, float* %dropout_4_output_arr_30, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 834 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 835 [1/2] (1.15ns)   --->   "%dense_6_output_array_143 = load float* %dense_6_output_array_142, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 835 'load' 'dense_6_output_array_143' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 836 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_31 = getelementptr [49 x float]* %dropout_4_output_arr_15, i64 0, i64 %newIndex5_cast" [avinav_mnist/c_mnist.c:185548]   --->   Operation 836 'getelementptr' 'dropout_4_output_arr_31' <Predicate = (tmp_37)> <Delay = 0.00>
ST_27 : Operation 837 [1/1] (1.15ns)   --->   "store float %dense_6_output_array_143, float* %dropout_4_output_arr_31, align 4" [avinav_mnist/c_mnist.c:185551]   --->   Operation 837 'store' <Predicate = (tmp_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "br label %.preheader18.0" [avinav_mnist/c_mnist.c:185548]   --->   Operation 838 'br' <Predicate = (tmp_37)> <Delay = 0.00>

State 28 <SV = 10> <Delay = 0.60>
ST_28 : Operation 839 [1/1] (0.60ns)   --->   "br label %._crit_edge23" [avinav_mnist/c_mnist.c:185572]   --->   Operation 839 'br' <Predicate = true> <Delay = 0.60>

State 29 <SV = 11> <Delay = 1.15>
ST_29 : Operation 840 [1/1] (0.00ns)   --->   "%i_7 = phi i64 [ %i_21_1, %branch1176 ], [ 0, %._crit_edge23.preheader ]" [avinav_mnist/c_mnist.c:185572]   --->   Operation 840 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 841 [1/1] (1.06ns)   --->   "%exitcond9 = icmp eq i64 %i_7, 392" [avinav_mnist/c_mnist.c:185572]   --->   Operation 841 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 842 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader17.preheader, label %branch1296" [avinav_mnist/c_mnist.c:185572]   --->   Operation 842 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [avinav_mnist/c_mnist.c:185572]   --->   Operation 843 'specregionbegin' 'tmp_49' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185573]   --->   Operation 844 'specpipeline' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 845 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_7, i32 4, i32 10)" [avinav_mnist/c_mnist.c:185572]   --->   Operation 845 'partselect' 'newIndex7' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 846 [1/1] (0.00ns)   --->   "%newIndex7_cast = zext i7 %newIndex7 to i64" [avinav_mnist/c_mnist.c:185572]   --->   Operation 846 'zext' 'newIndex7_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 847 [1/1] (0.00ns)   --->   "%dense_7_output_array_16 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 847 'getelementptr' 'dense_7_output_array_16' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 848 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_16, align 16" [avinav_mnist/c_mnist.c:185575]   --->   Operation 848 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 849 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_49)" [avinav_mnist/c_mnist.c:185576]   --->   Operation 849 'specregionend' 'empty_35' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 850 [1/1] (0.00ns)   --->   "%dense_7_output_array_17 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 850 'getelementptr' 'dense_7_output_array_17' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 851 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_17, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 851 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 852 [1/1] (0.00ns)   --->   "%dense_7_output_array_18 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 852 'getelementptr' 'dense_7_output_array_18' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 853 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_18, align 8" [avinav_mnist/c_mnist.c:185575]   --->   Operation 853 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 854 [1/1] (0.00ns)   --->   "%dense_7_output_array_19 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 854 'getelementptr' 'dense_7_output_array_19' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 855 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_19, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 855 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 856 [1/1] (0.00ns)   --->   "%dense_7_output_array_20 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 856 'getelementptr' 'dense_7_output_array_20' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 857 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_20, align 16" [avinav_mnist/c_mnist.c:185575]   --->   Operation 857 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 858 [1/1] (0.00ns)   --->   "%dense_7_output_array_21 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 858 'getelementptr' 'dense_7_output_array_21' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 859 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_21, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 859 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 860 [1/1] (0.00ns)   --->   "%dense_7_output_array_22 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 860 'getelementptr' 'dense_7_output_array_22' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 861 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_22, align 8" [avinav_mnist/c_mnist.c:185575]   --->   Operation 861 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 862 [1/1] (0.00ns)   --->   "%dense_7_output_array_23 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 862 'getelementptr' 'dense_7_output_array_23' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 863 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_23, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 863 'store' <Predicate = (!exitcond9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node exitcond9_8)   --->   "%i_21_s = or i64 %i_7, 8" [avinav_mnist/c_mnist.c:185572]   --->   Operation 864 'or' 'i_21_s' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 865 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond9_8 = icmp eq i64 %i_21_s, 392" [avinav_mnist/c_mnist.c:185572]   --->   Operation 865 'icmp' 'exitcond9_8' <Predicate = (!exitcond9)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 866 [1/1] (0.00ns)   --->   "br i1 %exitcond9_8, label %.preheader17.preheader, label %branch1176" [avinav_mnist/c_mnist.c:185572]   --->   Operation 866 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_29 : Operation 867 [1/1] (0.00ns)   --->   "%dense_7_output_array_24 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 867 'getelementptr' 'dense_7_output_array_24' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 868 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_24, align 16" [avinav_mnist/c_mnist.c:185575]   --->   Operation 868 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 869 [1/1] (0.00ns)   --->   "%dense_7_output_array_25 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 869 'getelementptr' 'dense_7_output_array_25' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 870 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_25, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 870 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 871 [1/1] (0.00ns)   --->   "%dense_7_output_array_26 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 871 'getelementptr' 'dense_7_output_array_26' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 872 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_26, align 8" [avinav_mnist/c_mnist.c:185575]   --->   Operation 872 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 873 [1/1] (0.00ns)   --->   "%dense_7_output_array_27 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 873 'getelementptr' 'dense_7_output_array_27' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 874 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_27, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 874 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 875 [1/1] (0.00ns)   --->   "%dense_7_output_array_28 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 875 'getelementptr' 'dense_7_output_array_28' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 876 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_28, align 16" [avinav_mnist/c_mnist.c:185575]   --->   Operation 876 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 877 [1/1] (0.00ns)   --->   "%dense_7_output_array_29 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 877 'getelementptr' 'dense_7_output_array_29' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 878 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_29, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 878 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 879 [1/1] (0.00ns)   --->   "%dense_7_output_array_30 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 879 'getelementptr' 'dense_7_output_array_30' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 880 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_30, align 8" [avinav_mnist/c_mnist.c:185575]   --->   Operation 880 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 881 [1/1] (0.00ns)   --->   "%dense_7_output_array_31 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex7_cast" [avinav_mnist/c_mnist.c:185575]   --->   Operation 881 'getelementptr' 'dense_7_output_array_31' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>
ST_29 : Operation 882 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_31, align 4" [avinav_mnist/c_mnist.c:185575]   --->   Operation 882 'store' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 883 [1/1] (1.14ns)   --->   "%i_21_1 = add i64 %i_7, 16" [avinav_mnist/c_mnist.c:185572]   --->   Operation 883 'add' 'i_21_1' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 884 [1/1] (0.00ns)   --->   "br label %._crit_edge23" [avinav_mnist/c_mnist.c:185572]   --->   Operation 884 'br' <Predicate = (!exitcond9 & !exitcond9_8)> <Delay = 0.00>

State 30 <SV = 12> <Delay = 0.60>
ST_30 : Operation 885 [1/1] (0.60ns)   --->   "br label %26" [avinav_mnist/c_mnist.c:185578]   --->   Operation 885 'br' <Predicate = true> <Delay = 0.60>

State 31 <SV = 13> <Delay = 2.76>
ST_31 : Operation 886 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %.preheader17.preheader ], [ %indvar_flatten_next, %30 ]"   --->   Operation 886 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 887 [1/1] (0.00ns)   --->   "%i_8 = phi i1 [ false, %.preheader17.preheader ], [ %i_8_mid2, %30 ]" [avinav_mnist/c_mnist.c:185581]   --->   Operation 887 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 888 [1/1] (0.00ns)   --->   "%j7 = phi i9 [ 0, %.preheader17.preheader ], [ %j_2, %30 ]"   --->   Operation 888 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 889 [1/1] (0.59ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -120"   --->   Operation 889 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 890 [1/1] (0.71ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Operation 890 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 891 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader27.0.preheader, label %.preheader17"   --->   Operation 891 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 892 [1/1] (0.59ns)   --->   "%exitcond10 = icmp eq i9 %j7, -120" [avinav_mnist/c_mnist.c:185581]   --->   Operation 892 'icmp' 'exitcond10' <Predicate = (!exitcond_flatten)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 893 [1/1] (0.30ns)   --->   "%j7_mid2 = select i1 %exitcond10, i9 0, i9 %j7" [avinav_mnist/c_mnist.c:185581]   --->   Operation 893 'select' 'j7_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%outrowidx_cast_mid1 = select i1 %i_8, i8 0, i8 -120" [avinav_mnist/c_mnist.c:185579]   --->   Operation 894 'select' 'outrowidx_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%outrowidx_cast = select i1 %i_8, i8 -120, i8 0" [avinav_mnist/c_mnist.c:185579]   --->   Operation 895 'select' 'outrowidx_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%outrowidx_cast_mid2 = select i1 %exitcond10, i8 %outrowidx_cast_mid1, i8 %outrowidx_cast" [avinav_mnist/c_mnist.c:185579]   --->   Operation 896 'select' 'outrowidx_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%outrowidx_cast_mid2_s = sext i8 %outrowidx_cast_mid2 to i9" [avinav_mnist/c_mnist.c:185579]   --->   Operation 897 'sext' 'outrowidx_cast_mid2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_91_mid1 = select i1 %i_8, i4 0, i4 -8" [avinav_mnist/c_mnist.c:185581]   --->   Operation 898 'select' 'tmp_91_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_75 = select i1 %i_8, i4 -8, i4 0" [avinav_mnist/c_mnist.c:185581]   --->   Operation 899 'select' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_91_mid2 = select i1 %exitcond10, i4 %tmp_91_mid1, i4 %tmp_75" [avinav_mnist/c_mnist.c:185581]   --->   Operation 900 'select' 'tmp_91_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc3)   --->   "%tmp_81 = trunc i9 %j7_mid2 to i4" [avinav_mnist/c_mnist.c:185581]   --->   Operation 901 'trunc' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 902 [1/1] (0.71ns) (out node of the LUT)   --->   "%tmp_13 = add i9 %j7_mid2, %outrowidx_cast_mid2_s" [avinav_mnist/c_mnist.c:185583]   --->   Operation 902 'add' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 903 [1/1] (0.70ns) (out node of the LUT)   --->   "%arrayNo_trunc3 = add i4 %tmp_91_mid2, %tmp_81" [avinav_mnist/c_mnist.c:185581]   --->   Operation 903 'add' 'arrayNo_trunc3' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 904 [1/1] (0.00ns)   --->   "%newIndex9 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %tmp_13, i32 4, i32 8)" [avinav_mnist/c_mnist.c:185583]   --->   Operation 904 'partselect' 'newIndex9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 905 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i5 %newIndex9 to i64" [avinav_mnist/c_mnist.c:185583]   --->   Operation 905 'zext' 'newIndex9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 906 [1/1] (0.00ns)   --->   "%dense_7_output_array_32 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 906 'getelementptr' 'dense_7_output_array_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 907 [1/1] (0.00ns)   --->   "%dense_7_output_array_33 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 907 'getelementptr' 'dense_7_output_array_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 908 [1/1] (0.00ns)   --->   "%dense_7_output_array_34 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 908 'getelementptr' 'dense_7_output_array_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 909 [1/1] (0.00ns)   --->   "%dense_7_output_array_35 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 909 'getelementptr' 'dense_7_output_array_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 910 [1/1] (0.00ns)   --->   "%dense_7_output_array_36 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 910 'getelementptr' 'dense_7_output_array_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 911 [1/1] (0.00ns)   --->   "%dense_7_output_array_37 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 911 'getelementptr' 'dense_7_output_array_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 912 [1/1] (0.00ns)   --->   "%dense_7_output_array_38 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 912 'getelementptr' 'dense_7_output_array_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 913 [1/1] (0.00ns)   --->   "%dense_7_output_array_39 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 913 'getelementptr' 'dense_7_output_array_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 914 [1/1] (0.00ns)   --->   "%dense_7_output_array_40 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 914 'getelementptr' 'dense_7_output_array_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 915 [1/1] (0.00ns)   --->   "%dense_7_output_array_41 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 915 'getelementptr' 'dense_7_output_array_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 916 [1/1] (0.00ns)   --->   "%dense_7_output_array_42 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 916 'getelementptr' 'dense_7_output_array_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 917 [1/1] (0.00ns)   --->   "%dense_7_output_array_43 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 917 'getelementptr' 'dense_7_output_array_43' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 918 [1/1] (0.00ns)   --->   "%dense_7_output_array_44 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 918 'getelementptr' 'dense_7_output_array_44' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 919 [1/1] (0.00ns)   --->   "%dense_7_output_array_45 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 919 'getelementptr' 'dense_7_output_array_45' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 920 [1/1] (0.00ns)   --->   "%dense_7_output_array_46 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 920 'getelementptr' 'dense_7_output_array_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 921 [1/1] (0.00ns)   --->   "%dense_7_output_array_47 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex9_cast" [avinav_mnist/c_mnist.c:185583]   --->   Operation 921 'getelementptr' 'dense_7_output_array_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 922 [2/2] (1.15ns)   --->   "%dense_7_output_array_48 = load float* %dense_7_output_array_32, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 922 'load' 'dense_7_output_array_48' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 923 [2/2] (1.15ns)   --->   "%dense_7_output_array_49 = load float* %dense_7_output_array_33, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 923 'load' 'dense_7_output_array_49' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 924 [2/2] (1.15ns)   --->   "%dense_7_output_array_50 = load float* %dense_7_output_array_34, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 924 'load' 'dense_7_output_array_50' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 925 [2/2] (1.15ns)   --->   "%dense_7_output_array_51 = load float* %dense_7_output_array_35, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 925 'load' 'dense_7_output_array_51' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 926 [2/2] (1.15ns)   --->   "%dense_7_output_array_52 = load float* %dense_7_output_array_36, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 926 'load' 'dense_7_output_array_52' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 927 [2/2] (1.15ns)   --->   "%dense_7_output_array_53 = load float* %dense_7_output_array_37, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 927 'load' 'dense_7_output_array_53' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 928 [2/2] (1.15ns)   --->   "%dense_7_output_array_54 = load float* %dense_7_output_array_38, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 928 'load' 'dense_7_output_array_54' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 929 [2/2] (1.15ns)   --->   "%dense_7_output_array_55 = load float* %dense_7_output_array_39, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 929 'load' 'dense_7_output_array_55' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 930 [2/2] (1.15ns)   --->   "%dense_7_output_array_56 = load float* %dense_7_output_array_40, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 930 'load' 'dense_7_output_array_56' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 931 [2/2] (1.15ns)   --->   "%dense_7_output_array_57 = load float* %dense_7_output_array_41, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 931 'load' 'dense_7_output_array_57' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 932 [2/2] (1.15ns)   --->   "%dense_7_output_array_58 = load float* %dense_7_output_array_42, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 932 'load' 'dense_7_output_array_58' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 933 [2/2] (1.15ns)   --->   "%dense_7_output_array_59 = load float* %dense_7_output_array_43, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 933 'load' 'dense_7_output_array_59' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 934 [2/2] (1.15ns)   --->   "%dense_7_output_array_60 = load float* %dense_7_output_array_44, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 934 'load' 'dense_7_output_array_60' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 935 [2/2] (1.15ns)   --->   "%dense_7_output_array_61 = load float* %dense_7_output_array_45, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 935 'load' 'dense_7_output_array_61' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 936 [2/2] (1.15ns)   --->   "%dense_7_output_array_62 = load float* %dense_7_output_array_46, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 936 'load' 'dense_7_output_array_62' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 937 [2/2] (1.15ns)   --->   "%dense_7_output_array_63 = load float* %dense_7_output_array_47, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 937 'load' 'dense_7_output_array_63' <Predicate = (!exitcond_flatten)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 938 [1/1] (0.60ns)   --->   "br label %.preheader27.0" [avinav_mnist/c_mnist.c:185594]   --->   Operation 938 'br' <Predicate = (exitcond_flatten)> <Delay = 0.60>

State 32 <SV = 14> <Delay = 1.65>
ST_32 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node inneridx_cast_mid2)   --->   "%inneridx_cast_mid1 = select i1 %i_8, i9 0, i9 -240" [avinav_mnist/c_mnist.c:185580]   --->   Operation 939 'select' 'inneridx_cast_mid1' <Predicate = (exitcond10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node inneridx_cast_mid2)   --->   "%inneridx_cast = select i1 %i_8, i9 -240, i9 0" [avinav_mnist/c_mnist.c:185580]   --->   Operation 940 'select' 'inneridx_cast' <Predicate = (!exitcond10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 941 [1/1] (0.30ns) (out node of the LUT)   --->   "%inneridx_cast_mid2 = select i1 %exitcond10, i9 %inneridx_cast_mid1, i9 %inneridx_cast" [avinav_mnist/c_mnist.c:185580]   --->   Operation 941 'select' 'inneridx_cast_mid2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 942 [1/1] (0.00ns)   --->   "%inneridx_cast_mid2_c = sext i9 %inneridx_cast_mid2 to i10" [avinav_mnist/c_mnist.c:185580]   --->   Operation 942 'sext' 'inneridx_cast_mid2_c' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node i_8_mid2)   --->   "%i_1 = xor i1 %i_8, true" [avinav_mnist/c_mnist.c:185578]   --->   Operation 943 'xor' 'i_1' <Predicate = (exitcond10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 944 [1/1] (0.27ns) (out node of the LUT)   --->   "%i_8_mid2 = select i1 %exitcond10, i1 %i_1, i1 %i_8" [avinav_mnist/c_mnist.c:185581]   --->   Operation 944 'select' 'i_8_mid2' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 945 [1/1] (0.00ns)   --->   "%j7_cast = zext i9 %j7_mid2 to i19" [avinav_mnist/c_mnist.c:185581]   --->   Operation 945 'zext' 'j7_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 946 [1/1] (0.00ns)   --->   "%j7_cast1 = zext i9 %j7_mid2 to i64" [avinav_mnist/c_mnist.c:185581]   --->   Operation 946 'zext' 'j7_cast1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 947 [1/1] (0.00ns)   --->   "%arrayNo3 = zext i4 %arrayNo_trunc3 to i64" [avinav_mnist/c_mnist.c:185581]   --->   Operation 947 'zext' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 948 [1/2] (1.15ns)   --->   "%dense_7_output_array_48 = load float* %dense_7_output_array_32, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 948 'load' 'dense_7_output_array_48' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 949 [1/2] (1.15ns)   --->   "%dense_7_output_array_49 = load float* %dense_7_output_array_33, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 949 'load' 'dense_7_output_array_49' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 950 [1/2] (1.15ns)   --->   "%dense_7_output_array_50 = load float* %dense_7_output_array_34, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 950 'load' 'dense_7_output_array_50' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 951 [1/2] (1.15ns)   --->   "%dense_7_output_array_51 = load float* %dense_7_output_array_35, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 951 'load' 'dense_7_output_array_51' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 952 [1/2] (1.15ns)   --->   "%dense_7_output_array_52 = load float* %dense_7_output_array_36, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 952 'load' 'dense_7_output_array_52' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 953 [1/2] (1.15ns)   --->   "%dense_7_output_array_53 = load float* %dense_7_output_array_37, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 953 'load' 'dense_7_output_array_53' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 954 [1/2] (1.15ns)   --->   "%dense_7_output_array_54 = load float* %dense_7_output_array_38, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 954 'load' 'dense_7_output_array_54' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 955 [1/2] (1.15ns)   --->   "%dense_7_output_array_55 = load float* %dense_7_output_array_39, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 955 'load' 'dense_7_output_array_55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 956 [1/2] (1.15ns)   --->   "%dense_7_output_array_56 = load float* %dense_7_output_array_40, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 956 'load' 'dense_7_output_array_56' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 957 [1/2] (1.15ns)   --->   "%dense_7_output_array_57 = load float* %dense_7_output_array_41, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 957 'load' 'dense_7_output_array_57' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 958 [1/2] (1.15ns)   --->   "%dense_7_output_array_58 = load float* %dense_7_output_array_42, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 958 'load' 'dense_7_output_array_58' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 959 [1/2] (1.15ns)   --->   "%dense_7_output_array_59 = load float* %dense_7_output_array_43, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 959 'load' 'dense_7_output_array_59' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 960 [1/2] (1.15ns)   --->   "%dense_7_output_array_60 = load float* %dense_7_output_array_44, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 960 'load' 'dense_7_output_array_60' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 961 [1/2] (1.15ns)   --->   "%dense_7_output_array_61 = load float* %dense_7_output_array_45, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 961 'load' 'dense_7_output_array_61' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 962 [1/2] (1.15ns)   --->   "%dense_7_output_array_62 = load float* %dense_7_output_array_46, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 962 'load' 'dense_7_output_array_62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 963 [1/2] (1.15ns)   --->   "%dense_7_output_array_63 = load float* %dense_7_output_array_47, align 4" [avinav_mnist/c_mnist.c:185583]   --->   Operation 963 'load' 'dense_7_output_array_63' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 964 [1/1] (0.49ns)   --->   "%sum = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_7_output_array_48, float %dense_7_output_array_49, float %dense_7_output_array_50, float %dense_7_output_array_51, float %dense_7_output_array_52, float %dense_7_output_array_53, float %dense_7_output_array_54, float %dense_7_output_array_55, float %dense_7_output_array_56, float %dense_7_output_array_57, float %dense_7_output_array_58, float %dense_7_output_array_59, float %dense_7_output_array_60, float %dense_7_output_array_61, float %dense_7_output_array_62, float %dense_7_output_array_63, i64 %arrayNo3)" [avinav_mnist/c_mnist.c:185583]   --->   Operation 964 'mux' 'sum' <Predicate = true> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 965 [1/1] (0.60ns)   --->   "br label %27" [avinav_mnist/c_mnist.c:185584]   --->   Operation 965 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 15> <Delay = 1.96>
ST_33 : Operation 966 [1/1] (0.00ns)   --->   "%sum8 = phi float [ %sum, %.preheader17 ], [ %sum_4, %28 ]"   --->   Operation 966 'phi' 'sum8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 967 [1/1] (0.00ns)   --->   "%k9 = phi i10 [ 0, %.preheader17 ], [ %k_2, %28 ]"   --->   Operation 967 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 968 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i19 [ 0, %.preheader17 ], [ %next_mul1, %28 ]"   --->   Operation 968 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 969 [1/1] (0.60ns)   --->   "%exitcond6 = icmp eq i10 %k9, -240" [avinav_mnist/c_mnist.c:185584]   --->   Operation 969 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 970 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 970 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 971 [1/1] (0.72ns)   --->   "%k_2 = add i10 %k9, 1" [avinav_mnist/c_mnist.c:185584]   --->   Operation 971 'add' 'k_2' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 972 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %29, label %28" [avinav_mnist/c_mnist.c:185584]   --->   Operation 972 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i10 %k9 to i4" [avinav_mnist/c_mnist.c:185584]   --->   Operation 973 'trunc' 'tmp_95' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 974 [1/1] (0.72ns)   --->   "%tmp_15 = add i10 %k9, %inneridx_cast_mid2_c" [avinav_mnist/c_mnist.c:185586]   --->   Operation 974 'add' 'tmp_15' <Predicate = (!exitcond6)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 975 [1/1] (0.00ns)   --->   "%newIndex3 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_15, i32 4, i32 9)" [avinav_mnist/c_mnist.c:185586]   --->   Operation 975 'partselect' 'newIndex3' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 976 [1/1] (0.00ns)   --->   "%newIndex10_cast = zext i6 %newIndex3 to i64" [avinav_mnist/c_mnist.c:185586]   --->   Operation 976 'zext' 'newIndex10_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 977 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_32 = getelementptr [49 x float]* %dropout_4_output_arr, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 977 'getelementptr' 'dropout_4_output_arr_32' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 978 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_33 = load float* %dropout_4_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 978 'load' 'dropout_4_output_arr_33' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 979 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_34 = getelementptr [49 x float]* %dropout_4_output_arr_1, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 979 'getelementptr' 'dropout_4_output_arr_34' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 980 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_35 = load float* %dropout_4_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 980 'load' 'dropout_4_output_arr_35' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 981 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_36 = getelementptr [49 x float]* %dropout_4_output_arr_2, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 981 'getelementptr' 'dropout_4_output_arr_36' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 982 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_37 = load float* %dropout_4_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 982 'load' 'dropout_4_output_arr_37' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 983 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_38 = getelementptr [49 x float]* %dropout_4_output_arr_3, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 983 'getelementptr' 'dropout_4_output_arr_38' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 984 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_39 = load float* %dropout_4_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 984 'load' 'dropout_4_output_arr_39' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 985 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_40 = getelementptr [49 x float]* %dropout_4_output_arr_4, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 985 'getelementptr' 'dropout_4_output_arr_40' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 986 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_41 = load float* %dropout_4_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 986 'load' 'dropout_4_output_arr_41' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 987 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_42 = getelementptr [49 x float]* %dropout_4_output_arr_5, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 987 'getelementptr' 'dropout_4_output_arr_42' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 988 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_43 = load float* %dropout_4_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 988 'load' 'dropout_4_output_arr_43' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 989 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_44 = getelementptr [49 x float]* %dropout_4_output_arr_6, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 989 'getelementptr' 'dropout_4_output_arr_44' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 990 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_45 = load float* %dropout_4_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 990 'load' 'dropout_4_output_arr_45' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 991 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_46 = getelementptr [49 x float]* %dropout_4_output_arr_7, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 991 'getelementptr' 'dropout_4_output_arr_46' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 992 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_47 = load float* %dropout_4_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 992 'load' 'dropout_4_output_arr_47' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 993 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_48 = getelementptr [49 x float]* %dropout_4_output_arr_8, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 993 'getelementptr' 'dropout_4_output_arr_48' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 994 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_49 = load float* %dropout_4_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 994 'load' 'dropout_4_output_arr_49' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 995 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_50 = getelementptr [49 x float]* %dropout_4_output_arr_9, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 995 'getelementptr' 'dropout_4_output_arr_50' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 996 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_51 = load float* %dropout_4_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 996 'load' 'dropout_4_output_arr_51' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 997 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_52 = getelementptr [49 x float]* %dropout_4_output_arr_10, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 997 'getelementptr' 'dropout_4_output_arr_52' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 998 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_53 = load float* %dropout_4_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 998 'load' 'dropout_4_output_arr_53' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 999 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_54 = getelementptr [49 x float]* %dropout_4_output_arr_11, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 999 'getelementptr' 'dropout_4_output_arr_54' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1000 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_55 = load float* %dropout_4_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1000 'load' 'dropout_4_output_arr_55' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1001 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_56 = getelementptr [49 x float]* %dropout_4_output_arr_12, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1001 'getelementptr' 'dropout_4_output_arr_56' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1002 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_57 = load float* %dropout_4_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1002 'load' 'dropout_4_output_arr_57' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1003 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_58 = getelementptr [49 x float]* %dropout_4_output_arr_13, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1003 'getelementptr' 'dropout_4_output_arr_58' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1004 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_59 = load float* %dropout_4_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1004 'load' 'dropout_4_output_arr_59' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1005 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_60 = getelementptr [49 x float]* %dropout_4_output_arr_14, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1005 'getelementptr' 'dropout_4_output_arr_60' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1006 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_61 = load float* %dropout_4_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1006 'load' 'dropout_4_output_arr_61' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1007 [1/1] (0.00ns)   --->   "%dropout_4_output_arr_62 = getelementptr [49 x float]* %dropout_4_output_arr_15, i64 0, i64 %newIndex10_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1007 'getelementptr' 'dropout_4_output_arr_62' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1008 [2/2] (1.15ns)   --->   "%dropout_4_output_arr_63 = load float* %dropout_4_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1008 'load' 'dropout_4_output_arr_63' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1009 [1/1] (0.80ns)   --->   "%tmp_17 = add i19 %phi_mul1, %j7_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1009 'add' 'tmp_17' <Predicate = (!exitcond6)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i19 %tmp_17 to i64" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1010 'zext' 'tmp_17_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1011 [1/1] (0.00ns)   --->   "%dense_7_kernel_array_1 = getelementptr [614656 x float]* @dense_7_kernel_array, i64 0, i64 %tmp_17_cast" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1011 'getelementptr' 'dense_7_kernel_array_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 1012 [2/2] (1.15ns)   --->   "%dense_7_kernel_array_2 = load float* %dense_7_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1012 'load' 'dense_7_kernel_array_2' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 34 <SV = 16> <Delay = 1.65>
ST_34 : Operation 1013 [1/1] (0.00ns)   --->   "%arrayNo4 = zext i4 %tmp_95 to i64" [avinav_mnist/c_mnist.c:185584]   --->   Operation 1013 'zext' 'arrayNo4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 1014 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_33 = load float* %dropout_4_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1014 'load' 'dropout_4_output_arr_33' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1015 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_35 = load float* %dropout_4_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1015 'load' 'dropout_4_output_arr_35' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1016 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_37 = load float* %dropout_4_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1016 'load' 'dropout_4_output_arr_37' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1017 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_39 = load float* %dropout_4_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1017 'load' 'dropout_4_output_arr_39' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1018 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_41 = load float* %dropout_4_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1018 'load' 'dropout_4_output_arr_41' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1019 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_43 = load float* %dropout_4_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1019 'load' 'dropout_4_output_arr_43' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1020 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_45 = load float* %dropout_4_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1020 'load' 'dropout_4_output_arr_45' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1021 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_47 = load float* %dropout_4_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1021 'load' 'dropout_4_output_arr_47' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1022 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_49 = load float* %dropout_4_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1022 'load' 'dropout_4_output_arr_49' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1023 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_51 = load float* %dropout_4_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1023 'load' 'dropout_4_output_arr_51' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1024 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_53 = load float* %dropout_4_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1024 'load' 'dropout_4_output_arr_53' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1025 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_55 = load float* %dropout_4_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1025 'load' 'dropout_4_output_arr_55' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1026 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_57 = load float* %dropout_4_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1026 'load' 'dropout_4_output_arr_57' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1027 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_59 = load float* %dropout_4_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1027 'load' 'dropout_4_output_arr_59' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1028 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_61 = load float* %dropout_4_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1028 'load' 'dropout_4_output_arr_61' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1029 [1/2] (1.15ns)   --->   "%dropout_4_output_arr_63 = load float* %dropout_4_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1029 'load' 'dropout_4_output_arr_63' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1030 [1/1] (0.49ns)   --->   "%tmp_101 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dropout_4_output_arr_33, float %dropout_4_output_arr_35, float %dropout_4_output_arr_37, float %dropout_4_output_arr_39, float %dropout_4_output_arr_41, float %dropout_4_output_arr_43, float %dropout_4_output_arr_45, float %dropout_4_output_arr_47, float %dropout_4_output_arr_49, float %dropout_4_output_arr_51, float %dropout_4_output_arr_53, float %dropout_4_output_arr_55, float %dropout_4_output_arr_57, float %dropout_4_output_arr_59, float %dropout_4_output_arr_61, float %dropout_4_output_arr_63, i64 %arrayNo4)" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1030 'mux' 'tmp_101' <Predicate = (!exitcond6)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1031 [1/2] (1.15ns)   --->   "%dense_7_kernel_array_2 = load float* %dense_7_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1031 'load' 'dense_7_kernel_array_2' <Predicate = (!exitcond6)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 35 <SV = 17> <Delay = 8.41>
ST_35 : Operation 1032 [2/2] (8.41ns)   --->   "%tmp_18 = fmul float %tmp_101, %dense_7_kernel_array_2" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1032 'fmul' 'tmp_18' <Predicate = (!exitcond6)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 8.41>
ST_36 : Operation 1033 [1/2] (8.41ns)   --->   "%tmp_18 = fmul float %tmp_101, %dense_7_kernel_array_2" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1033 'fmul' 'tmp_18' <Predicate = (!exitcond6)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 6.43>
ST_37 : Operation 1034 [1/1] (0.80ns)   --->   "%next_mul1 = add i19 392, %phi_mul1"   --->   Operation 1034 'add' 'next_mul1' <Predicate = (!exitcond6)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1035 [4/4] (6.43ns)   --->   "%sum_4 = fadd float %sum8, %tmp_18" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1035 'fadd' 'sum_4' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 6.43>
ST_38 : Operation 1036 [3/4] (6.43ns)   --->   "%sum_4 = fadd float %sum8, %tmp_18" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1036 'fadd' 'sum_4' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 6.43>
ST_39 : Operation 1037 [2/4] (6.43ns)   --->   "%sum_4 = fadd float %sum8, %tmp_18" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1037 'fadd' 'sum_4' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 6.43>
ST_40 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [avinav_mnist/c_mnist.c:185584]   --->   Operation 1038 'specregionbegin' 'tmp_55' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_40 : Operation 1039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185585]   --->   Operation 1039 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_40 : Operation 1040 [1/4] (6.43ns)   --->   "%sum_4 = fadd float %sum8, %tmp_18" [avinav_mnist/c_mnist.c:185586]   --->   Operation 1040 'fadd' 'sum_4' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1041 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_55)" [avinav_mnist/c_mnist.c:185587]   --->   Operation 1041 'specregionend' 'empty_37' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_40 : Operation 1042 [1/1] (0.00ns)   --->   "br label %27" [avinav_mnist/c_mnist.c:185584]   --->   Operation 1042 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 41 <SV = 16> <Delay = 1.15>
ST_41 : Operation 1043 [1/1] (0.00ns)   --->   "%dense_7_bias_array_a = getelementptr [784 x float]* @dense_7_bias_array, i64 0, i64 %j7_cast1" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1043 'getelementptr' 'dense_7_bias_array_a' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1044 [2/2] (1.15ns)   --->   "%dense_7_bias_array_l = load float* %dense_7_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1044 'load' 'dense_7_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 42 <SV = 17> <Delay = 7.59>
ST_42 : Operation 1045 [1/2] (1.15ns)   --->   "%dense_7_bias_array_l = load float* %dense_7_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1045 'load' 'dense_7_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_42 : Operation 1046 [4/4] (6.43ns)   --->   "%sum_3 = fadd float %sum8, %dense_7_bias_array_l" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1046 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 6.43>
ST_43 : Operation 1047 [3/4] (6.43ns)   --->   "%sum_3 = fadd float %sum8, %dense_7_bias_array_l" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1047 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 6.43>
ST_44 : Operation 1048 [2/4] (6.43ns)   --->   "%sum_3 = fadd float %sum8, %dense_7_bias_array_l" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1048 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 20> <Delay = 7.59>
ST_45 : Operation 1049 [1/4] (6.43ns)   --->   "%sum_3 = fadd float %sum8, %dense_7_bias_array_l" [avinav_mnist/c_mnist.c:185588]   --->   Operation 1049 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1050 [1/1] (0.61ns)   --->   "switch i4 %arrayNo_trunc3, label %branch1327 [
    i4 0, label %branch1312
    i4 1, label %branch1313
    i4 2, label %branch1314
    i4 3, label %branch1315
    i4 4, label %branch1316
    i4 5, label %branch1317
    i4 6, label %branch1318
    i4 7, label %branch1319
    i4 -8, label %branch1320
    i4 -7, label %branch1321
    i4 -6, label %branch1322
    i4 -5, label %branch1323
    i4 -4, label %branch1324
    i4 -3, label %branch1325
    i4 -2, label %branch1326
  ]" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1050 'switch' <Predicate = true> <Delay = 0.61>
ST_45 : Operation 1051 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_46, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1051 'store' <Predicate = (arrayNo_trunc3 == 14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1052 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1052 'br' <Predicate = (arrayNo_trunc3 == 14)> <Delay = 0.00>
ST_45 : Operation 1053 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_45, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1053 'store' <Predicate = (arrayNo_trunc3 == 13)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1054 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1054 'br' <Predicate = (arrayNo_trunc3 == 13)> <Delay = 0.00>
ST_45 : Operation 1055 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_44, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1055 'store' <Predicate = (arrayNo_trunc3 == 12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1056 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1056 'br' <Predicate = (arrayNo_trunc3 == 12)> <Delay = 0.00>
ST_45 : Operation 1057 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_43, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1057 'store' <Predicate = (arrayNo_trunc3 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1058 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1058 'br' <Predicate = (arrayNo_trunc3 == 11)> <Delay = 0.00>
ST_45 : Operation 1059 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_42, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1059 'store' <Predicate = (arrayNo_trunc3 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1060 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1060 'br' <Predicate = (arrayNo_trunc3 == 10)> <Delay = 0.00>
ST_45 : Operation 1061 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_41, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1061 'store' <Predicate = (arrayNo_trunc3 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1062 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1062 'br' <Predicate = (arrayNo_trunc3 == 9)> <Delay = 0.00>
ST_45 : Operation 1063 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_40, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1063 'store' <Predicate = (arrayNo_trunc3 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1064 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1064 'br' <Predicate = (arrayNo_trunc3 == 8)> <Delay = 0.00>
ST_45 : Operation 1065 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_39, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1065 'store' <Predicate = (arrayNo_trunc3 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1066 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1066 'br' <Predicate = (arrayNo_trunc3 == 7)> <Delay = 0.00>
ST_45 : Operation 1067 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_38, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1067 'store' <Predicate = (arrayNo_trunc3 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1068 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1068 'br' <Predicate = (arrayNo_trunc3 == 6)> <Delay = 0.00>
ST_45 : Operation 1069 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_37, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1069 'store' <Predicate = (arrayNo_trunc3 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1070 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1070 'br' <Predicate = (arrayNo_trunc3 == 5)> <Delay = 0.00>
ST_45 : Operation 1071 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_36, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1071 'store' <Predicate = (arrayNo_trunc3 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1072 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1072 'br' <Predicate = (arrayNo_trunc3 == 4)> <Delay = 0.00>
ST_45 : Operation 1073 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_35, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1073 'store' <Predicate = (arrayNo_trunc3 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1074 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1074 'br' <Predicate = (arrayNo_trunc3 == 3)> <Delay = 0.00>
ST_45 : Operation 1075 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_34, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1075 'store' <Predicate = (arrayNo_trunc3 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1076 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1076 'br' <Predicate = (arrayNo_trunc3 == 2)> <Delay = 0.00>
ST_45 : Operation 1077 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_33, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1077 'store' <Predicate = (arrayNo_trunc3 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1078 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1078 'br' <Predicate = (arrayNo_trunc3 == 1)> <Delay = 0.00>
ST_45 : Operation 1079 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_32, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1079 'store' <Predicate = (arrayNo_trunc3 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1080 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1080 'br' <Predicate = (arrayNo_trunc3 == 0)> <Delay = 0.00>
ST_45 : Operation 1081 [1/1] (1.15ns)   --->   "store float %sum_3, float* %dense_7_output_array_47, align 4" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1081 'store' <Predicate = (arrayNo_trunc3 == 15)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_45 : Operation 1082 [1/1] (0.00ns)   --->   "br label %30" [avinav_mnist/c_mnist.c:185589]   --->   Operation 1082 'br' <Predicate = (arrayNo_trunc3 == 15)> <Delay = 0.00>

State 46 <SV = 21> <Delay = 0.71>
ST_46 : Operation 1083 [1/1] (0.71ns)   --->   "%j_2 = add i9 %j7_mid2, 1" [avinav_mnist/c_mnist.c:185581]   --->   Operation 1083 'add' 'j_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1084 [1/1] (0.00ns)   --->   "br label %26" [avinav_mnist/c_mnist.c:185581]   --->   Operation 1084 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 14> <Delay = 1.15>
ST_47 : Operation 1085 [1/1] (0.00ns)   --->   "%i_9 = phi i64 [ %i_23_1, %._crit_edge24.15 ], [ 0, %.preheader27.0.preheader ]" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1085 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1086 [1/1] (1.06ns)   --->   "%exitcond5 = icmp eq i64 %i_9, 392" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1086 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1087 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit16, label %31" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1087 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1088 'specregionbegin' 'tmp_50' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1089 [1/1] (0.00ns)   --->   "%newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_9, i32 4, i32 10)" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1089 'partselect' 'newIndex8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1090 [1/1] (0.00ns)   --->   "%newIndex8_cast = zext i7 %newIndex8 to i64" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1090 'zext' 'newIndex8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1091 [1/1] (0.00ns)   --->   "%dense_7_output_array_66 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1091 'getelementptr' 'dense_7_output_array_66' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1092 [2/2] (1.15ns)   --->   "%dense_7_output_array_67 = load float* %dense_7_output_array_66, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1092 'load' 'dense_7_output_array_67' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1093 [1/1] (0.00ns)   --->   "%dense_7_output_array_64 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1093 'getelementptr' 'dense_7_output_array_64' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1094 [2/2] (1.15ns)   --->   "%dense_7_output_array_65 = load float* %dense_7_output_array_64, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1094 'load' 'dense_7_output_array_65' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1095 [1/1] (0.00ns)   --->   "%dense_7_output_array_68 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1095 'getelementptr' 'dense_7_output_array_68' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1096 [2/2] (1.15ns)   --->   "%dense_7_output_array_69 = load float* %dense_7_output_array_68, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1096 'load' 'dense_7_output_array_69' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1097 [1/1] (0.00ns)   --->   "%dense_7_output_array_70 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1097 'getelementptr' 'dense_7_output_array_70' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1098 [2/2] (1.15ns)   --->   "%dense_7_output_array_71 = load float* %dense_7_output_array_70, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1098 'load' 'dense_7_output_array_71' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1099 [1/1] (0.00ns)   --->   "%dense_7_output_array_72 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1099 'getelementptr' 'dense_7_output_array_72' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1100 [2/2] (1.15ns)   --->   "%dense_7_output_array_73 = load float* %dense_7_output_array_72, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1100 'load' 'dense_7_output_array_73' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1101 [1/1] (0.00ns)   --->   "%dense_7_output_array_74 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1101 'getelementptr' 'dense_7_output_array_74' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1102 [2/2] (1.15ns)   --->   "%dense_7_output_array_75 = load float* %dense_7_output_array_74, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1102 'load' 'dense_7_output_array_75' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1103 [1/1] (0.00ns)   --->   "%dense_7_output_array_76 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1103 'getelementptr' 'dense_7_output_array_76' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1104 [2/2] (1.15ns)   --->   "%dense_7_output_array_77 = load float* %dense_7_output_array_76, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1104 'load' 'dense_7_output_array_77' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1105 [1/1] (0.00ns)   --->   "%dense_7_output_array_78 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1105 'getelementptr' 'dense_7_output_array_78' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1106 [2/2] (1.15ns)   --->   "%dense_7_output_array_79 = load float* %dense_7_output_array_78, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1106 'load' 'dense_7_output_array_79' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_8)   --->   "%i_23_s = or i64 %i_9, 8" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1107 'or' 'i_23_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1108 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond5_8 = icmp eq i64 %i_23_s, 392" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1108 'icmp' 'exitcond5_8' <Predicate = (!exitcond5)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1109 [1/1] (0.00ns)   --->   "br i1 %exitcond5_8, label %.loopexit16, label %32" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1109 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 1110 [1/1] (0.00ns)   --->   "%dense_7_output_array_82 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1110 'getelementptr' 'dense_7_output_array_82' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1111 [2/2] (1.15ns)   --->   "%dense_7_output_array_83 = load float* %dense_7_output_array_82, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1111 'load' 'dense_7_output_array_83' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1112 [1/1] (0.00ns)   --->   "%dense_7_output_array_80 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1112 'getelementptr' 'dense_7_output_array_80' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1113 [2/2] (1.15ns)   --->   "%dense_7_output_array_81 = load float* %dense_7_output_array_80, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1113 'load' 'dense_7_output_array_81' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1114 [1/1] (0.00ns)   --->   "%dense_7_output_array_84 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1114 'getelementptr' 'dense_7_output_array_84' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1115 [2/2] (1.15ns)   --->   "%dense_7_output_array_85 = load float* %dense_7_output_array_84, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1115 'load' 'dense_7_output_array_85' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1116 [1/1] (0.00ns)   --->   "%dense_7_output_array_86 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1116 'getelementptr' 'dense_7_output_array_86' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1117 [2/2] (1.15ns)   --->   "%dense_7_output_array_87 = load float* %dense_7_output_array_86, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1117 'load' 'dense_7_output_array_87' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1118 [1/1] (0.00ns)   --->   "%dense_7_output_array_88 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1118 'getelementptr' 'dense_7_output_array_88' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1119 [2/2] (1.15ns)   --->   "%dense_7_output_array_89 = load float* %dense_7_output_array_88, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1119 'load' 'dense_7_output_array_89' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1120 [1/1] (0.00ns)   --->   "%dense_7_output_array_90 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1120 'getelementptr' 'dense_7_output_array_90' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1121 [2/2] (1.15ns)   --->   "%dense_7_output_array_91 = load float* %dense_7_output_array_90, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1121 'load' 'dense_7_output_array_91' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1122 [1/1] (0.00ns)   --->   "%dense_7_output_array_92 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1122 'getelementptr' 'dense_7_output_array_92' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1123 [2/2] (1.15ns)   --->   "%dense_7_output_array_93 = load float* %dense_7_output_array_92, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1123 'load' 'dense_7_output_array_93' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1124 [1/1] (0.00ns)   --->   "%dense_7_output_array_94 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex8_cast" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1124 'getelementptr' 'dense_7_output_array_94' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_47 : Operation 1125 [2/2] (1.15ns)   --->   "%dense_7_output_array_95 = load float* %dense_7_output_array_94, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1125 'load' 'dense_7_output_array_95' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_47 : Operation 1126 [1/1] (1.14ns)   --->   "%i_23_1 = add i64 %i_9, 16" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1126 'add' 'i_23_1' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1127 [1/1] (0.00ns)   --->   "br label %.preheader27.0" [avinav_mnist/c_mnist.c:185594]   --->   Operation 1127 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>

State 48 <SV = 15> <Delay = 4.75>
ST_48 : Operation 1128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185595]   --->   Operation 1128 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1129 [1/2] (1.15ns)   --->   "%dense_7_output_array_67 = load float* %dense_7_output_array_66, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1129 'load' 'dense_7_output_array_67' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1130 [1/1] (0.00ns)   --->   "%p_to_int = bitcast float %dense_7_output_array_67 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1130 'bitcast' 'p_to_int' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1131 'partselect' 'tmp_86' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i32 %p_to_int to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1132 'trunc' 'tmp_92' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1133 [1/1] (0.58ns)   --->   "%notlhs9 = icmp ne i8 %tmp_86, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1133 'icmp' 'notlhs9' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1134 [1/1] (0.75ns)   --->   "%notrhs9 = icmp eq i23 %tmp_92, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1134 'icmp' 'notrhs9' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%tmp_88 = or i1 %notrhs9, %notlhs9" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1135 'or' 'tmp_88' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1136 [1/1] (3.47ns)   --->   "%tmp_89 = fcmp ole float %dense_7_output_array_67, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1136 'fcmp' 'tmp_89' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1137 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_90 = and i1 %tmp_88, %tmp_89" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1137 'and' 'tmp_90' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1138 [1/1] (0.00ns)   --->   "br i1 %tmp_90, label %branch1040, label %._crit_edge24.0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1138 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1139 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_66, align 16" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1139 'store' <Predicate = (!exitcond5 & tmp_90)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1140 [1/1] (0.00ns)   --->   "br label %._crit_edge24.0" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1140 'br' <Predicate = (!exitcond5 & tmp_90)> <Delay = 0.00>
ST_48 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_50)" [avinav_mnist/c_mnist.c:185600]   --->   Operation 1141 'specregionend' 'empty_38' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1142 [1/2] (1.15ns)   --->   "%dense_7_output_array_65 = load float* %dense_7_output_array_64, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1142 'load' 'dense_7_output_array_65' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1143 [1/1] (0.00ns)   --->   "%p_to_int1 = bitcast float %dense_7_output_array_65 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1143 'bitcast' 'p_to_int1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int1, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1144 'partselect' 'tmp_100' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i32 %p_to_int1 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1145 'trunc' 'tmp_108' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1146 [1/1] (0.58ns)   --->   "%notlhs11 = icmp ne i8 %tmp_100, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1146 'icmp' 'notlhs11' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1147 [1/1] (0.75ns)   --->   "%notrhs11 = icmp eq i23 %tmp_108, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1147 'icmp' 'notrhs11' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_104 = or i1 %notrhs11, %notlhs11" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1148 'or' 'tmp_104' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1149 [1/1] (3.47ns)   --->   "%tmp_105 = fcmp ole float %dense_7_output_array_65, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1149 'fcmp' 'tmp_105' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1150 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_106 = and i1 %tmp_104, %tmp_105" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1150 'and' 'tmp_106' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1151 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %branch1025, label %._crit_edge24.1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1151 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1152 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_64, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1152 'store' <Predicate = (!exitcond5 & tmp_106)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1153 [1/1] (0.00ns)   --->   "br label %._crit_edge24.1" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1153 'br' <Predicate = (!exitcond5 & tmp_106)> <Delay = 0.00>
ST_48 : Operation 1154 [1/2] (1.15ns)   --->   "%dense_7_output_array_69 = load float* %dense_7_output_array_68, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1154 'load' 'dense_7_output_array_69' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1155 [1/1] (0.00ns)   --->   "%p_to_int2 = bitcast float %dense_7_output_array_69 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1155 'bitcast' 'p_to_int2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int2, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1156 'partselect' 'tmp_112' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i32 %p_to_int2 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1157 'trunc' 'tmp_117' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1158 [1/1] (0.58ns)   --->   "%notlhs13 = icmp ne i8 %tmp_112, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1158 'icmp' 'notlhs13' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1159 [1/1] (0.75ns)   --->   "%notrhs13 = icmp eq i23 %tmp_117, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1159 'icmp' 'notrhs13' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node tmp_116)   --->   "%tmp_114 = or i1 %notrhs13, %notlhs13" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1160 'or' 'tmp_114' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1161 [1/1] (3.47ns)   --->   "%tmp_115 = fcmp ole float %dense_7_output_array_69, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1161 'fcmp' 'tmp_115' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1162 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_116 = and i1 %tmp_114, %tmp_115" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1162 'and' 'tmp_116' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1163 [1/1] (0.00ns)   --->   "br i1 %tmp_116, label %branch1010, label %._crit_edge24.2" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1163 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1164 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_68, align 8" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1164 'store' <Predicate = (!exitcond5 & tmp_116)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1165 [1/1] (0.00ns)   --->   "br label %._crit_edge24.2" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1165 'br' <Predicate = (!exitcond5 & tmp_116)> <Delay = 0.00>
ST_48 : Operation 1166 [1/2] (1.15ns)   --->   "%dense_7_output_array_71 = load float* %dense_7_output_array_70, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1166 'load' 'dense_7_output_array_71' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1167 [1/1] (0.00ns)   --->   "%p_to_int3 = bitcast float %dense_7_output_array_71 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1167 'bitcast' 'p_to_int3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int3, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1168 'partselect' 'tmp_123' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i32 %p_to_int3 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1169 'trunc' 'tmp_124' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1170 [1/1] (0.58ns)   --->   "%notlhs15 = icmp ne i8 %tmp_123, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1170 'icmp' 'notlhs15' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1171 [1/1] (0.75ns)   --->   "%notrhs15 = icmp eq i23 %tmp_124, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1171 'icmp' 'notrhs15' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_125 = or i1 %notrhs15, %notlhs15" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1172 'or' 'tmp_125' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1173 [1/1] (3.47ns)   --->   "%tmp_126 = fcmp ole float %dense_7_output_array_71, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1173 'fcmp' 'tmp_126' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1174 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_127 = and i1 %tmp_125, %tmp_126" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1174 'and' 'tmp_127' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1175 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %branch995, label %._crit_edge24.3" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1175 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1176 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_70, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1176 'store' <Predicate = (!exitcond5 & tmp_127)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1177 [1/1] (0.00ns)   --->   "br label %._crit_edge24.3" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1177 'br' <Predicate = (!exitcond5 & tmp_127)> <Delay = 0.00>
ST_48 : Operation 1178 [1/2] (1.15ns)   --->   "%dense_7_output_array_73 = load float* %dense_7_output_array_72, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1178 'load' 'dense_7_output_array_73' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1179 [1/1] (0.00ns)   --->   "%p_to_int4 = bitcast float %dense_7_output_array_73 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1179 'bitcast' 'p_to_int4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int4, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1180 'partselect' 'tmp_133' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %p_to_int4 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1181 'trunc' 'tmp_134' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1182 [1/1] (0.58ns)   --->   "%notlhs17 = icmp ne i8 %tmp_133, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1182 'icmp' 'notlhs17' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1183 [1/1] (0.75ns)   --->   "%notrhs17 = icmp eq i23 %tmp_134, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1183 'icmp' 'notrhs17' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_135 = or i1 %notrhs17, %notlhs17" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1184 'or' 'tmp_135' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1185 [1/1] (3.47ns)   --->   "%tmp_136 = fcmp ole float %dense_7_output_array_73, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1185 'fcmp' 'tmp_136' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1186 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_137 = and i1 %tmp_135, %tmp_136" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1186 'and' 'tmp_137' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1187 [1/1] (0.00ns)   --->   "br i1 %tmp_137, label %branch980, label %._crit_edge24.4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1187 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1188 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_72, align 16" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1188 'store' <Predicate = (!exitcond5 & tmp_137)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1189 [1/1] (0.00ns)   --->   "br label %._crit_edge24.4" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1189 'br' <Predicate = (!exitcond5 & tmp_137)> <Delay = 0.00>
ST_48 : Operation 1190 [1/2] (1.15ns)   --->   "%dense_7_output_array_75 = load float* %dense_7_output_array_74, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1190 'load' 'dense_7_output_array_75' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1191 [1/1] (0.00ns)   --->   "%p_to_int5 = bitcast float %dense_7_output_array_75 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1191 'bitcast' 'p_to_int5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int5, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1192 'partselect' 'tmp_143' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i32 %p_to_int5 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1193 'trunc' 'tmp_144' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1194 [1/1] (0.58ns)   --->   "%notlhs19 = icmp ne i8 %tmp_143, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1194 'icmp' 'notlhs19' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1195 [1/1] (0.75ns)   --->   "%notrhs19 = icmp eq i23 %tmp_144, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1195 'icmp' 'notrhs19' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node tmp_147)   --->   "%tmp_145 = or i1 %notrhs19, %notlhs19" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1196 'or' 'tmp_145' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1197 [1/1] (3.47ns)   --->   "%tmp_146 = fcmp ole float %dense_7_output_array_75, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1197 'fcmp' 'tmp_146' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1198 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_147 = and i1 %tmp_145, %tmp_146" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1198 'and' 'tmp_147' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1199 [1/1] (0.00ns)   --->   "br i1 %tmp_147, label %branch965, label %._crit_edge24.5" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1199 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1200 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_74, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1200 'store' <Predicate = (!exitcond5 & tmp_147)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1201 [1/1] (0.00ns)   --->   "br label %._crit_edge24.5" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1201 'br' <Predicate = (!exitcond5 & tmp_147)> <Delay = 0.00>
ST_48 : Operation 1202 [1/2] (1.15ns)   --->   "%dense_7_output_array_77 = load float* %dense_7_output_array_76, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1202 'load' 'dense_7_output_array_77' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1203 [1/1] (0.00ns)   --->   "%p_to_int6 = bitcast float %dense_7_output_array_77 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1203 'bitcast' 'p_to_int6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int6, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1204 'partselect' 'tmp_153' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i32 %p_to_int6 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1205 'trunc' 'tmp_154' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1206 [1/1] (0.58ns)   --->   "%notlhs21 = icmp ne i8 %tmp_153, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1206 'icmp' 'notlhs21' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1207 [1/1] (0.75ns)   --->   "%notrhs21 = icmp eq i23 %tmp_154, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1207 'icmp' 'notrhs21' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node tmp_157)   --->   "%tmp_155 = or i1 %notrhs21, %notlhs21" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1208 'or' 'tmp_155' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1209 [1/1] (3.47ns)   --->   "%tmp_156 = fcmp ole float %dense_7_output_array_77, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1209 'fcmp' 'tmp_156' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1210 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_157 = and i1 %tmp_155, %tmp_156" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1210 'and' 'tmp_157' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1211 [1/1] (0.00ns)   --->   "br i1 %tmp_157, label %branch950, label %._crit_edge24.6" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1211 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1212 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_76, align 8" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1212 'store' <Predicate = (!exitcond5 & tmp_157)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1213 [1/1] (0.00ns)   --->   "br label %._crit_edge24.6" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1213 'br' <Predicate = (!exitcond5 & tmp_157)> <Delay = 0.00>
ST_48 : Operation 1214 [1/2] (1.15ns)   --->   "%dense_7_output_array_79 = load float* %dense_7_output_array_78, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1214 'load' 'dense_7_output_array_79' <Predicate = (!exitcond5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1215 [1/1] (0.00ns)   --->   "%p_to_int7 = bitcast float %dense_7_output_array_79 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1215 'bitcast' 'p_to_int7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int7, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1216 'partselect' 'tmp_163' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i32 %p_to_int7 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1217 'trunc' 'tmp_164' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1218 [1/1] (0.58ns)   --->   "%notlhs23 = icmp ne i8 %tmp_163, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1218 'icmp' 'notlhs23' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1219 [1/1] (0.75ns)   --->   "%notrhs23 = icmp eq i23 %tmp_164, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1219 'icmp' 'notrhs23' <Predicate = (!exitcond5)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_165 = or i1 %notrhs23, %notlhs23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1220 'or' 'tmp_165' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1221 [1/1] (3.47ns)   --->   "%tmp_166 = fcmp ole float %dense_7_output_array_79, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1221 'fcmp' 'tmp_166' <Predicate = (!exitcond5)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1222 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_167 = and i1 %tmp_165, %tmp_166" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1222 'and' 'tmp_167' <Predicate = (!exitcond5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1223 [1/1] (0.00ns)   --->   "br i1 %tmp_167, label %branch935, label %._crit_edge24.7" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1223 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_48 : Operation 1224 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_78, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1224 'store' <Predicate = (!exitcond5 & tmp_167)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1225 [1/1] (0.00ns)   --->   "br label %._crit_edge24.7" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1225 'br' <Predicate = (!exitcond5 & tmp_167)> <Delay = 0.00>
ST_48 : Operation 1226 [1/2] (1.15ns)   --->   "%dense_7_output_array_83 = load float* %dense_7_output_array_82, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1226 'load' 'dense_7_output_array_83' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1227 [1/1] (0.00ns)   --->   "%p_to_int8 = bitcast float %dense_7_output_array_83 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1227 'bitcast' 'p_to_int8' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int8, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1228 'partselect' 'tmp_168' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i32 %p_to_int8 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1229 'trunc' 'tmp_169' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1230 [1/1] (0.58ns)   --->   "%notlhs24 = icmp ne i8 %tmp_168, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1230 'icmp' 'notlhs24' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1231 [1/1] (0.75ns)   --->   "%notrhs24 = icmp eq i23 %tmp_169, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1231 'icmp' 'notrhs24' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node tmp_172)   --->   "%tmp_170 = or i1 %notrhs24, %notlhs24" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1232 'or' 'tmp_170' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1233 [1/1] (3.47ns)   --->   "%tmp_171 = fcmp ole float %dense_7_output_array_83, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1233 'fcmp' 'tmp_171' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1234 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_172 = and i1 %tmp_170, %tmp_171" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1234 'and' 'tmp_172' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1235 [1/1] (0.00ns)   --->   "br i1 %tmp_172, label %branch920, label %._crit_edge24.8" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1235 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1236 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_82, align 16" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1236 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_172)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1237 [1/1] (0.00ns)   --->   "br label %._crit_edge24.8" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1237 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_172)> <Delay = 0.00>
ST_48 : Operation 1238 [1/2] (1.15ns)   --->   "%dense_7_output_array_81 = load float* %dense_7_output_array_80, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1238 'load' 'dense_7_output_array_81' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1239 [1/1] (0.00ns)   --->   "%p_to_int9 = bitcast float %dense_7_output_array_81 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1239 'bitcast' 'p_to_int9' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_173 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int9, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1240 'partselect' 'tmp_173' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i32 %p_to_int9 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1241 'trunc' 'tmp_174' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1242 [1/1] (0.58ns)   --->   "%notlhs25 = icmp ne i8 %tmp_173, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1242 'icmp' 'notlhs25' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1243 [1/1] (0.75ns)   --->   "%notrhs25 = icmp eq i23 %tmp_174, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1243 'icmp' 'notrhs25' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node tmp_177)   --->   "%tmp_175 = or i1 %notrhs25, %notlhs25" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1244 'or' 'tmp_175' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1245 [1/1] (3.47ns)   --->   "%tmp_176 = fcmp ole float %dense_7_output_array_81, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1245 'fcmp' 'tmp_176' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1246 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_177 = and i1 %tmp_175, %tmp_176" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1246 'and' 'tmp_177' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1247 [1/1] (0.00ns)   --->   "br i1 %tmp_177, label %branch905, label %._crit_edge24.9" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1247 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1248 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_80, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1248 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_177)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1249 [1/1] (0.00ns)   --->   "br label %._crit_edge24.9" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1249 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_177)> <Delay = 0.00>
ST_48 : Operation 1250 [1/2] (1.15ns)   --->   "%dense_7_output_array_85 = load float* %dense_7_output_array_84, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1250 'load' 'dense_7_output_array_85' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1251 [1/1] (0.00ns)   --->   "%p_to_int10 = bitcast float %dense_7_output_array_85 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1251 'bitcast' 'p_to_int10' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int10, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1252 'partselect' 'tmp_178' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %p_to_int10 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1253 'trunc' 'tmp_179' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1254 [1/1] (0.58ns)   --->   "%notlhs26 = icmp ne i8 %tmp_178, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1254 'icmp' 'notlhs26' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1255 [1/1] (0.75ns)   --->   "%notrhs26 = icmp eq i23 %tmp_179, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1255 'icmp' 'notrhs26' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node tmp_182)   --->   "%tmp_180 = or i1 %notrhs26, %notlhs26" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1256 'or' 'tmp_180' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1257 [1/1] (3.47ns)   --->   "%tmp_181 = fcmp ole float %dense_7_output_array_85, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1257 'fcmp' 'tmp_181' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1258 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_182 = and i1 %tmp_180, %tmp_181" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1258 'and' 'tmp_182' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1259 [1/1] (0.00ns)   --->   "br i1 %tmp_182, label %branch890, label %._crit_edge24.10" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1259 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1260 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_84, align 8" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1260 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_182)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1261 [1/1] (0.00ns)   --->   "br label %._crit_edge24.10" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1261 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_182)> <Delay = 0.00>
ST_48 : Operation 1262 [1/2] (1.15ns)   --->   "%dense_7_output_array_87 = load float* %dense_7_output_array_86, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1262 'load' 'dense_7_output_array_87' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1263 [1/1] (0.00ns)   --->   "%p_to_int11 = bitcast float %dense_7_output_array_87 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1263 'bitcast' 'p_to_int11' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int11, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1264 'partselect' 'tmp_183' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i32 %p_to_int11 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1265 'trunc' 'tmp_184' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1266 [1/1] (0.58ns)   --->   "%notlhs27 = icmp ne i8 %tmp_183, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1266 'icmp' 'notlhs27' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1267 [1/1] (0.75ns)   --->   "%notrhs27 = icmp eq i23 %tmp_184, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1267 'icmp' 'notrhs27' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node tmp_187)   --->   "%tmp_185 = or i1 %notrhs27, %notlhs27" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1268 'or' 'tmp_185' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1269 [1/1] (3.47ns)   --->   "%tmp_186 = fcmp ole float %dense_7_output_array_87, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1269 'fcmp' 'tmp_186' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1270 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_187 = and i1 %tmp_185, %tmp_186" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1270 'and' 'tmp_187' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %tmp_187, label %branch875, label %._crit_edge24.11" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1271 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1272 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_86, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1272 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_187)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1273 [1/1] (0.00ns)   --->   "br label %._crit_edge24.11" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1273 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_187)> <Delay = 0.00>
ST_48 : Operation 1274 [1/2] (1.15ns)   --->   "%dense_7_output_array_89 = load float* %dense_7_output_array_88, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1274 'load' 'dense_7_output_array_89' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1275 [1/1] (0.00ns)   --->   "%p_to_int12 = bitcast float %dense_7_output_array_89 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1275 'bitcast' 'p_to_int12' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_188 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int12, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1276 'partselect' 'tmp_188' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i32 %p_to_int12 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1277 'trunc' 'tmp_189' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1278 [1/1] (0.58ns)   --->   "%notlhs28 = icmp ne i8 %tmp_188, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1278 'icmp' 'notlhs28' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1279 [1/1] (0.75ns)   --->   "%notrhs28 = icmp eq i23 %tmp_189, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1279 'icmp' 'notrhs28' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node tmp_192)   --->   "%tmp_190 = or i1 %notrhs28, %notlhs28" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1280 'or' 'tmp_190' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1281 [1/1] (3.47ns)   --->   "%tmp_191 = fcmp ole float %dense_7_output_array_89, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1281 'fcmp' 'tmp_191' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1282 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_192 = and i1 %tmp_190, %tmp_191" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1282 'and' 'tmp_192' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1283 [1/1] (0.00ns)   --->   "br i1 %tmp_192, label %branch860, label %._crit_edge24.12" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1283 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1284 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_88, align 16" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1284 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_192)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1285 [1/1] (0.00ns)   --->   "br label %._crit_edge24.12" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1285 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_192)> <Delay = 0.00>
ST_48 : Operation 1286 [1/2] (1.15ns)   --->   "%dense_7_output_array_91 = load float* %dense_7_output_array_90, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1286 'load' 'dense_7_output_array_91' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1287 [1/1] (0.00ns)   --->   "%p_to_int13 = bitcast float %dense_7_output_array_91 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1287 'bitcast' 'p_to_int13' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int13, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1288 'partselect' 'tmp_193' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_194 = trunc i32 %p_to_int13 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1289 'trunc' 'tmp_194' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1290 [1/1] (0.58ns)   --->   "%notlhs29 = icmp ne i8 %tmp_193, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1290 'icmp' 'notlhs29' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1291 [1/1] (0.75ns)   --->   "%notrhs29 = icmp eq i23 %tmp_194, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1291 'icmp' 'notrhs29' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node tmp_197)   --->   "%tmp_195 = or i1 %notrhs29, %notlhs29" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1292 'or' 'tmp_195' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1293 [1/1] (3.47ns)   --->   "%tmp_196 = fcmp ole float %dense_7_output_array_91, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1293 'fcmp' 'tmp_196' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1294 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_197 = and i1 %tmp_195, %tmp_196" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1294 'and' 'tmp_197' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1295 [1/1] (0.00ns)   --->   "br i1 %tmp_197, label %branch845, label %._crit_edge24.13" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1295 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1296 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_90, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1296 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_197)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1297 [1/1] (0.00ns)   --->   "br label %._crit_edge24.13" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1297 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_197)> <Delay = 0.00>
ST_48 : Operation 1298 [1/2] (1.15ns)   --->   "%dense_7_output_array_93 = load float* %dense_7_output_array_92, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1298 'load' 'dense_7_output_array_93' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1299 [1/1] (0.00ns)   --->   "%p_to_int14 = bitcast float %dense_7_output_array_93 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1299 'bitcast' 'p_to_int14' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_198 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int14, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1300 'partselect' 'tmp_198' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i32 %p_to_int14 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1301 'trunc' 'tmp_199' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1302 [1/1] (0.58ns)   --->   "%notlhs30 = icmp ne i8 %tmp_198, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1302 'icmp' 'notlhs30' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1303 [1/1] (0.75ns)   --->   "%notrhs30 = icmp eq i23 %tmp_199, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1303 'icmp' 'notrhs30' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node tmp_202)   --->   "%tmp_200 = or i1 %notrhs30, %notlhs30" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1304 'or' 'tmp_200' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1305 [1/1] (3.47ns)   --->   "%tmp_201 = fcmp ole float %dense_7_output_array_93, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1305 'fcmp' 'tmp_201' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1306 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_202 = and i1 %tmp_200, %tmp_201" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1306 'and' 'tmp_202' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1307 [1/1] (0.00ns)   --->   "br i1 %tmp_202, label %branch830, label %._crit_edge24.14" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1307 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1308 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_92, align 8" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1308 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_202)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1309 [1/1] (0.00ns)   --->   "br label %._crit_edge24.14" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1309 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_202)> <Delay = 0.00>
ST_48 : Operation 1310 [1/2] (1.15ns)   --->   "%dense_7_output_array_95 = load float* %dense_7_output_array_94, align 4" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1310 'load' 'dense_7_output_array_95' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1311 [1/1] (0.00ns)   --->   "%p_to_int15 = bitcast float %dense_7_output_array_95 to i32" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1311 'bitcast' 'p_to_int15' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_203 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int15, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1312 'partselect' 'tmp_203' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i32 %p_to_int15 to i23" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1313 'trunc' 'tmp_204' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1314 [1/1] (0.58ns)   --->   "%notlhs31 = icmp ne i8 %tmp_203, -1" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1314 'icmp' 'notlhs31' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1315 [1/1] (0.75ns)   --->   "%notrhs31 = icmp eq i23 %tmp_204, 0" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1315 'icmp' 'notrhs31' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node tmp_207)   --->   "%tmp_205 = or i1 %notrhs31, %notlhs31" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1316 'or' 'tmp_205' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1317 [1/1] (3.47ns)   --->   "%tmp_206 = fcmp ole float %dense_7_output_array_95, 0.000000e+00" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1317 'fcmp' 'tmp_206' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1318 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_207 = and i1 %tmp_205, %tmp_206" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1318 'and' 'tmp_207' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1319 [1/1] (0.00ns)   --->   "br i1 %tmp_207, label %branch815, label %._crit_edge24.15" [avinav_mnist/c_mnist.c:185597]   --->   Operation 1319 'br' <Predicate = (!exitcond5 & !exitcond5_8)> <Delay = 0.00>
ST_48 : Operation 1320 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_7_output_array_94, align 4" [avinav_mnist/c_mnist.c:185598]   --->   Operation 1320 'store' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_48 : Operation 1321 [1/1] (0.00ns)   --->   "br label %._crit_edge24.15" [avinav_mnist/c_mnist.c:185599]   --->   Operation 1321 'br' <Predicate = (!exitcond5 & !exitcond5_8 & tmp_207)> <Delay = 0.00>

State 49 <SV = 15> <Delay = 0.60>
ST_49 : Operation 1322 [1/1] (0.60ns)   --->   "br label %.preheader15.0" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 16> <Delay = 1.15>
ST_50 : Operation 1323 [1/1] (0.00ns)   --->   "%i_5 = phi i9 [ %i_25_1, %.preheader15.9 ], [ 0, %.loopexit16 ]" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1323 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1324 [1/1] (0.59ns)   --->   "%tmp_93 = icmp ult i9 %i_5, -120" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1324 'icmp' 'tmp_93' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1325 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25, i64 13)"   --->   Operation 1325 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1326 [1/1] (0.00ns)   --->   "br i1 %tmp_93, label %.preheader15.1, label %._crit_edge25" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1326 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1327 [1/1] (0.00ns)   --->   "%newIndex10 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %i_5, i32 4, i32 8)" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1327 'partselect' 'newIndex10' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1328 [1/1] (0.00ns)   --->   "%newIndex11_cast = zext i5 %newIndex10 to i64" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1328 'zext' 'newIndex11_cast' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1329 [1/1] (0.00ns)   --->   "%dense_7_output_array_96 = getelementptr [49 x float]* @dense_7_output_array, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1329 'getelementptr' 'dense_7_output_array_96' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1330 [2/2] (1.15ns)   --->   "%dense_7_output_array_97 = load float* %dense_7_output_array_96, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1330 'load' 'dense_7_output_array_97' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1331 [1/1] (0.00ns)   --->   "%dense_7_output_array_98 = getelementptr [49 x float]* @dense_7_output_array_1, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1331 'getelementptr' 'dense_7_output_array_98' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1332 [2/2] (1.15ns)   --->   "%dense_7_output_array_99 = load float* %dense_7_output_array_98, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1332 'load' 'dense_7_output_array_99' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1333 [1/1] (0.00ns)   --->   "%dense_7_output_array_100 = getelementptr [49 x float]* @dense_7_output_array_2, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1333 'getelementptr' 'dense_7_output_array_100' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1334 [2/2] (1.15ns)   --->   "%dense_7_output_array_101 = load float* %dense_7_output_array_100, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1334 'load' 'dense_7_output_array_101' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1335 [1/1] (0.00ns)   --->   "%dense_7_output_array_102 = getelementptr [49 x float]* @dense_7_output_array_3, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1335 'getelementptr' 'dense_7_output_array_102' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1336 [2/2] (1.15ns)   --->   "%dense_7_output_array_103 = load float* %dense_7_output_array_102, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1336 'load' 'dense_7_output_array_103' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1337 [1/1] (0.00ns)   --->   "%dense_7_output_array_104 = getelementptr [49 x float]* @dense_7_output_array_4, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1337 'getelementptr' 'dense_7_output_array_104' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1338 [2/2] (1.15ns)   --->   "%dense_7_output_array_105 = load float* %dense_7_output_array_104, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1338 'load' 'dense_7_output_array_105' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1339 [1/1] (0.00ns)   --->   "%dense_7_output_array_106 = getelementptr [49 x float]* @dense_7_output_array_5, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1339 'getelementptr' 'dense_7_output_array_106' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1340 [2/2] (1.15ns)   --->   "%dense_7_output_array_107 = load float* %dense_7_output_array_106, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1340 'load' 'dense_7_output_array_107' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1341 [1/1] (0.00ns)   --->   "%dense_7_output_array_108 = getelementptr [49 x float]* @dense_7_output_array_6, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1341 'getelementptr' 'dense_7_output_array_108' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1342 [2/2] (1.15ns)   --->   "%dense_7_output_array_109 = load float* %dense_7_output_array_108, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1342 'load' 'dense_7_output_array_109' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1343 [1/1] (0.00ns)   --->   "%dense_7_output_array_110 = getelementptr [49 x float]* @dense_7_output_array_7, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1343 'getelementptr' 'dense_7_output_array_110' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1344 [2/2] (1.15ns)   --->   "%dense_7_output_array_111 = load float* %dense_7_output_array_110, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1344 'load' 'dense_7_output_array_111' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_8)   --->   "%i_25_s = or i9 %i_5, 8" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1345 'or' 'i_25_s' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1346 [1/1] (0.59ns) (out node of the LUT)   --->   "%tmp_19_8 = icmp ult i9 %i_25_s, -120" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1346 'icmp' 'tmp_19_8' <Predicate = (tmp_93)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1347 [1/1] (0.00ns)   --->   "br i1 %tmp_19_8, label %.preheader15.9, label %._crit_edge25" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1347 'br' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 1348 [1/1] (0.00ns)   --->   "%dense_7_output_array_112 = getelementptr [49 x float]* @dense_7_output_array_8, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1348 'getelementptr' 'dense_7_output_array_112' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1349 [2/2] (1.15ns)   --->   "%dense_7_output_array_113 = load float* %dense_7_output_array_112, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1349 'load' 'dense_7_output_array_113' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1350 [1/1] (0.00ns)   --->   "%dense_7_output_array_114 = getelementptr [49 x float]* @dense_7_output_array_9, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1350 'getelementptr' 'dense_7_output_array_114' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1351 [2/2] (1.15ns)   --->   "%dense_7_output_array_115 = load float* %dense_7_output_array_114, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1351 'load' 'dense_7_output_array_115' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1352 [1/1] (0.00ns)   --->   "%dense_7_output_array_116 = getelementptr [49 x float]* @dense_7_output_array_10, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1352 'getelementptr' 'dense_7_output_array_116' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1353 [2/2] (1.15ns)   --->   "%dense_7_output_array_117 = load float* %dense_7_output_array_116, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1353 'load' 'dense_7_output_array_117' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1354 [1/1] (0.00ns)   --->   "%dense_7_output_array_118 = getelementptr [49 x float]* @dense_7_output_array_11, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1354 'getelementptr' 'dense_7_output_array_118' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1355 [2/2] (1.15ns)   --->   "%dense_7_output_array_119 = load float* %dense_7_output_array_118, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1355 'load' 'dense_7_output_array_119' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1356 [1/1] (0.00ns)   --->   "%dense_7_output_array_120 = getelementptr [49 x float]* @dense_7_output_array_12, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1356 'getelementptr' 'dense_7_output_array_120' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1357 [2/2] (1.15ns)   --->   "%dense_7_output_array_121 = load float* %dense_7_output_array_120, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1357 'load' 'dense_7_output_array_121' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1358 [1/1] (0.00ns)   --->   "%dense_7_output_array_122 = getelementptr [49 x float]* @dense_7_output_array_13, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1358 'getelementptr' 'dense_7_output_array_122' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1359 [2/2] (1.15ns)   --->   "%dense_7_output_array_123 = load float* %dense_7_output_array_122, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1359 'load' 'dense_7_output_array_123' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1360 [1/1] (0.00ns)   --->   "%dense_7_output_array_124 = getelementptr [49 x float]* @dense_7_output_array_14, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1360 'getelementptr' 'dense_7_output_array_124' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1361 [2/2] (1.15ns)   --->   "%dense_7_output_array_125 = load float* %dense_7_output_array_124, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1361 'load' 'dense_7_output_array_125' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1362 [1/1] (0.00ns)   --->   "%dense_7_output_array_126 = getelementptr [49 x float]* @dense_7_output_array_15, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1362 'getelementptr' 'dense_7_output_array_126' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_50 : Operation 1363 [2/2] (1.15ns)   --->   "%dense_7_output_array_127 = load float* %dense_7_output_array_126, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1363 'load' 'dense_7_output_array_127' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_50 : Operation 1364 [1/1] (0.71ns)   --->   "%i_25_1 = add i9 %i_5, 16" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1364 'add' 'i_25_1' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 2.31>
ST_51 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1365 'specregionbegin' 'tmp_65' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185618]   --->   Operation 1366 'specpipeline' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1367 [1/2] (1.15ns)   --->   "%dense_7_output_array_97 = load float* %dense_7_output_array_96, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1367 'load' 'dense_7_output_array_97' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1368 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_16 = getelementptr [49 x float]* %dropout_5_output_arr, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1368 'getelementptr' 'dropout_5_output_arr_16' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1369 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_97, float* %dropout_5_output_arr_16, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1369 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1370 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_65)" [avinav_mnist/c_mnist.c:185621]   --->   Operation 1370 'specregionend' 'empty_40' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1371 [1/2] (1.15ns)   --->   "%dense_7_output_array_99 = load float* %dense_7_output_array_98, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1371 'load' 'dense_7_output_array_99' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1372 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_17 = getelementptr [49 x float]* %dropout_5_output_arr_1, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1372 'getelementptr' 'dropout_5_output_arr_17' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1373 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_99, float* %dropout_5_output_arr_17, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1373 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1374 [1/2] (1.15ns)   --->   "%dense_7_output_array_101 = load float* %dense_7_output_array_100, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1374 'load' 'dense_7_output_array_101' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1375 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_18 = getelementptr [49 x float]* %dropout_5_output_arr_2, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1375 'getelementptr' 'dropout_5_output_arr_18' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1376 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_101, float* %dropout_5_output_arr_18, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1376 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1377 [1/2] (1.15ns)   --->   "%dense_7_output_array_103 = load float* %dense_7_output_array_102, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1377 'load' 'dense_7_output_array_103' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1378 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_19 = getelementptr [49 x float]* %dropout_5_output_arr_3, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1378 'getelementptr' 'dropout_5_output_arr_19' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1379 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_103, float* %dropout_5_output_arr_19, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1379 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1380 [1/2] (1.15ns)   --->   "%dense_7_output_array_105 = load float* %dense_7_output_array_104, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1380 'load' 'dense_7_output_array_105' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1381 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_20 = getelementptr [49 x float]* %dropout_5_output_arr_4, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1381 'getelementptr' 'dropout_5_output_arr_20' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1382 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_105, float* %dropout_5_output_arr_20, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1382 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1383 [1/2] (1.15ns)   --->   "%dense_7_output_array_107 = load float* %dense_7_output_array_106, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1383 'load' 'dense_7_output_array_107' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1384 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_21 = getelementptr [49 x float]* %dropout_5_output_arr_5, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1384 'getelementptr' 'dropout_5_output_arr_21' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1385 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_107, float* %dropout_5_output_arr_21, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1385 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1386 [1/2] (1.15ns)   --->   "%dense_7_output_array_109 = load float* %dense_7_output_array_108, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1386 'load' 'dense_7_output_array_109' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1387 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_22 = getelementptr [49 x float]* %dropout_5_output_arr_6, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1387 'getelementptr' 'dropout_5_output_arr_22' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1388 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_109, float* %dropout_5_output_arr_22, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1388 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1389 [1/2] (1.15ns)   --->   "%dense_7_output_array_111 = load float* %dense_7_output_array_110, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1389 'load' 'dense_7_output_array_111' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1390 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_23 = getelementptr [49 x float]* %dropout_5_output_arr_7, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1390 'getelementptr' 'dropout_5_output_arr_23' <Predicate = (tmp_93)> <Delay = 0.00>
ST_51 : Operation 1391 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_111, float* %dropout_5_output_arr_23, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1391 'store' <Predicate = (tmp_93)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1392 [1/2] (1.15ns)   --->   "%dense_7_output_array_113 = load float* %dense_7_output_array_112, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1392 'load' 'dense_7_output_array_113' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1393 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_24 = getelementptr [49 x float]* %dropout_5_output_arr_8, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1393 'getelementptr' 'dropout_5_output_arr_24' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1394 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_113, float* %dropout_5_output_arr_24, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1394 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1395 [1/2] (1.15ns)   --->   "%dense_7_output_array_115 = load float* %dense_7_output_array_114, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1395 'load' 'dense_7_output_array_115' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1396 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_25 = getelementptr [49 x float]* %dropout_5_output_arr_9, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1396 'getelementptr' 'dropout_5_output_arr_25' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1397 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_115, float* %dropout_5_output_arr_25, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1397 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1398 [1/2] (1.15ns)   --->   "%dense_7_output_array_117 = load float* %dense_7_output_array_116, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1398 'load' 'dense_7_output_array_117' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1399 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_26 = getelementptr [49 x float]* %dropout_5_output_arr_10, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1399 'getelementptr' 'dropout_5_output_arr_26' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1400 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_117, float* %dropout_5_output_arr_26, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1400 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1401 [1/2] (1.15ns)   --->   "%dense_7_output_array_119 = load float* %dense_7_output_array_118, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1401 'load' 'dense_7_output_array_119' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1402 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_27 = getelementptr [49 x float]* %dropout_5_output_arr_11, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1402 'getelementptr' 'dropout_5_output_arr_27' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1403 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_119, float* %dropout_5_output_arr_27, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1403 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1404 [1/2] (1.15ns)   --->   "%dense_7_output_array_121 = load float* %dense_7_output_array_120, align 16" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1404 'load' 'dense_7_output_array_121' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1405 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_28 = getelementptr [49 x float]* %dropout_5_output_arr_12, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1405 'getelementptr' 'dropout_5_output_arr_28' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1406 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_121, float* %dropout_5_output_arr_28, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1406 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1407 [1/2] (1.15ns)   --->   "%dense_7_output_array_123 = load float* %dense_7_output_array_122, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1407 'load' 'dense_7_output_array_123' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1408 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_29 = getelementptr [49 x float]* %dropout_5_output_arr_13, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1408 'getelementptr' 'dropout_5_output_arr_29' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1409 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_123, float* %dropout_5_output_arr_29, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1409 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1410 [1/2] (1.15ns)   --->   "%dense_7_output_array_125 = load float* %dense_7_output_array_124, align 8" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1410 'load' 'dense_7_output_array_125' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1411 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_30 = getelementptr [49 x float]* %dropout_5_output_arr_14, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1411 'getelementptr' 'dropout_5_output_arr_30' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1412 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_125, float* %dropout_5_output_arr_30, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1412 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1413 [1/2] (1.15ns)   --->   "%dense_7_output_array_127 = load float* %dense_7_output_array_126, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1413 'load' 'dense_7_output_array_127' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1414 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_31 = getelementptr [49 x float]* %dropout_5_output_arr_15, i64 0, i64 %newIndex11_cast" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1414 'getelementptr' 'dropout_5_output_arr_31' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>
ST_51 : Operation 1415 [1/1] (1.15ns)   --->   "store float %dense_7_output_array_127, float* %dropout_5_output_arr_31, align 4" [avinav_mnist/c_mnist.c:185620]   --->   Operation 1415 'store' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_51 : Operation 1416 [1/1] (0.00ns)   --->   "br label %.preheader15.0" [avinav_mnist/c_mnist.c:185617]   --->   Operation 1416 'br' <Predicate = (tmp_93 & tmp_19_8)> <Delay = 0.00>

State 52 <SV = 18> <Delay = 0.60>
ST_52 : Operation 1417 [1/1] (0.60ns)   --->   "br label %33" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1417 'br' <Predicate = true> <Delay = 0.60>

State 53 <SV = 19> <Delay = 1.15>
ST_53 : Operation 1418 [1/1] (0.00ns)   --->   "%i_3 = phi i64 [ 0, %._crit_edge25 ], [ %i_26_3, %branch186 ]" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1418 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1419 [1/1] (1.06ns)   --->   "%exitcond4 = icmp eq i64 %i_3, 10" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1419 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1420 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %branch16" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1420 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1421 'specregionbegin' 'tmp_73' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185657]   --->   Operation 1422 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1423 [1/1] (0.00ns)   --->   "%newIndex11 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_3, i32 4, i32 10)" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1423 'partselect' 'newIndex11' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1424 [1/1] (0.00ns)   --->   "%newIndex12_cast = zext i7 %newIndex11 to i64" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1424 'zext' 'newIndex12_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1425 [1/1] (0.00ns)   --->   "%dense_8_output_array = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1425 'getelementptr' 'dense_8_output_array' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1426 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1426 'store' <Predicate = (!exitcond4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_73)" [avinav_mnist/c_mnist.c:185660]   --->   Operation 1427 'specregionend' 'empty_41' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1428 [1/1] (0.00ns)   --->   "%dense_8_output_array_1_42 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1428 'getelementptr' 'dense_8_output_array_1_42' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1429 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_1_42, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1429 'store' <Predicate = (!exitcond4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_2)   --->   "%i_26_s = or i64 %i_3, 2" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1430 'or' 'i_26_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1431 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond4_2 = icmp eq i64 %i_26_s, 10" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1431 'icmp' 'exitcond4_2' <Predicate = (!exitcond4)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1432 [1/1] (0.00ns)   --->   "br i1 %exitcond4_2, label %.preheader.preheader, label %branch50" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1432 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 1433 [1/1] (0.00ns)   --->   "%dense_8_output_array_2_43 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1433 'getelementptr' 'dense_8_output_array_2_43' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1434 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_2_43, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1434 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1435 [1/1] (0.00ns)   --->   "%dense_8_output_array_3_44 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1435 'getelementptr' 'dense_8_output_array_3_44' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1436 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_3_44, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1436 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1437 [1/1] (0.00ns)   --->   "%dense_8_output_array_4_45 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1437 'getelementptr' 'dense_8_output_array_4_45' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1438 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_4_45, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1438 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1439 [1/1] (0.00ns)   --->   "%dense_8_output_array_5_46 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1439 'getelementptr' 'dense_8_output_array_5_46' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1440 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_5_46, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1440 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1441 [1/1] (0.00ns)   --->   "%dense_8_output_array_6_47 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1441 'getelementptr' 'dense_8_output_array_6_47' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1442 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_6_47, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1442 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1443 [1/1] (0.00ns)   --->   "%dense_8_output_array_7_48 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1443 'getelementptr' 'dense_8_output_array_7_48' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1444 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_7_48, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1444 'store' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_8)   --->   "%i_26_1 = or i64 %i_3, 8" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1445 'or' 'i_26_1' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1446 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond4_8 = icmp eq i64 %i_26_1, 10" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1446 'icmp' 'exitcond4_8' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1447 [1/1] (0.00ns)   --->   "br i1 %exitcond4_8, label %.preheader.preheader, label %branch152" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1447 'br' <Predicate = (!exitcond4 & !exitcond4_2)> <Delay = 0.00>
ST_53 : Operation 1448 [1/1] (0.00ns)   --->   "%dense_8_output_array_8_49 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1448 'getelementptr' 'dense_8_output_array_8_49' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 0.00>
ST_53 : Operation 1449 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_8_49, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1449 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1450 [1/1] (0.00ns)   --->   "%dense_8_output_array_9_50 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1450 'getelementptr' 'dense_8_output_array_9_50' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 0.00>
ST_53 : Operation 1451 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_9_50, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1451 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_s)   --->   "%i_26_2 = or i64 %i_3, 10" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1452 'or' 'i_26_2' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 0.00>
ST_53 : Operation 1453 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond4_s = icmp eq i64 %i_26_2, 10" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1453 'icmp' 'exitcond4_s' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1454 [1/1] (0.00ns)   --->   "br i1 %exitcond4_s, label %.preheader.preheader, label %branch186" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1454 'br' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8)> <Delay = 0.00>
ST_53 : Operation 1455 [1/1] (0.00ns)   --->   "%dense_8_output_array_10_51 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1455 'getelementptr' 'dense_8_output_array_10_51' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1456 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_10_51, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1456 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1457 [1/1] (0.00ns)   --->   "%dense_8_output_array_11_52 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1457 'getelementptr' 'dense_8_output_array_11_52' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1458 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_11_52, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1458 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1459 [1/1] (0.00ns)   --->   "%dense_8_output_array_12_53 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1459 'getelementptr' 'dense_8_output_array_12_53' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1460 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_12_53, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1460 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1461 [1/1] (0.00ns)   --->   "%dense_8_output_array_13_54 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1461 'getelementptr' 'dense_8_output_array_13_54' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1462 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_13_54, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1462 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1463 [1/1] (0.00ns)   --->   "%dense_8_output_array_14_55 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1463 'getelementptr' 'dense_8_output_array_14_55' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1464 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_14_55, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1464 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1465 [1/1] (0.00ns)   --->   "%dense_8_output_array_15_56 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 %newIndex12_cast" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1465 'getelementptr' 'dense_8_output_array_15_56' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>
ST_53 : Operation 1466 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %dense_8_output_array_15_56, align 4" [avinav_mnist/c_mnist.c:185659]   --->   Operation 1466 'store' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_53 : Operation 1467 [1/1] (1.14ns)   --->   "%i_26_3 = add i64 %i_3, 16" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1467 'add' 'i_26_3' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1468 [1/1] (0.00ns)   --->   "br label %33" [avinav_mnist/c_mnist.c:185656]   --->   Operation 1468 'br' <Predicate = (!exitcond4 & !exitcond4_2 & !exitcond4_8 & !exitcond4_s)> <Delay = 0.00>

State 54 <SV = 20> <Delay = 0.60>
ST_54 : Operation 1469 [1/1] (0.00ns)   --->   "%dense_8_output_array_16 = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1469 'getelementptr' 'dense_8_output_array_16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1470 [1/1] (0.00ns)   --->   "%dense_8_output_array_17 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1470 'getelementptr' 'dense_8_output_array_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1471 [1/1] (0.00ns)   --->   "%dense_8_output_array_18 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1471 'getelementptr' 'dense_8_output_array_18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1472 [1/1] (0.00ns)   --->   "%dense_8_output_array_19 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1472 'getelementptr' 'dense_8_output_array_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1473 [1/1] (0.00ns)   --->   "%dense_8_output_array_20 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1473 'getelementptr' 'dense_8_output_array_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1474 [1/1] (0.00ns)   --->   "%dense_8_output_array_21 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1474 'getelementptr' 'dense_8_output_array_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1475 [1/1] (0.00ns)   --->   "%dense_8_output_array_22 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1475 'getelementptr' 'dense_8_output_array_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1476 [1/1] (0.00ns)   --->   "%dense_8_output_array_23 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1476 'getelementptr' 'dense_8_output_array_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1477 [1/1] (0.00ns)   --->   "%dense_8_output_array_24 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1477 'getelementptr' 'dense_8_output_array_24' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1478 [1/1] (0.00ns)   --->   "%dense_8_output_array_25 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1478 'getelementptr' 'dense_8_output_array_25' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1479 [1/1] (0.00ns)   --->   "%dense_8_output_array_26 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1479 'getelementptr' 'dense_8_output_array_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1480 [1/1] (0.00ns)   --->   "%dense_8_output_array_27 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1480 'getelementptr' 'dense_8_output_array_27' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1481 [1/1] (0.00ns)   --->   "%dense_8_output_array_28 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1481 'getelementptr' 'dense_8_output_array_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1482 [1/1] (0.00ns)   --->   "%dense_8_output_array_29 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1482 'getelementptr' 'dense_8_output_array_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1483 [1/1] (0.00ns)   --->   "%dense_8_output_array_30 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1483 'getelementptr' 'dense_8_output_array_30' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1484 [1/1] (0.00ns)   --->   "%dense_8_output_array_31 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 0" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1484 'getelementptr' 'dense_8_output_array_31' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1485 [1/1] (0.60ns)   --->   "br label %34" [avinav_mnist/c_mnist.c:185662]   --->   Operation 1485 'br' <Predicate = true> <Delay = 0.60>

State 55 <SV = 21> <Delay = 1.15>
ST_55 : Operation 1486 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i4 [ 0, %.preheader.preheader ], [ %indvar_flatten_next8, %38 ]"   --->   Operation 1486 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1487 [1/1] (0.00ns)   --->   "%i_s = phi i1 [ false, %.preheader.preheader ], [ %i_mid2, %38 ]" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1487 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1488 [1/1] (0.00ns)   --->   "%j3 = phi i4 [ 0, %.preheader.preheader ], [ %j_3, %38 ]"   --->   Operation 1488 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1489 [1/1] (0.65ns)   --->   "%exitcond_flatten9 = icmp eq i4 %indvar_flatten7, -6"   --->   Operation 1489 'icmp' 'exitcond_flatten9' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1490 [1/1] (0.70ns)   --->   "%indvar_flatten_next8 = add i4 %indvar_flatten7, 1"   --->   Operation 1490 'add' 'indvar_flatten_next8' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1491 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten9, label %.preheader26.0.preheader, label %.preheader"   --->   Operation 1491 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1492 [2/2] (1.15ns)   --->   "%dense_8_output_array_32 = load float* %dense_8_output_array_16, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1492 'load' 'dense_8_output_array_32' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1493 [2/2] (1.15ns)   --->   "%dense_8_output_array_33 = load float* %dense_8_output_array_17, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1493 'load' 'dense_8_output_array_33' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1494 [2/2] (1.15ns)   --->   "%dense_8_output_array_34 = load float* %dense_8_output_array_18, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1494 'load' 'dense_8_output_array_34' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1495 [2/2] (1.15ns)   --->   "%dense_8_output_array_35 = load float* %dense_8_output_array_19, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1495 'load' 'dense_8_output_array_35' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1496 [2/2] (1.15ns)   --->   "%dense_8_output_array_36 = load float* %dense_8_output_array_20, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1496 'load' 'dense_8_output_array_36' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1497 [2/2] (1.15ns)   --->   "%dense_8_output_array_37 = load float* %dense_8_output_array_21, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1497 'load' 'dense_8_output_array_37' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1498 [2/2] (1.15ns)   --->   "%dense_8_output_array_38 = load float* %dense_8_output_array_22, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1498 'load' 'dense_8_output_array_38' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1499 [2/2] (1.15ns)   --->   "%dense_8_output_array_39 = load float* %dense_8_output_array_23, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1499 'load' 'dense_8_output_array_39' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1500 [2/2] (1.15ns)   --->   "%dense_8_output_array_40 = load float* %dense_8_output_array_24, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1500 'load' 'dense_8_output_array_40' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1501 [2/2] (1.15ns)   --->   "%dense_8_output_array_41 = load float* %dense_8_output_array_25, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1501 'load' 'dense_8_output_array_41' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1502 [2/2] (1.15ns)   --->   "%dense_8_output_array_42 = load float* %dense_8_output_array_26, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1502 'load' 'dense_8_output_array_42' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1503 [2/2] (1.15ns)   --->   "%dense_8_output_array_43 = load float* %dense_8_output_array_27, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1503 'load' 'dense_8_output_array_43' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1504 [2/2] (1.15ns)   --->   "%dense_8_output_array_44 = load float* %dense_8_output_array_28, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1504 'load' 'dense_8_output_array_44' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1505 [2/2] (1.15ns)   --->   "%dense_8_output_array_45 = load float* %dense_8_output_array_29, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1505 'load' 'dense_8_output_array_45' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1506 [2/2] (1.15ns)   --->   "%dense_8_output_array_46 = load float* %dense_8_output_array_30, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1506 'load' 'dense_8_output_array_46' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1507 [2/2] (1.15ns)   --->   "%dense_8_output_array_47 = load float* %dense_8_output_array_31, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1507 'load' 'dense_8_output_array_47' <Predicate = (!exitcond_flatten9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_55 : Operation 1508 [1/1] (0.60ns)   --->   "br label %.preheader26.0" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1508 'br' <Predicate = (exitcond_flatten9)> <Delay = 0.60>

State 56 <SV = 22> <Delay = 1.65>
ST_56 : Operation 1509 [1/1] (0.65ns)   --->   "%exitcond11 = icmp eq i4 %j3, -6" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1509 'icmp' 'exitcond11' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1510 [1/1] (0.35ns)   --->   "%j3_mid2 = select i1 %exitcond11, i4 0, i4 %j3" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1510 'select' 'j3_mid2' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node inneridx_1_cast_mid2)   --->   "%inneridx_1_cast_mid1 = select i1 %i_s, i8 0, i8 -120" [avinav_mnist/c_mnist.c:185664]   --->   Operation 1511 'select' 'inneridx_1_cast_mid1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node inneridx_1_cast_mid2)   --->   "%inneridx_1_cast = select i1 %i_s, i8 -120, i8 0" [avinav_mnist/c_mnist.c:185664]   --->   Operation 1512 'select' 'inneridx_1_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1513 [1/1] (0.30ns) (out node of the LUT)   --->   "%inneridx_1_cast_mid2 = select i1 %exitcond11, i8 %inneridx_1_cast_mid1, i8 %inneridx_1_cast" [avinav_mnist/c_mnist.c:185664]   --->   Operation 1513 'select' 'inneridx_1_cast_mid2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1514 [1/1] (0.00ns)   --->   "%inneridx_1_cast_mid2_1 = sext i8 %inneridx_1_cast_mid2 to i9" [avinav_mnist/c_mnist.c:185664]   --->   Operation 1514 'sext' 'inneridx_1_cast_mid2_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_mid2)   --->   "%tmp_311_mid1 = select i1 %i_s, i4 0, i4 -8" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1515 'select' 'tmp_311_mid1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_mid2)   --->   "%tmp_208 = select i1 %i_s, i4 -8, i4 0" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1516 'select' 'tmp_208' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1517 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp_311_mid2 = select i1 %exitcond11, i4 %tmp_311_mid1, i4 %tmp_208" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1517 'select' 'tmp_311_mid2' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node i_mid2)   --->   "%i_10 = xor i1 %i_s, true" [avinav_mnist/c_mnist.c:185662]   --->   Operation 1518 'xor' 'i_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1519 [1/1] (0.27ns) (out node of the LUT)   --->   "%i_mid2 = select i1 %exitcond11, i1 %i_10, i1 %i_s" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1519 'select' 'i_mid2' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1520 [1/1] (0.00ns)   --->   "%j3_cast = zext i4 %j3_mid2 to i10" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1520 'zext' 'j3_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1521 [1/1] (0.00ns)   --->   "%j3_cast1 = zext i4 %j3_mid2 to i64" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1521 'zext' 'j3_cast1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1522 [1/2] (1.15ns)   --->   "%dense_8_output_array_32 = load float* %dense_8_output_array_16, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1522 'load' 'dense_8_output_array_32' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1523 [1/2] (1.15ns)   --->   "%dense_8_output_array_33 = load float* %dense_8_output_array_17, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1523 'load' 'dense_8_output_array_33' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1524 [1/2] (1.15ns)   --->   "%dense_8_output_array_34 = load float* %dense_8_output_array_18, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1524 'load' 'dense_8_output_array_34' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1525 [1/2] (1.15ns)   --->   "%dense_8_output_array_35 = load float* %dense_8_output_array_19, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1525 'load' 'dense_8_output_array_35' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1526 [1/2] (1.15ns)   --->   "%dense_8_output_array_36 = load float* %dense_8_output_array_20, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1526 'load' 'dense_8_output_array_36' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1527 [1/2] (1.15ns)   --->   "%dense_8_output_array_37 = load float* %dense_8_output_array_21, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1527 'load' 'dense_8_output_array_37' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1528 [1/2] (1.15ns)   --->   "%dense_8_output_array_38 = load float* %dense_8_output_array_22, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1528 'load' 'dense_8_output_array_38' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1529 [1/2] (1.15ns)   --->   "%dense_8_output_array_39 = load float* %dense_8_output_array_23, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1529 'load' 'dense_8_output_array_39' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1530 [1/2] (1.15ns)   --->   "%dense_8_output_array_40 = load float* %dense_8_output_array_24, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1530 'load' 'dense_8_output_array_40' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1531 [1/2] (1.15ns)   --->   "%dense_8_output_array_41 = load float* %dense_8_output_array_25, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1531 'load' 'dense_8_output_array_41' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1532 [1/2] (1.15ns)   --->   "%dense_8_output_array_42 = load float* %dense_8_output_array_26, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1532 'load' 'dense_8_output_array_42' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1533 [1/2] (1.15ns)   --->   "%dense_8_output_array_43 = load float* %dense_8_output_array_27, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1533 'load' 'dense_8_output_array_43' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1534 [1/2] (1.15ns)   --->   "%dense_8_output_array_44 = load float* %dense_8_output_array_28, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1534 'load' 'dense_8_output_array_44' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1535 [1/2] (1.15ns)   --->   "%dense_8_output_array_45 = load float* %dense_8_output_array_29, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1535 'load' 'dense_8_output_array_45' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1536 [1/2] (1.15ns)   --->   "%dense_8_output_array_46 = load float* %dense_8_output_array_30, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1536 'load' 'dense_8_output_array_46' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1537 [1/2] (1.15ns)   --->   "%dense_8_output_array_47 = load float* %dense_8_output_array_31, align 4" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1537 'load' 'dense_8_output_array_47' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_56 : Operation 1538 [1/1] (0.49ns)   --->   "%sum_5 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dense_8_output_array_32, float %dense_8_output_array_33, float %dense_8_output_array_34, float %dense_8_output_array_35, float %dense_8_output_array_36, float %dense_8_output_array_37, float %dense_8_output_array_38, float %dense_8_output_array_39, float %dense_8_output_array_40, float %dense_8_output_array_41, float %dense_8_output_array_42, float %dense_8_output_array_43, float %dense_8_output_array_44, float %dense_8_output_array_45, float %dense_8_output_array_46, float %dense_8_output_array_47, i64 %j3_cast1)" [avinav_mnist/c_mnist.c:185667]   --->   Operation 1538 'mux' 'sum_5' <Predicate = true> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1539 [1/1] (0.60ns)   --->   "br label %35" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1539 'br' <Predicate = true> <Delay = 0.60>

State 57 <SV = 23> <Delay = 2.62>
ST_57 : Operation 1540 [1/1] (0.00ns)   --->   "%sum7 = phi float [ %sum_5, %.preheader ], [ %sum_7, %36 ]"   --->   Operation 1540 'phi' 'sum7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1541 [1/1] (0.00ns)   --->   "%k3 = phi i9 [ 0, %.preheader ], [ %k_3, %36 ]"   --->   Operation 1541 'phi' 'k3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1542 [1/1] (0.59ns)   --->   "%exitcond1 = icmp eq i9 %k3, -120" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1542 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1543 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 1543 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1544 [1/1] (0.71ns)   --->   "%k_3 = add i9 %k3, 1" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1544 'add' 'k_3' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1545 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %37, label %36" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1545 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_223 = trunc i9 %k3 to i4" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1546 'trunc' 'tmp_223' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1547 [1/1] (0.71ns)   --->   "%tmp_28 = add i9 %inneridx_1_cast_mid2_1, %k3" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1547 'add' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1548 [1/1] (0.70ns)   --->   "%arrayNo_trunc5 = add i4 %tmp_223, %tmp_311_mid2" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1548 'add' 'arrayNo_trunc5' <Predicate = (!exitcond1)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1549 [1/1] (0.00ns)   --->   "%newIndex13 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %tmp_28, i32 4, i32 8)" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1549 'partselect' 'newIndex13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1550 [1/1] (0.00ns)   --->   "%newIndex14_cast = zext i5 %newIndex13 to i64" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1550 'zext' 'newIndex14_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1551 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_32 = getelementptr [49 x float]* %dropout_5_output_arr, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1551 'getelementptr' 'dropout_5_output_arr_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1552 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_33 = load float* %dropout_5_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1552 'load' 'dropout_5_output_arr_33' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1553 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_34 = getelementptr [49 x float]* %dropout_5_output_arr_1, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1553 'getelementptr' 'dropout_5_output_arr_34' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1554 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_35 = load float* %dropout_5_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1554 'load' 'dropout_5_output_arr_35' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1555 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_36 = getelementptr [49 x float]* %dropout_5_output_arr_2, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1555 'getelementptr' 'dropout_5_output_arr_36' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1556 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_37 = load float* %dropout_5_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1556 'load' 'dropout_5_output_arr_37' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1557 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_38 = getelementptr [49 x float]* %dropout_5_output_arr_3, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1557 'getelementptr' 'dropout_5_output_arr_38' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1558 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_39 = load float* %dropout_5_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1558 'load' 'dropout_5_output_arr_39' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1559 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_40 = getelementptr [49 x float]* %dropout_5_output_arr_4, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1559 'getelementptr' 'dropout_5_output_arr_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1560 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_41 = load float* %dropout_5_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1560 'load' 'dropout_5_output_arr_41' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1561 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_42 = getelementptr [49 x float]* %dropout_5_output_arr_5, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1561 'getelementptr' 'dropout_5_output_arr_42' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1562 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_43 = load float* %dropout_5_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1562 'load' 'dropout_5_output_arr_43' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1563 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_44 = getelementptr [49 x float]* %dropout_5_output_arr_6, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1563 'getelementptr' 'dropout_5_output_arr_44' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1564 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_45 = load float* %dropout_5_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1564 'load' 'dropout_5_output_arr_45' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1565 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_46 = getelementptr [49 x float]* %dropout_5_output_arr_7, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1565 'getelementptr' 'dropout_5_output_arr_46' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1566 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_47 = load float* %dropout_5_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1566 'load' 'dropout_5_output_arr_47' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1567 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_48 = getelementptr [49 x float]* %dropout_5_output_arr_8, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1567 'getelementptr' 'dropout_5_output_arr_48' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1568 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_49 = load float* %dropout_5_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1568 'load' 'dropout_5_output_arr_49' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1569 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_50 = getelementptr [49 x float]* %dropout_5_output_arr_9, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1569 'getelementptr' 'dropout_5_output_arr_50' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1570 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_51 = load float* %dropout_5_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1570 'load' 'dropout_5_output_arr_51' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1571 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_52 = getelementptr [49 x float]* %dropout_5_output_arr_10, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1571 'getelementptr' 'dropout_5_output_arr_52' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1572 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_53 = load float* %dropout_5_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1572 'load' 'dropout_5_output_arr_53' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1573 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_54 = getelementptr [49 x float]* %dropout_5_output_arr_11, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1573 'getelementptr' 'dropout_5_output_arr_54' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1574 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_55 = load float* %dropout_5_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1574 'load' 'dropout_5_output_arr_55' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1575 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_56 = getelementptr [49 x float]* %dropout_5_output_arr_12, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1575 'getelementptr' 'dropout_5_output_arr_56' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1576 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_57 = load float* %dropout_5_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1576 'load' 'dropout_5_output_arr_57' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1577 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_58 = getelementptr [49 x float]* %dropout_5_output_arr_13, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1577 'getelementptr' 'dropout_5_output_arr_58' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1578 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_59 = load float* %dropout_5_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1578 'load' 'dropout_5_output_arr_59' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1579 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_60 = getelementptr [49 x float]* %dropout_5_output_arr_14, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1579 'getelementptr' 'dropout_5_output_arr_60' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1580 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_61 = load float* %dropout_5_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1580 'load' 'dropout_5_output_arr_61' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1581 [1/1] (0.00ns)   --->   "%dropout_5_output_arr_62 = getelementptr [49 x float]* %dropout_5_output_arr_15, i64 0, i64 %newIndex14_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1581 'getelementptr' 'dropout_5_output_arr_62' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1582 [2/2] (1.15ns)   --->   "%dropout_5_output_arr_63 = load float* %dropout_5_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1582 'load' 'dropout_5_output_arr_63' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_57 : Operation 1583 [1/1] (0.00ns)   --->   "%p_shl4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %k3, i3 0)" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1583 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1584 [1/1] (0.00ns)   --->   "%p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %k3, i1 false)" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1584 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1585 [1/1] (0.72ns)   --->   "%tmp1 = add i10 %p_shl5, %j3_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1585 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp69_cast = zext i10 %tmp1 to i12" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1586 'zext' 'tmp69_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1587 [1/1] (0.74ns)   --->   "%tmp_30 = add i12 %tmp69_cast, %p_shl4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1587 'add' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i12 %tmp_30 to i64" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1588 'zext' 'tmp_30_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1589 [1/1] (0.00ns)   --->   "%dense_8_kernel_array_1 = getelementptr [614656 x float]* @dense_8_kernel_array, i64 0, i64 %tmp_30_cast" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1589 'getelementptr' 'dense_8_kernel_array_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_57 : Operation 1590 [2/2] (1.15ns)   --->   "%dense_8_kernel_array_2 = load float* %dense_8_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1590 'load' 'dense_8_kernel_array_2' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 58 <SV = 24> <Delay = 1.65>
ST_58 : Operation 1591 [1/1] (0.00ns)   --->   "%arrayNo5 = zext i4 %arrayNo_trunc5 to i64" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1591 'zext' 'arrayNo5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_58 : Operation 1592 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_33 = load float* %dropout_5_output_arr_32, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1592 'load' 'dropout_5_output_arr_33' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1593 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_35 = load float* %dropout_5_output_arr_34, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1593 'load' 'dropout_5_output_arr_35' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1594 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_37 = load float* %dropout_5_output_arr_36, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1594 'load' 'dropout_5_output_arr_37' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1595 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_39 = load float* %dropout_5_output_arr_38, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1595 'load' 'dropout_5_output_arr_39' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1596 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_41 = load float* %dropout_5_output_arr_40, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1596 'load' 'dropout_5_output_arr_41' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1597 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_43 = load float* %dropout_5_output_arr_42, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1597 'load' 'dropout_5_output_arr_43' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1598 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_45 = load float* %dropout_5_output_arr_44, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1598 'load' 'dropout_5_output_arr_45' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1599 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_47 = load float* %dropout_5_output_arr_46, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1599 'load' 'dropout_5_output_arr_47' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1600 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_49 = load float* %dropout_5_output_arr_48, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1600 'load' 'dropout_5_output_arr_49' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1601 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_51 = load float* %dropout_5_output_arr_50, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1601 'load' 'dropout_5_output_arr_51' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1602 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_53 = load float* %dropout_5_output_arr_52, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1602 'load' 'dropout_5_output_arr_53' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1603 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_55 = load float* %dropout_5_output_arr_54, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1603 'load' 'dropout_5_output_arr_55' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1604 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_57 = load float* %dropout_5_output_arr_56, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1604 'load' 'dropout_5_output_arr_57' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1605 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_59 = load float* %dropout_5_output_arr_58, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1605 'load' 'dropout_5_output_arr_59' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1606 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_61 = load float* %dropout_5_output_arr_60, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1606 'load' 'dropout_5_output_arr_61' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1607 [1/2] (1.15ns)   --->   "%dropout_5_output_arr_63 = load float* %dropout_5_output_arr_62, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1607 'load' 'dropout_5_output_arr_63' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_58 : Operation 1608 [1/1] (0.49ns)   --->   "%tmp_224 = call float @_ssdm_op_Mux.ap_auto.16float.i64(float %dropout_5_output_arr_33, float %dropout_5_output_arr_35, float %dropout_5_output_arr_37, float %dropout_5_output_arr_39, float %dropout_5_output_arr_41, float %dropout_5_output_arr_43, float %dropout_5_output_arr_45, float %dropout_5_output_arr_47, float %dropout_5_output_arr_49, float %dropout_5_output_arr_51, float %dropout_5_output_arr_53, float %dropout_5_output_arr_55, float %dropout_5_output_arr_57, float %dropout_5_output_arr_59, float %dropout_5_output_arr_61, float %dropout_5_output_arr_63, i64 %arrayNo5)" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1608 'mux' 'tmp_224' <Predicate = (!exitcond1)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1609 [1/2] (1.15ns)   --->   "%dense_8_kernel_array_2 = load float* %dense_8_kernel_array_1, align 4" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1609 'load' 'dense_8_kernel_array_2' <Predicate = (!exitcond1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 59 <SV = 25> <Delay = 8.41>
ST_59 : Operation 1610 [2/2] (8.41ns)   --->   "%tmp_31 = fmul float %tmp_224, %dense_8_kernel_array_2" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1610 'fmul' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 8.41>
ST_60 : Operation 1611 [1/2] (8.41ns)   --->   "%tmp_31 = fmul float %tmp_224, %dense_8_kernel_array_2" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1611 'fmul' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 6.43>
ST_61 : Operation 1612 [4/4] (6.43ns)   --->   "%sum_7 = fadd float %sum7, %tmp_31" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1612 'fadd' 'sum_7' <Predicate = (!exitcond1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 6.43>
ST_62 : Operation 1613 [3/4] (6.43ns)   --->   "%sum_7 = fadd float %sum7, %tmp_31" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1613 'fadd' 'sum_7' <Predicate = (!exitcond1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 6.43>
ST_63 : Operation 1614 [2/4] (6.43ns)   --->   "%sum_7 = fadd float %sum7, %tmp_31" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1614 'fadd' 'sum_7' <Predicate = (!exitcond1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 6.43>
ST_64 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1615 'specregionbegin' 'tmp_82' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_64 : Operation 1616 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185669]   --->   Operation 1616 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_64 : Operation 1617 [1/4] (6.43ns)   --->   "%sum_7 = fadd float %sum7, %tmp_31" [avinav_mnist/c_mnist.c:185670]   --->   Operation 1617 'fadd' 'sum_7' <Predicate = (!exitcond1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1618 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_82)" [avinav_mnist/c_mnist.c:185671]   --->   Operation 1618 'specregionend' 'empty_58' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_64 : Operation 1619 [1/1] (0.00ns)   --->   "br label %35" [avinav_mnist/c_mnist.c:185668]   --->   Operation 1619 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 65 <SV = 24> <Delay = 1.15>
ST_65 : Operation 1620 [1/1] (0.00ns)   --->   "%dense_8_bias_array_a = getelementptr [784 x float]* @dense_8_bias_array, i64 0, i64 %j3_cast1" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1620 'getelementptr' 'dense_8_bias_array_a' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1621 [2/2] (1.15ns)   --->   "%dense_8_bias_array_l = load float* %dense_8_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1621 'load' 'dense_8_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 66 <SV = 25> <Delay = 7.59>
ST_66 : Operation 1622 [1/2] (1.15ns)   --->   "%dense_8_bias_array_l = load float* %dense_8_bias_array_a, align 4" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1622 'load' 'dense_8_bias_array_l' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_66 : Operation 1623 [4/4] (6.43ns)   --->   "%sum_6 = fadd float %sum7, %dense_8_bias_array_l" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1623 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 26> <Delay = 6.43>
ST_67 : Operation 1624 [3/4] (6.43ns)   --->   "%sum_6 = fadd float %sum7, %dense_8_bias_array_l" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1624 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 27> <Delay = 6.43>
ST_68 : Operation 1625 [2/4] (6.43ns)   --->   "%sum_6 = fadd float %sum7, %dense_8_bias_array_l" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1625 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 28> <Delay = 7.59>
ST_69 : Operation 1626 [1/4] (6.43ns)   --->   "%sum_6 = fadd float %sum7, %dense_8_bias_array_l" [avinav_mnist/c_mnist.c:185672]   --->   Operation 1626 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1627 [1/1] (0.61ns)   --->   "switch i4 %j3_mid2, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1627 'switch' <Predicate = true> <Delay = 0.61>
ST_69 : Operation 1628 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_30, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1628 'store' <Predicate = (j3_mid2 == 14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1629 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1629 'br' <Predicate = (j3_mid2 == 14)> <Delay = 0.00>
ST_69 : Operation 1630 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_29, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1630 'store' <Predicate = (j3_mid2 == 13)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1631 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1631 'br' <Predicate = (j3_mid2 == 13)> <Delay = 0.00>
ST_69 : Operation 1632 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_28, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1632 'store' <Predicate = (j3_mid2 == 12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1633 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1633 'br' <Predicate = (j3_mid2 == 12)> <Delay = 0.00>
ST_69 : Operation 1634 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_27, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1634 'store' <Predicate = (j3_mid2 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1635 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1635 'br' <Predicate = (j3_mid2 == 11)> <Delay = 0.00>
ST_69 : Operation 1636 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_26, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1636 'store' <Predicate = (j3_mid2 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1637 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1637 'br' <Predicate = (j3_mid2 == 10)> <Delay = 0.00>
ST_69 : Operation 1638 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_25, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1638 'store' <Predicate = (j3_mid2 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1639 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1639 'br' <Predicate = (j3_mid2 == 9)> <Delay = 0.00>
ST_69 : Operation 1640 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_24, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1640 'store' <Predicate = (j3_mid2 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1641 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1641 'br' <Predicate = (j3_mid2 == 8)> <Delay = 0.00>
ST_69 : Operation 1642 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_23, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1642 'store' <Predicate = (j3_mid2 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1643 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1643 'br' <Predicate = (j3_mid2 == 7)> <Delay = 0.00>
ST_69 : Operation 1644 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_22, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1644 'store' <Predicate = (j3_mid2 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1645 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1645 'br' <Predicate = (j3_mid2 == 6)> <Delay = 0.00>
ST_69 : Operation 1646 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_21, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1646 'store' <Predicate = (j3_mid2 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1647 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1647 'br' <Predicate = (j3_mid2 == 5)> <Delay = 0.00>
ST_69 : Operation 1648 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_20, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1648 'store' <Predicate = (j3_mid2 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1649 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1649 'br' <Predicate = (j3_mid2 == 4)> <Delay = 0.00>
ST_69 : Operation 1650 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_19, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1650 'store' <Predicate = (j3_mid2 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1651 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1651 'br' <Predicate = (j3_mid2 == 3)> <Delay = 0.00>
ST_69 : Operation 1652 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_18, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1652 'store' <Predicate = (j3_mid2 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1653 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1653 'br' <Predicate = (j3_mid2 == 2)> <Delay = 0.00>
ST_69 : Operation 1654 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_17, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1654 'store' <Predicate = (j3_mid2 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1655 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1655 'br' <Predicate = (j3_mid2 == 1)> <Delay = 0.00>
ST_69 : Operation 1656 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_16, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1656 'store' <Predicate = (j3_mid2 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1657 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1657 'br' <Predicate = (j3_mid2 == 0)> <Delay = 0.00>
ST_69 : Operation 1658 [1/1] (1.15ns)   --->   "store float %sum_6, float* %dense_8_output_array_31, align 4" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1658 'store' <Predicate = (j3_mid2 == 15)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_69 : Operation 1659 [1/1] (0.00ns)   --->   "br label %38" [avinav_mnist/c_mnist.c:185673]   --->   Operation 1659 'br' <Predicate = (j3_mid2 == 15)> <Delay = 0.00>

State 70 <SV = 29> <Delay = 0.70>
ST_70 : Operation 1660 [1/1] (0.70ns)   --->   "%j_3 = add i4 %j3_mid2, 1" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1660 'add' 'j_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1661 [1/1] (0.00ns)   --->   "br label %34" [avinav_mnist/c_mnist.c:185665]   --->   Operation 1661 'br' <Predicate = true> <Delay = 0.00>

State 71 <SV = 22> <Delay = 1.15>
ST_71 : Operation 1662 [1/1] (0.00ns)   --->   "%i_11 = phi i64 [ %i_28_3, %_ifconv42 ], [ 0, %.preheader26.0.preheader ]" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1662 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1663 [1/1] (1.06ns)   --->   "%exitcond = icmp eq i64 %i_11, 10" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1663 'icmp' 'exitcond' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1664 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit, label %_ifconv" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1664 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1665 [1/1] (0.00ns)   --->   "%newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %i_11, i32 4, i32 10)" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1665 'partselect' 'newIndex12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1666 [1/1] (0.00ns)   --->   "%newIndex13_cast = zext i7 %newIndex12 to i64" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1666 'zext' 'newIndex13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1667 [1/1] (0.00ns)   --->   "%dense_8_output_array_48 = getelementptr [49 x float]* %dense_8_output_array_0, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1667 'getelementptr' 'dense_8_output_array_48' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1668 [2/2] (1.15ns)   --->   "%dense_8_output_array_49 = load float* %dense_8_output_array_48, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1668 'load' 'dense_8_output_array_49' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1669 [1/1] (0.00ns)   --->   "%dense_8_output_array_50 = getelementptr [49 x float]* %dense_8_output_array_1, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1669 'getelementptr' 'dense_8_output_array_50' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1670 [2/2] (1.15ns)   --->   "%dense_8_output_array_51 = load float* %dense_8_output_array_50, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1670 'load' 'dense_8_output_array_51' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node exitcond_2)   --->   "%i_28_s = or i64 %i_11, 2" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1671 'or' 'i_28_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1672 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond_2 = icmp eq i64 %i_28_s, 10" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1672 'icmp' 'exitcond_2' <Predicate = (!exitcond)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1673 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %.loopexit, label %_ifconv8" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1673 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 1674 [1/1] (0.00ns)   --->   "%dense_8_output_array_52 = getelementptr [49 x float]* %dense_8_output_array_2, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1674 'getelementptr' 'dense_8_output_array_52' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1675 [2/2] (1.15ns)   --->   "%dense_8_output_array_53 = load float* %dense_8_output_array_52, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1675 'load' 'dense_8_output_array_53' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1676 [1/1] (0.00ns)   --->   "%dense_8_output_array_54 = getelementptr [49 x float]* %dense_8_output_array_3, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1676 'getelementptr' 'dense_8_output_array_54' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1677 [2/2] (1.15ns)   --->   "%dense_8_output_array_55 = load float* %dense_8_output_array_54, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1677 'load' 'dense_8_output_array_55' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1678 [1/1] (0.00ns)   --->   "%dense_8_output_array_56 = getelementptr [49 x float]* %dense_8_output_array_4, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1678 'getelementptr' 'dense_8_output_array_56' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1679 [2/2] (1.15ns)   --->   "%dense_8_output_array_57 = load float* %dense_8_output_array_56, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1679 'load' 'dense_8_output_array_57' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1680 [1/1] (0.00ns)   --->   "%dense_8_output_array_58 = getelementptr [49 x float]* %dense_8_output_array_5, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1680 'getelementptr' 'dense_8_output_array_58' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1681 [2/2] (1.15ns)   --->   "%dense_8_output_array_59 = load float* %dense_8_output_array_58, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1681 'load' 'dense_8_output_array_59' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1682 [1/1] (0.00ns)   --->   "%dense_8_output_array_60 = getelementptr [49 x float]* %dense_8_output_array_6, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1682 'getelementptr' 'dense_8_output_array_60' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1683 [2/2] (1.15ns)   --->   "%dense_8_output_array_61 = load float* %dense_8_output_array_60, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1683 'load' 'dense_8_output_array_61' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1684 [1/1] (0.00ns)   --->   "%dense_8_output_array_62 = getelementptr [49 x float]* %dense_8_output_array_7, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1684 'getelementptr' 'dense_8_output_array_62' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1685 [2/2] (1.15ns)   --->   "%dense_8_output_array_63 = load float* %dense_8_output_array_62, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1685 'load' 'dense_8_output_array_63' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node exitcond_8)   --->   "%i_28_1 = or i64 %i_11, 8" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1686 'or' 'i_28_1' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1687 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond_8 = icmp eq i64 %i_28_1, 10" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1687 'icmp' 'exitcond_8' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1688 [1/1] (0.00ns)   --->   "br i1 %exitcond_8, label %.loopexit, label %_ifconv33" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1688 'br' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_71 : Operation 1689 [1/1] (0.00ns)   --->   "%dense_8_output_array_64 = getelementptr [49 x float]* %dense_8_output_array_8, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1689 'getelementptr' 'dense_8_output_array_64' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_71 : Operation 1690 [2/2] (1.15ns)   --->   "%dense_8_output_array_65 = load float* %dense_8_output_array_64, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1690 'load' 'dense_8_output_array_65' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1691 [1/1] (0.00ns)   --->   "%dense_8_output_array_66 = getelementptr [49 x float]* %dense_8_output_array_9, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1691 'getelementptr' 'dense_8_output_array_66' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_71 : Operation 1692 [2/2] (1.15ns)   --->   "%dense_8_output_array_67 = load float* %dense_8_output_array_66, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1692 'load' 'dense_8_output_array_67' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node exitcond_s)   --->   "%i_28_2 = or i64 %i_11, 10" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1693 'or' 'i_28_2' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_71 : Operation 1694 [1/1] (1.06ns) (out node of the LUT)   --->   "%exitcond_s = icmp eq i64 %i_28_2, 10" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1694 'icmp' 'exitcond_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1695 [1/1] (0.00ns)   --->   "br i1 %exitcond_s, label %.loopexit, label %_ifconv42" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1695 'br' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_71 : Operation 1696 [1/1] (0.00ns)   --->   "%dense_8_output_array_68 = getelementptr [49 x float]* %dense_8_output_array_10, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1696 'getelementptr' 'dense_8_output_array_68' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1697 [2/2] (1.15ns)   --->   "%dense_8_output_array_69 = load float* %dense_8_output_array_68, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1697 'load' 'dense_8_output_array_69' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1698 [1/1] (0.00ns)   --->   "%dense_8_output_array_70 = getelementptr [49 x float]* %dense_8_output_array_11, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1698 'getelementptr' 'dense_8_output_array_70' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1699 [2/2] (1.15ns)   --->   "%dense_8_output_array_71 = load float* %dense_8_output_array_70, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1699 'load' 'dense_8_output_array_71' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1700 [1/1] (0.00ns)   --->   "%dense_8_output_array_72 = getelementptr [49 x float]* %dense_8_output_array_12, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1700 'getelementptr' 'dense_8_output_array_72' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1701 [2/2] (1.15ns)   --->   "%dense_8_output_array_73 = load float* %dense_8_output_array_72, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1701 'load' 'dense_8_output_array_73' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1702 [1/1] (0.00ns)   --->   "%dense_8_output_array_74 = getelementptr [49 x float]* %dense_8_output_array_13, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1702 'getelementptr' 'dense_8_output_array_74' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1703 [2/2] (1.15ns)   --->   "%dense_8_output_array_75 = load float* %dense_8_output_array_74, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1703 'load' 'dense_8_output_array_75' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1704 [1/1] (0.00ns)   --->   "%dense_8_output_array_76 = getelementptr [49 x float]* %dense_8_output_array_14, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1704 'getelementptr' 'dense_8_output_array_76' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1705 [2/2] (1.15ns)   --->   "%dense_8_output_array_77 = load float* %dense_8_output_array_76, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1705 'load' 'dense_8_output_array_77' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1706 [1/1] (0.00ns)   --->   "%dense_8_output_array_78 = getelementptr [49 x float]* %dense_8_output_array_15, i64 0, i64 %newIndex13_cast" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1706 'getelementptr' 'dense_8_output_array_78' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_71 : Operation 1707 [2/2] (1.15ns)   --->   "%dense_8_output_array_79 = load float* %dense_8_output_array_78, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1707 'load' 'dense_8_output_array_79' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_71 : Operation 1708 [1/1] (1.14ns)   --->   "%i_28_3 = add i64 16, %i_11" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1708 'add' 'i_28_3' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 23> <Delay = 1.15>
ST_72 : Operation 1709 [1/2] (1.15ns)   --->   "%dense_8_output_array_49 = load float* %dense_8_output_array_48, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1709 'load' 'dense_8_output_array_49' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1710 [1/2] (1.15ns)   --->   "%dense_8_output_array_51 = load float* %dense_8_output_array_50, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1710 'load' 'dense_8_output_array_51' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1711 [1/2] (1.15ns)   --->   "%dense_8_output_array_53 = load float* %dense_8_output_array_52, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1711 'load' 'dense_8_output_array_53' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1712 [1/2] (1.15ns)   --->   "%dense_8_output_array_55 = load float* %dense_8_output_array_54, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1712 'load' 'dense_8_output_array_55' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1713 [1/2] (1.15ns)   --->   "%dense_8_output_array_57 = load float* %dense_8_output_array_56, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1713 'load' 'dense_8_output_array_57' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1714 [1/2] (1.15ns)   --->   "%dense_8_output_array_59 = load float* %dense_8_output_array_58, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1714 'load' 'dense_8_output_array_59' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1715 [1/2] (1.15ns)   --->   "%dense_8_output_array_61 = load float* %dense_8_output_array_60, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1715 'load' 'dense_8_output_array_61' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1716 [1/2] (1.15ns)   --->   "%dense_8_output_array_63 = load float* %dense_8_output_array_62, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1716 'load' 'dense_8_output_array_63' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1717 [1/2] (1.15ns)   --->   "%dense_8_output_array_65 = load float* %dense_8_output_array_64, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1717 'load' 'dense_8_output_array_65' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1718 [1/2] (1.15ns)   --->   "%dense_8_output_array_67 = load float* %dense_8_output_array_66, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1718 'load' 'dense_8_output_array_67' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1719 [1/2] (1.15ns)   --->   "%dense_8_output_array_69 = load float* %dense_8_output_array_68, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1719 'load' 'dense_8_output_array_69' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1720 [1/2] (1.15ns)   --->   "%dense_8_output_array_71 = load float* %dense_8_output_array_70, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1720 'load' 'dense_8_output_array_71' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1721 [1/2] (1.15ns)   --->   "%dense_8_output_array_73 = load float* %dense_8_output_array_72, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1721 'load' 'dense_8_output_array_73' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1722 [1/2] (1.15ns)   --->   "%dense_8_output_array_75 = load float* %dense_8_output_array_74, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1722 'load' 'dense_8_output_array_75' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1723 [1/2] (1.15ns)   --->   "%dense_8_output_array_77 = load float* %dense_8_output_array_76, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1723 'load' 'dense_8_output_array_77' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_72 : Operation 1724 [1/2] (1.15ns)   --->   "%dense_8_output_array_79 = load float* %dense_8_output_array_78, align 4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1724 'load' 'dense_8_output_array_79' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 73 <SV = 24> <Delay = 8.41>
ST_73 : Operation 1725 [1/1] (0.00ns)   --->   "%p_to_int16 = bitcast float %dense_8_output_array_49 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1725 'bitcast' 'p_to_int16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_209 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int16, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1726 'partselect' 'tmp_209' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i32 %p_to_int16 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1727 'trunc' 'tmp_210' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1728 [1/1] (0.58ns)   --->   "%notlhs32 = icmp ne i8 %tmp_209, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1728 'icmp' 'notlhs32' <Predicate = (!exitcond)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1729 [1/1] (0.75ns)   --->   "%notrhs32 = icmp eq i23 %tmp_210, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1729 'icmp' 'notrhs32' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1730 [1/1] (0.12ns)   --->   "%tmp_211 = or i1 %notrhs32, %notlhs32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1730 'or' 'tmp_211' <Predicate = (!exitcond)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1731 [1/1] (3.47ns)   --->   "%tmp_212 = fcmp ole float %dense_8_output_array_49, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1731 'fcmp' 'tmp_212' <Predicate = (!exitcond)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1732 [1/1] (3.47ns)   --->   "%tmp_214 = fcmp oge float %dense_8_output_array_49, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1732 'fcmp' 'tmp_214' <Predicate = (!exitcond)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1733 [2/2] (8.41ns)   --->   "%tmp_99 = fmul float %dense_8_output_array_49, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1733 'fmul' 'tmp_99' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1734 [1/1] (0.00ns)   --->   "%p_to_int17 = bitcast float %dense_8_output_array_51 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1734 'bitcast' 'p_to_int17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_216 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int17, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1735 'partselect' 'tmp_216' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_217 = trunc i32 %p_to_int17 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1736 'trunc' 'tmp_217' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1737 [1/1] (0.58ns)   --->   "%notlhs33 = icmp ne i8 %tmp_216, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1737 'icmp' 'notlhs33' <Predicate = (!exitcond)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1738 [1/1] (0.75ns)   --->   "%notrhs33 = icmp eq i23 %tmp_217, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1738 'icmp' 'notrhs33' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1739 [1/1] (0.12ns)   --->   "%tmp_218 = or i1 %notrhs33, %notlhs33" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1739 'or' 'tmp_218' <Predicate = (!exitcond)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1740 [1/1] (3.47ns)   --->   "%tmp_219 = fcmp ole float %dense_8_output_array_51, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1740 'fcmp' 'tmp_219' <Predicate = (!exitcond)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1741 [1/1] (3.47ns)   --->   "%tmp_221 = fcmp oge float %dense_8_output_array_51, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1741 'fcmp' 'tmp_221' <Predicate = (!exitcond)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1742 [2/2] (8.41ns)   --->   "%tmp_26_1 = fmul float %dense_8_output_array_51, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1742 'fmul' 'tmp_26_1' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1743 [1/1] (0.00ns)   --->   "%p_to_int18 = bitcast float %dense_8_output_array_53 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1743 'bitcast' 'p_to_int18' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_225 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int18, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1744 'partselect' 'tmp_225' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i32 %p_to_int18 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1745 'trunc' 'tmp_226' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1746 [1/1] (0.58ns)   --->   "%notlhs34 = icmp ne i8 %tmp_225, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1746 'icmp' 'notlhs34' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1747 [1/1] (0.75ns)   --->   "%notrhs34 = icmp eq i23 %tmp_226, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1747 'icmp' 'notrhs34' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1748 [1/1] (0.12ns)   --->   "%tmp_227 = or i1 %notrhs34, %notlhs34" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1748 'or' 'tmp_227' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1749 [1/1] (3.47ns)   --->   "%tmp_228 = fcmp ole float %dense_8_output_array_53, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1749 'fcmp' 'tmp_228' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1750 [1/1] (3.47ns)   --->   "%tmp_230 = fcmp oge float %dense_8_output_array_53, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1750 'fcmp' 'tmp_230' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1751 [2/2] (8.41ns)   --->   "%tmp_26_2 = fmul float %dense_8_output_array_53, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1751 'fmul' 'tmp_26_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1752 [1/1] (0.00ns)   --->   "%p_to_int19 = bitcast float %dense_8_output_array_55 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1752 'bitcast' 'p_to_int19' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_232 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int19, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1753 'partselect' 'tmp_232' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i32 %p_to_int19 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1754 'trunc' 'tmp_233' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1755 [1/1] (0.58ns)   --->   "%notlhs35 = icmp ne i8 %tmp_232, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1755 'icmp' 'notlhs35' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1756 [1/1] (0.75ns)   --->   "%notrhs35 = icmp eq i23 %tmp_233, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1756 'icmp' 'notrhs35' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1757 [1/1] (0.12ns)   --->   "%tmp_234 = or i1 %notrhs35, %notlhs35" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1757 'or' 'tmp_234' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1758 [1/1] (3.47ns)   --->   "%tmp_235 = fcmp ole float %dense_8_output_array_55, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1758 'fcmp' 'tmp_235' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1759 [1/1] (3.47ns)   --->   "%tmp_237 = fcmp oge float %dense_8_output_array_55, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1759 'fcmp' 'tmp_237' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1760 [2/2] (8.41ns)   --->   "%tmp_26_3 = fmul float %dense_8_output_array_55, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1760 'fmul' 'tmp_26_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1761 [1/1] (0.00ns)   --->   "%p_to_int20 = bitcast float %dense_8_output_array_57 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1761 'bitcast' 'p_to_int20' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_239 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int20, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1762 'partselect' 'tmp_239' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_240 = trunc i32 %p_to_int20 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1763 'trunc' 'tmp_240' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1764 [1/1] (0.58ns)   --->   "%notlhs36 = icmp ne i8 %tmp_239, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1764 'icmp' 'notlhs36' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1765 [1/1] (0.75ns)   --->   "%notrhs36 = icmp eq i23 %tmp_240, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1765 'icmp' 'notrhs36' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1766 [1/1] (0.12ns)   --->   "%tmp_241 = or i1 %notrhs36, %notlhs36" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1766 'or' 'tmp_241' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1767 [1/1] (3.47ns)   --->   "%tmp_242 = fcmp ole float %dense_8_output_array_57, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1767 'fcmp' 'tmp_242' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1768 [1/1] (3.47ns)   --->   "%tmp_244 = fcmp oge float %dense_8_output_array_57, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1768 'fcmp' 'tmp_244' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1769 [2/2] (8.41ns)   --->   "%tmp_26_4 = fmul float %dense_8_output_array_57, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1769 'fmul' 'tmp_26_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1770 [1/1] (0.00ns)   --->   "%p_to_int21 = bitcast float %dense_8_output_array_59 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1770 'bitcast' 'p_to_int21' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_246 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int21, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1771 'partselect' 'tmp_246' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_247 = trunc i32 %p_to_int21 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1772 'trunc' 'tmp_247' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1773 [1/1] (0.58ns)   --->   "%notlhs37 = icmp ne i8 %tmp_246, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1773 'icmp' 'notlhs37' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1774 [1/1] (0.75ns)   --->   "%notrhs37 = icmp eq i23 %tmp_247, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1774 'icmp' 'notrhs37' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1775 [1/1] (0.12ns)   --->   "%tmp_248 = or i1 %notrhs37, %notlhs37" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1775 'or' 'tmp_248' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1776 [1/1] (3.47ns)   --->   "%tmp_249 = fcmp ole float %dense_8_output_array_59, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1776 'fcmp' 'tmp_249' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1777 [1/1] (3.47ns)   --->   "%tmp_251 = fcmp oge float %dense_8_output_array_59, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1777 'fcmp' 'tmp_251' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1778 [2/2] (8.41ns)   --->   "%tmp_26_5 = fmul float %dense_8_output_array_59, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1778 'fmul' 'tmp_26_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1779 [1/1] (0.00ns)   --->   "%p_to_int22 = bitcast float %dense_8_output_array_61 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1779 'bitcast' 'p_to_int22' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_253 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int22, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1780 'partselect' 'tmp_253' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_254 = trunc i32 %p_to_int22 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1781 'trunc' 'tmp_254' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1782 [1/1] (0.58ns)   --->   "%notlhs38 = icmp ne i8 %tmp_253, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1782 'icmp' 'notlhs38' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1783 [1/1] (0.75ns)   --->   "%notrhs38 = icmp eq i23 %tmp_254, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1783 'icmp' 'notrhs38' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1784 [1/1] (0.12ns)   --->   "%tmp_255 = or i1 %notrhs38, %notlhs38" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1784 'or' 'tmp_255' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1785 [1/1] (3.47ns)   --->   "%tmp_256 = fcmp ole float %dense_8_output_array_61, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1785 'fcmp' 'tmp_256' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1786 [1/1] (3.47ns)   --->   "%tmp_258 = fcmp oge float %dense_8_output_array_61, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1786 'fcmp' 'tmp_258' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1787 [2/2] (8.41ns)   --->   "%tmp_26_6 = fmul float %dense_8_output_array_61, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1787 'fmul' 'tmp_26_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1788 [1/1] (0.00ns)   --->   "%p_to_int23 = bitcast float %dense_8_output_array_63 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1788 'bitcast' 'p_to_int23' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_260 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int23, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1789 'partselect' 'tmp_260' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_261 = trunc i32 %p_to_int23 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1790 'trunc' 'tmp_261' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00>
ST_73 : Operation 1791 [1/1] (0.58ns)   --->   "%notlhs39 = icmp ne i8 %tmp_260, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1791 'icmp' 'notlhs39' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1792 [1/1] (0.75ns)   --->   "%notrhs39 = icmp eq i23 %tmp_261, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1792 'icmp' 'notrhs39' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1793 [1/1] (0.12ns)   --->   "%tmp_262 = or i1 %notrhs39, %notlhs39" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1793 'or' 'tmp_262' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1794 [1/1] (3.47ns)   --->   "%tmp_263 = fcmp ole float %dense_8_output_array_63, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1794 'fcmp' 'tmp_263' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1795 [1/1] (3.47ns)   --->   "%tmp_265 = fcmp oge float %dense_8_output_array_63, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1795 'fcmp' 'tmp_265' <Predicate = (!exitcond & !exitcond_2)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1796 [2/2] (8.41ns)   --->   "%tmp_26_7 = fmul float %dense_8_output_array_63, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1796 'fmul' 'tmp_26_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1797 [1/1] (0.00ns)   --->   "%p_to_int24 = bitcast float %dense_8_output_array_65 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1797 'bitcast' 'p_to_int24' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_267 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int24, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1798 'partselect' 'tmp_267' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1799 [1/1] (0.00ns)   --->   "%tmp_268 = trunc i32 %p_to_int24 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1799 'trunc' 'tmp_268' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1800 [1/1] (0.58ns)   --->   "%notlhs40 = icmp ne i8 %tmp_267, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1800 'icmp' 'notlhs40' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1801 [1/1] (0.75ns)   --->   "%notrhs40 = icmp eq i23 %tmp_268, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1801 'icmp' 'notrhs40' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1802 [1/1] (0.12ns)   --->   "%tmp_269 = or i1 %notrhs40, %notlhs40" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1802 'or' 'tmp_269' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1803 [1/1] (3.47ns)   --->   "%tmp_270 = fcmp ole float %dense_8_output_array_65, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1803 'fcmp' 'tmp_270' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1804 [1/1] (3.47ns)   --->   "%tmp_272 = fcmp oge float %dense_8_output_array_65, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1804 'fcmp' 'tmp_272' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1805 [2/2] (8.41ns)   --->   "%tmp_26_8 = fmul float %dense_8_output_array_65, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1805 'fmul' 'tmp_26_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1806 [1/1] (0.00ns)   --->   "%p_to_int25 = bitcast float %dense_8_output_array_67 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1806 'bitcast' 'p_to_int25' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_274 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int25, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1807 'partselect' 'tmp_274' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_275 = trunc i32 %p_to_int25 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1808 'trunc' 'tmp_275' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00>
ST_73 : Operation 1809 [1/1] (0.58ns)   --->   "%notlhs41 = icmp ne i8 %tmp_274, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1809 'icmp' 'notlhs41' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1810 [1/1] (0.75ns)   --->   "%notrhs41 = icmp eq i23 %tmp_275, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1810 'icmp' 'notrhs41' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1811 [1/1] (0.12ns)   --->   "%tmp_276 = or i1 %notrhs41, %notlhs41" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1811 'or' 'tmp_276' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1812 [1/1] (3.47ns)   --->   "%tmp_277 = fcmp ole float %dense_8_output_array_67, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1812 'fcmp' 'tmp_277' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1813 [1/1] (3.47ns)   --->   "%tmp_279 = fcmp oge float %dense_8_output_array_67, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1813 'fcmp' 'tmp_279' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1814 [2/2] (8.41ns)   --->   "%tmp_26_9 = fmul float %dense_8_output_array_67, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1814 'fmul' 'tmp_26_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1815 [1/1] (0.00ns)   --->   "%p_to_int26 = bitcast float %dense_8_output_array_69 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1815 'bitcast' 'p_to_int26' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_281 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int26, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1816 'partselect' 'tmp_281' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_282 = trunc i32 %p_to_int26 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1817 'trunc' 'tmp_282' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1818 [1/1] (0.58ns)   --->   "%notlhs42 = icmp ne i8 %tmp_281, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1818 'icmp' 'notlhs42' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1819 [1/1] (0.75ns)   --->   "%notrhs42 = icmp eq i23 %tmp_282, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1819 'icmp' 'notrhs42' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1820 [1/1] (0.12ns)   --->   "%tmp_283 = or i1 %notrhs42, %notlhs42" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1820 'or' 'tmp_283' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1821 [1/1] (3.47ns)   --->   "%tmp_284 = fcmp ole float %dense_8_output_array_69, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1821 'fcmp' 'tmp_284' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1822 [1/1] (3.47ns)   --->   "%tmp_286 = fcmp oge float %dense_8_output_array_69, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1822 'fcmp' 'tmp_286' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1823 [2/2] (8.41ns)   --->   "%tmp_26_s = fmul float %dense_8_output_array_69, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1823 'fmul' 'tmp_26_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1824 [1/1] (0.00ns)   --->   "%p_to_int27 = bitcast float %dense_8_output_array_71 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1824 'bitcast' 'p_to_int27' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_288 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int27, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1825 'partselect' 'tmp_288' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_289 = trunc i32 %p_to_int27 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1826 'trunc' 'tmp_289' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1827 [1/1] (0.58ns)   --->   "%notlhs43 = icmp ne i8 %tmp_288, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1827 'icmp' 'notlhs43' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1828 [1/1] (0.75ns)   --->   "%notrhs43 = icmp eq i23 %tmp_289, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1828 'icmp' 'notrhs43' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1829 [1/1] (0.12ns)   --->   "%tmp_290 = or i1 %notrhs43, %notlhs43" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1829 'or' 'tmp_290' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1830 [1/1] (3.47ns)   --->   "%tmp_291 = fcmp ole float %dense_8_output_array_71, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1830 'fcmp' 'tmp_291' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1831 [1/1] (3.47ns)   --->   "%tmp_293 = fcmp oge float %dense_8_output_array_71, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1831 'fcmp' 'tmp_293' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1832 [2/2] (8.41ns)   --->   "%tmp_26_10 = fmul float %dense_8_output_array_71, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1832 'fmul' 'tmp_26_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1833 [1/1] (0.00ns)   --->   "%p_to_int28 = bitcast float %dense_8_output_array_73 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1833 'bitcast' 'p_to_int28' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_295 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int28, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1834 'partselect' 'tmp_295' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_296 = trunc i32 %p_to_int28 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1835 'trunc' 'tmp_296' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1836 [1/1] (0.58ns)   --->   "%notlhs44 = icmp ne i8 %tmp_295, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1836 'icmp' 'notlhs44' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1837 [1/1] (0.75ns)   --->   "%notrhs44 = icmp eq i23 %tmp_296, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1837 'icmp' 'notrhs44' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1838 [1/1] (0.12ns)   --->   "%tmp_297 = or i1 %notrhs44, %notlhs44" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1838 'or' 'tmp_297' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1839 [1/1] (3.47ns)   --->   "%tmp_298 = fcmp ole float %dense_8_output_array_73, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1839 'fcmp' 'tmp_298' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1840 [1/1] (3.47ns)   --->   "%tmp_300 = fcmp oge float %dense_8_output_array_73, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1840 'fcmp' 'tmp_300' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1841 [2/2] (8.41ns)   --->   "%tmp_26_11 = fmul float %dense_8_output_array_73, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1841 'fmul' 'tmp_26_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1842 [1/1] (0.00ns)   --->   "%p_to_int29 = bitcast float %dense_8_output_array_75 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1842 'bitcast' 'p_to_int29' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_302 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int29, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1843 'partselect' 'tmp_302' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_303 = trunc i32 %p_to_int29 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1844 'trunc' 'tmp_303' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1845 [1/1] (0.58ns)   --->   "%notlhs45 = icmp ne i8 %tmp_302, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1845 'icmp' 'notlhs45' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1846 [1/1] (0.75ns)   --->   "%notrhs45 = icmp eq i23 %tmp_303, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1846 'icmp' 'notrhs45' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1847 [1/1] (0.12ns)   --->   "%tmp_304 = or i1 %notrhs45, %notlhs45" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1847 'or' 'tmp_304' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1848 [1/1] (3.47ns)   --->   "%tmp_305 = fcmp ole float %dense_8_output_array_75, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1848 'fcmp' 'tmp_305' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1849 [1/1] (3.47ns)   --->   "%tmp_307 = fcmp oge float %dense_8_output_array_75, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1849 'fcmp' 'tmp_307' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1850 [2/2] (8.41ns)   --->   "%tmp_26_12 = fmul float %dense_8_output_array_75, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1850 'fmul' 'tmp_26_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1851 [1/1] (0.00ns)   --->   "%p_to_int30 = bitcast float %dense_8_output_array_77 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1851 'bitcast' 'p_to_int30' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_309 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int30, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1852 'partselect' 'tmp_309' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_310 = trunc i32 %p_to_int30 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1853 'trunc' 'tmp_310' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1854 [1/1] (0.58ns)   --->   "%notlhs46 = icmp ne i8 %tmp_309, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1854 'icmp' 'notlhs46' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1855 [1/1] (0.75ns)   --->   "%notrhs46 = icmp eq i23 %tmp_310, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1855 'icmp' 'notrhs46' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1856 [1/1] (0.12ns)   --->   "%tmp_311 = or i1 %notrhs46, %notlhs46" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1856 'or' 'tmp_311' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1857 [1/1] (3.47ns)   --->   "%tmp_312 = fcmp ole float %dense_8_output_array_77, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1857 'fcmp' 'tmp_312' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1858 [1/1] (3.47ns)   --->   "%tmp_314 = fcmp oge float %dense_8_output_array_77, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1858 'fcmp' 'tmp_314' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1859 [2/2] (8.41ns)   --->   "%tmp_26_13 = fmul float %dense_8_output_array_77, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1859 'fmul' 'tmp_26_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1860 [1/1] (0.00ns)   --->   "%p_to_int31 = bitcast float %dense_8_output_array_79 to i32" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1860 'bitcast' 'p_to_int31' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_316 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int31, i32 23, i32 30)" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1861 'partselect' 'tmp_316' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_317 = trunc i32 %p_to_int31 to i23" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1862 'trunc' 'tmp_317' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>
ST_73 : Operation 1863 [1/1] (0.58ns)   --->   "%notlhs47 = icmp ne i8 %tmp_316, -1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1863 'icmp' 'notlhs47' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1864 [1/1] (0.75ns)   --->   "%notrhs47 = icmp eq i23 %tmp_317, 0" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1864 'icmp' 'notrhs47' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1865 [1/1] (0.12ns)   --->   "%tmp_318 = or i1 %notrhs47, %notlhs47" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1865 'or' 'tmp_318' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1866 [1/1] (3.47ns)   --->   "%tmp_319 = fcmp ole float %dense_8_output_array_79, -2.500000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1866 'fcmp' 'tmp_319' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1867 [1/1] (3.47ns)   --->   "%tmp_321 = fcmp oge float %dense_8_output_array_79, 2.500000e+00" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1867 'fcmp' 'tmp_321' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1868 [2/2] (8.41ns)   --->   "%tmp_26_14 = fmul float %dense_8_output_array_79, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1868 'fmul' 'tmp_26_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 25> <Delay = 8.41>
ST_74 : Operation 1869 [1/2] (8.41ns)   --->   "%tmp_99 = fmul float %dense_8_output_array_49, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1869 'fmul' 'tmp_99' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1870 [1/2] (8.41ns)   --->   "%tmp_26_1 = fmul float %dense_8_output_array_51, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1870 'fmul' 'tmp_26_1' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1871 [1/2] (8.41ns)   --->   "%tmp_26_2 = fmul float %dense_8_output_array_53, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1871 'fmul' 'tmp_26_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1872 [1/2] (8.41ns)   --->   "%tmp_26_3 = fmul float %dense_8_output_array_55, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1872 'fmul' 'tmp_26_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1873 [1/2] (8.41ns)   --->   "%tmp_26_4 = fmul float %dense_8_output_array_57, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1873 'fmul' 'tmp_26_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1874 [1/2] (8.41ns)   --->   "%tmp_26_5 = fmul float %dense_8_output_array_59, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1874 'fmul' 'tmp_26_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1875 [1/2] (8.41ns)   --->   "%tmp_26_6 = fmul float %dense_8_output_array_61, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1875 'fmul' 'tmp_26_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1876 [1/2] (8.41ns)   --->   "%tmp_26_7 = fmul float %dense_8_output_array_63, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1876 'fmul' 'tmp_26_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1877 [1/2] (8.41ns)   --->   "%tmp_26_8 = fmul float %dense_8_output_array_65, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1877 'fmul' 'tmp_26_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1878 [1/2] (8.41ns)   --->   "%tmp_26_9 = fmul float %dense_8_output_array_67, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1878 'fmul' 'tmp_26_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1879 [1/2] (8.41ns)   --->   "%tmp_26_s = fmul float %dense_8_output_array_69, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1879 'fmul' 'tmp_26_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1880 [1/2] (8.41ns)   --->   "%tmp_26_10 = fmul float %dense_8_output_array_71, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1880 'fmul' 'tmp_26_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1881 [1/2] (8.41ns)   --->   "%tmp_26_11 = fmul float %dense_8_output_array_73, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1881 'fmul' 'tmp_26_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1882 [1/2] (8.41ns)   --->   "%tmp_26_12 = fmul float %dense_8_output_array_75, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1882 'fmul' 'tmp_26_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1883 [1/2] (8.41ns)   --->   "%tmp_26_13 = fmul float %dense_8_output_array_77, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1883 'fmul' 'tmp_26_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1884 [1/2] (8.41ns)   --->   "%tmp_26_14 = fmul float %dense_8_output_array_79, 0x3FC99999A0000000" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1884 'fmul' 'tmp_26_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 6.43>
ST_75 : Operation 1885 [4/4] (6.43ns)   --->   "%tmp_102 = fadd float %tmp_99, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1885 'fadd' 'tmp_102' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1886 [4/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1886 'fadd' 'tmp_27_1' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1887 [4/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1887 'fadd' 'tmp_27_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1888 [4/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1888 'fadd' 'tmp_27_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1889 [4/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1889 'fadd' 'tmp_27_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1890 [4/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1890 'fadd' 'tmp_27_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1891 [4/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1891 'fadd' 'tmp_27_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1892 [4/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1892 'fadd' 'tmp_27_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1893 [4/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1893 'fadd' 'tmp_27_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1894 [4/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1894 'fadd' 'tmp_27_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1895 [4/4] (6.43ns)   --->   "%tmp_27_s = fadd float %tmp_26_s, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1895 'fadd' 'tmp_27_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1896 [4/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1896 'fadd' 'tmp_27_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1897 [4/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1897 'fadd' 'tmp_27_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1898 [4/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1898 'fadd' 'tmp_27_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1899 [4/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1899 'fadd' 'tmp_27_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1900 [4/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1900 'fadd' 'tmp_27_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 27> <Delay = 6.43>
ST_76 : Operation 1901 [3/4] (6.43ns)   --->   "%tmp_102 = fadd float %tmp_99, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1901 'fadd' 'tmp_102' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1902 [3/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1902 'fadd' 'tmp_27_1' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1903 [3/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1903 'fadd' 'tmp_27_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1904 [3/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1904 'fadd' 'tmp_27_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1905 [3/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1905 'fadd' 'tmp_27_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1906 [3/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1906 'fadd' 'tmp_27_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1907 [3/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1907 'fadd' 'tmp_27_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1908 [3/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1908 'fadd' 'tmp_27_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1909 [3/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1909 'fadd' 'tmp_27_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1910 [3/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1910 'fadd' 'tmp_27_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1911 [3/4] (6.43ns)   --->   "%tmp_27_s = fadd float %tmp_26_s, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1911 'fadd' 'tmp_27_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1912 [3/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1912 'fadd' 'tmp_27_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1913 [3/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1913 'fadd' 'tmp_27_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1914 [3/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1914 'fadd' 'tmp_27_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1915 [3/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1915 'fadd' 'tmp_27_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1916 [3/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1916 'fadd' 'tmp_27_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 28> <Delay = 6.43>
ST_77 : Operation 1917 [2/4] (6.43ns)   --->   "%tmp_102 = fadd float %tmp_99, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1917 'fadd' 'tmp_102' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1918 [2/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1918 'fadd' 'tmp_27_1' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1919 [2/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1919 'fadd' 'tmp_27_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1920 [2/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1920 'fadd' 'tmp_27_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1921 [2/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1921 'fadd' 'tmp_27_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1922 [2/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1922 'fadd' 'tmp_27_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1923 [2/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1923 'fadd' 'tmp_27_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1924 [2/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1924 'fadd' 'tmp_27_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1925 [2/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1925 'fadd' 'tmp_27_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1926 [2/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1926 'fadd' 'tmp_27_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1927 [2/4] (6.43ns)   --->   "%tmp_27_s = fadd float %tmp_26_s, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1927 'fadd' 'tmp_27_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1928 [2/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1928 'fadd' 'tmp_27_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1929 [2/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1929 'fadd' 'tmp_27_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1930 [2/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1930 'fadd' 'tmp_27_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1931 [2/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1931 'fadd' 'tmp_27_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1932 [2/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1932 'fadd' 'tmp_27_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 29> <Delay = 7.82>
ST_78 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [avinav_mnist/c_mnist.c:185679]   --->   Operation 1933 'specregionbegin' 'tmp_76' <Predicate = (!exitcond)> <Delay = 0.00>
ST_78 : Operation 1934 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [avinav_mnist/c_mnist.c:185680]   --->   Operation 1934 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_78 : Operation 1935 [1/1] (0.12ns)   --->   "%tmp_213 = and i1 %tmp_211, %tmp_212" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1935 'and' 'tmp_213' <Predicate = (!exitcond)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_215 = and i1 %tmp_211, %tmp_214" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1936 'and' 'tmp_215' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1937 [1/4] (6.43ns)   --->   "%tmp_102 = fadd float %tmp_99, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1937 'fadd' 'tmp_102' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%sel_tmp1 = select i1 %tmp_213, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1938 'select' 'sel_tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%sel_tmp2_demorgan = or i1 %tmp_213, %tmp_215" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1939 'or' 'sel_tmp2_demorgan' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1940 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge = select i1 %sel_tmp2_demorgan, float %sel_tmp1, float %tmp_102" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1940 'select' 'storemerge' <Predicate = (!exitcond)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1941 [1/1] (1.15ns)   --->   "store float %storemerge, float* %dense_8_output_array_48, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1941 'store' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1942 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_76)" [avinav_mnist/c_mnist.c:185691]   --->   Operation 1942 'specregionend' 'empty_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_78 : Operation 1943 [1/1] (0.12ns)   --->   "%tmp_220 = and i1 %tmp_218, %tmp_219" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1943 'and' 'tmp_220' <Predicate = (!exitcond)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1)   --->   "%tmp_222 = and i1 %tmp_218, %tmp_221" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1944 'and' 'tmp_222' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1945 [1/4] (6.43ns)   --->   "%tmp_27_1 = fadd float %tmp_26_1, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1945 'fadd' 'tmp_27_1' <Predicate = (!exitcond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1)   --->   "%sel_tmp5 = select i1 %tmp_220, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1946 'select' 'sel_tmp5' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1)   --->   "%sel_tmp6_demorgan = or i1 %tmp_220, %tmp_222" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1947 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1948 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_1 = select i1 %sel_tmp6_demorgan, float %sel_tmp5, float %tmp_27_1" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1948 'select' 'storemerge_1' <Predicate = (!exitcond)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1949 [1/1] (1.15ns)   --->   "store float %storemerge_1, float* %dense_8_output_array_50, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1949 'store' <Predicate = (!exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1950 [1/1] (0.12ns)   --->   "%tmp_229 = and i1 %tmp_227, %tmp_228" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1950 'and' 'tmp_229' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2)   --->   "%tmp_231 = and i1 %tmp_227, %tmp_230" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1951 'and' 'tmp_231' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1952 [1/4] (6.43ns)   --->   "%tmp_27_2 = fadd float %tmp_26_2, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1952 'fadd' 'tmp_27_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2)   --->   "%sel_tmp = select i1 %tmp_229, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1953 'select' 'sel_tmp' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2)   --->   "%sel_tmp11_demorgan = or i1 %tmp_229, %tmp_231" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1954 'or' 'sel_tmp11_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1955 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_2 = select i1 %sel_tmp11_demorgan, float %sel_tmp, float %tmp_27_2" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1955 'select' 'storemerge_2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1956 [1/1] (1.15ns)   --->   "store float %storemerge_2, float* %dense_8_output_array_52, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1956 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1957 [1/1] (0.12ns)   --->   "%tmp_236 = and i1 %tmp_234, %tmp_235" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1957 'and' 'tmp_236' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3)   --->   "%tmp_238 = and i1 %tmp_234, %tmp_237" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1958 'and' 'tmp_238' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1959 [1/4] (6.43ns)   --->   "%tmp_27_3 = fadd float %tmp_26_3, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1959 'fadd' 'tmp_27_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3)   --->   "%sel_tmp2 = select i1 %tmp_236, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1960 'select' 'sel_tmp2' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3)   --->   "%sel_tmp15_demorgan = or i1 %tmp_236, %tmp_238" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1961 'or' 'sel_tmp15_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1962 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_3 = select i1 %sel_tmp15_demorgan, float %sel_tmp2, float %tmp_27_3" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1962 'select' 'storemerge_3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1963 [1/1] (1.15ns)   --->   "store float %storemerge_3, float* %dense_8_output_array_54, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1963 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1964 [1/1] (0.12ns)   --->   "%tmp_243 = and i1 %tmp_241, %tmp_242" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1964 'and' 'tmp_243' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4)   --->   "%tmp_245 = and i1 %tmp_241, %tmp_244" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1965 'and' 'tmp_245' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1966 [1/4] (6.43ns)   --->   "%tmp_27_4 = fadd float %tmp_26_4, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1966 'fadd' 'tmp_27_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4)   --->   "%sel_tmp3 = select i1 %tmp_243, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1967 'select' 'sel_tmp3' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4)   --->   "%sel_tmp19_demorgan = or i1 %tmp_243, %tmp_245" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1968 'or' 'sel_tmp19_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1969 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_4 = select i1 %sel_tmp19_demorgan, float %sel_tmp3, float %tmp_27_4" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1969 'select' 'storemerge_4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1970 [1/1] (1.15ns)   --->   "store float %storemerge_4, float* %dense_8_output_array_56, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1970 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1971 [1/1] (0.12ns)   --->   "%tmp_250 = and i1 %tmp_248, %tmp_249" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1971 'and' 'tmp_250' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5)   --->   "%tmp_252 = and i1 %tmp_248, %tmp_251" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1972 'and' 'tmp_252' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1973 [1/4] (6.43ns)   --->   "%tmp_27_5 = fadd float %tmp_26_5, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1973 'fadd' 'tmp_27_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5)   --->   "%sel_tmp4 = select i1 %tmp_250, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1974 'select' 'sel_tmp4' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5)   --->   "%sel_tmp23_demorgan = or i1 %tmp_250, %tmp_252" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1975 'or' 'sel_tmp23_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1976 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_5 = select i1 %sel_tmp23_demorgan, float %sel_tmp4, float %tmp_27_5" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1976 'select' 'storemerge_5' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1977 [1/1] (1.15ns)   --->   "store float %storemerge_5, float* %dense_8_output_array_58, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1977 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1978 [1/1] (0.12ns)   --->   "%tmp_257 = and i1 %tmp_255, %tmp_256" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1978 'and' 'tmp_257' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6)   --->   "%tmp_259 = and i1 %tmp_255, %tmp_258" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1979 'and' 'tmp_259' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1980 [1/4] (6.43ns)   --->   "%tmp_27_6 = fadd float %tmp_26_6, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1980 'fadd' 'tmp_27_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6)   --->   "%sel_tmp6 = select i1 %tmp_257, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1981 'select' 'sel_tmp6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6)   --->   "%sel_tmp27_demorgan = or i1 %tmp_257, %tmp_259" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1982 'or' 'sel_tmp27_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1983 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_6 = select i1 %sel_tmp27_demorgan, float %sel_tmp6, float %tmp_27_6" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1983 'select' 'storemerge_6' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1984 [1/1] (1.15ns)   --->   "store float %storemerge_6, float* %dense_8_output_array_60, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1984 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1985 [1/1] (0.12ns)   --->   "%tmp_264 = and i1 %tmp_262, %tmp_263" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1985 'and' 'tmp_264' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%tmp_266 = and i1 %tmp_262, %tmp_265" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1986 'and' 'tmp_266' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1987 [1/4] (6.43ns)   --->   "%tmp_27_7 = fadd float %tmp_26_7, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1987 'fadd' 'tmp_27_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%sel_tmp7 = select i1 %tmp_264, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1988 'select' 'sel_tmp7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%sel_tmp31_demorgan = or i1 %tmp_264, %tmp_266" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1989 'or' 'sel_tmp31_demorgan' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1990 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_7 = select i1 %sel_tmp31_demorgan, float %sel_tmp7, float %tmp_27_7" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1990 'select' 'storemerge_7' <Predicate = (!exitcond & !exitcond_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1991 [1/1] (1.15ns)   --->   "store float %storemerge_7, float* %dense_8_output_array_62, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1991 'store' <Predicate = (!exitcond & !exitcond_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1992 [1/1] (0.12ns)   --->   "%tmp_271 = and i1 %tmp_269, %tmp_270" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1992 'and' 'tmp_271' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8)   --->   "%tmp_273 = and i1 %tmp_269, %tmp_272" [avinav_mnist/c_mnist.c:185685]   --->   Operation 1993 'and' 'tmp_273' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1994 [1/4] (6.43ns)   --->   "%tmp_27_8 = fadd float %tmp_26_8, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 1994 'fadd' 'tmp_27_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8)   --->   "%sel_tmp8 = select i1 %tmp_271, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1995 'select' 'sel_tmp8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8)   --->   "%sel_tmp36_demorgan = or i1 %tmp_271, %tmp_273" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1996 'or' 'sel_tmp36_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1997 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_8 = select i1 %sel_tmp36_demorgan, float %sel_tmp8, float %tmp_27_8" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1997 'select' 'storemerge_8' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1998 [1/1] (1.15ns)   --->   "store float %storemerge_8, float* %dense_8_output_array_64, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 1998 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 1999 [1/1] (0.12ns)   --->   "%tmp_278 = and i1 %tmp_276, %tmp_277" [avinav_mnist/c_mnist.c:185682]   --->   Operation 1999 'and' 'tmp_278' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9)   --->   "%tmp_280 = and i1 %tmp_276, %tmp_279" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2000 'and' 'tmp_280' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2001 [1/4] (6.43ns)   --->   "%tmp_27_9 = fadd float %tmp_26_9, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2001 'fadd' 'tmp_27_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9)   --->   "%sel_tmp9 = select i1 %tmp_278, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2002 'select' 'sel_tmp9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9)   --->   "%sel_tmp40_demorgan = or i1 %tmp_278, %tmp_280" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2003 'or' 'sel_tmp40_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2004 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_9 = select i1 %sel_tmp40_demorgan, float %sel_tmp9, float %tmp_27_9" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2004 'select' 'storemerge_9' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2005 [1/1] (1.15ns)   --->   "store float %storemerge_9, float* %dense_8_output_array_66, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2005 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2006 [1/1] (0.12ns)   --->   "%tmp_285 = and i1 %tmp_283, %tmp_284" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2006 'and' 'tmp_285' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node storemerge_s)   --->   "%tmp_287 = and i1 %tmp_283, %tmp_286" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2007 'and' 'tmp_287' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2008 [1/4] (6.43ns)   --->   "%tmp_27_s = fadd float %tmp_26_s, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2008 'fadd' 'tmp_27_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node storemerge_s)   --->   "%sel_tmp10 = select i1 %tmp_285, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2009 'select' 'sel_tmp10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node storemerge_s)   --->   "%sel_tmp45_demorgan = or i1 %tmp_285, %tmp_287" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2010 'or' 'sel_tmp45_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2011 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_s = select i1 %sel_tmp45_demorgan, float %sel_tmp10, float %tmp_27_s" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2011 'select' 'storemerge_s' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2012 [1/1] (1.15ns)   --->   "store float %storemerge_s, float* %dense_8_output_array_68, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2012 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2013 [1/1] (0.12ns)   --->   "%tmp_292 = and i1 %tmp_290, %tmp_291" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2013 'and' 'tmp_292' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10)   --->   "%tmp_294 = and i1 %tmp_290, %tmp_293" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2014 'and' 'tmp_294' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2015 [1/4] (6.43ns)   --->   "%tmp_27_10 = fadd float %tmp_26_10, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2015 'fadd' 'tmp_27_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10)   --->   "%sel_tmp11 = select i1 %tmp_292, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2016 'select' 'sel_tmp11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10)   --->   "%sel_tmp49_demorgan = or i1 %tmp_292, %tmp_294" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2017 'or' 'sel_tmp49_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2018 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_10 = select i1 %sel_tmp49_demorgan, float %sel_tmp11, float %tmp_27_10" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2018 'select' 'storemerge_10' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2019 [1/1] (1.15ns)   --->   "store float %storemerge_10, float* %dense_8_output_array_70, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2019 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2020 [1/1] (0.12ns)   --->   "%tmp_299 = and i1 %tmp_297, %tmp_298" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2020 'and' 'tmp_299' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11)   --->   "%tmp_301 = and i1 %tmp_297, %tmp_300" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2021 'and' 'tmp_301' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2022 [1/4] (6.43ns)   --->   "%tmp_27_11 = fadd float %tmp_26_11, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2022 'fadd' 'tmp_27_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11)   --->   "%sel_tmp12 = select i1 %tmp_299, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2023 'select' 'sel_tmp12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11)   --->   "%sel_tmp53_demorgan = or i1 %tmp_299, %tmp_301" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2024 'or' 'sel_tmp53_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2025 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_11 = select i1 %sel_tmp53_demorgan, float %sel_tmp12, float %tmp_27_11" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2025 'select' 'storemerge_11' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2026 [1/1] (1.15ns)   --->   "store float %storemerge_11, float* %dense_8_output_array_72, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2026 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2027 [1/1] (0.12ns)   --->   "%tmp_306 = and i1 %tmp_304, %tmp_305" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2027 'and' 'tmp_306' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12)   --->   "%tmp_308 = and i1 %tmp_304, %tmp_307" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2028 'and' 'tmp_308' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2029 [1/4] (6.43ns)   --->   "%tmp_27_12 = fadd float %tmp_26_12, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2029 'fadd' 'tmp_27_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12)   --->   "%sel_tmp13 = select i1 %tmp_306, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2030 'select' 'sel_tmp13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12)   --->   "%sel_tmp57_demorgan = or i1 %tmp_306, %tmp_308" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2031 'or' 'sel_tmp57_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2032 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_12 = select i1 %sel_tmp57_demorgan, float %sel_tmp13, float %tmp_27_12" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2032 'select' 'storemerge_12' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2033 [1/1] (1.15ns)   --->   "store float %storemerge_12, float* %dense_8_output_array_74, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2033 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2034 [1/1] (0.12ns)   --->   "%tmp_313 = and i1 %tmp_311, %tmp_312" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2034 'and' 'tmp_313' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13)   --->   "%tmp_315 = and i1 %tmp_311, %tmp_314" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2035 'and' 'tmp_315' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2036 [1/4] (6.43ns)   --->   "%tmp_27_13 = fadd float %tmp_26_13, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2036 'fadd' 'tmp_27_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13)   --->   "%sel_tmp14 = select i1 %tmp_313, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2037 'select' 'sel_tmp14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13)   --->   "%sel_tmp61_demorgan = or i1 %tmp_313, %tmp_315" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2038 'or' 'sel_tmp61_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2039 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_13 = select i1 %sel_tmp61_demorgan, float %sel_tmp14, float %tmp_27_13" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2039 'select' 'storemerge_13' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2040 [1/1] (1.15ns)   --->   "store float %storemerge_13, float* %dense_8_output_array_76, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2040 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2041 [1/1] (0.12ns)   --->   "%tmp_320 = and i1 %tmp_318, %tmp_319" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2041 'and' 'tmp_320' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node storemerge_14)   --->   "%tmp_322 = and i1 %tmp_318, %tmp_321" [avinav_mnist/c_mnist.c:185685]   --->   Operation 2042 'and' 'tmp_322' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2043 [1/4] (6.43ns)   --->   "%tmp_27_14 = fadd float %tmp_26_14, 5.000000e-01" [avinav_mnist/c_mnist.c:185689]   --->   Operation 2043 'fadd' 'tmp_27_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node storemerge_14)   --->   "%sel_tmp15 = select i1 %tmp_320, float 0.000000e+00, float 1.000000e+00" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2044 'select' 'sel_tmp15' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node storemerge_14)   --->   "%sel_tmp65_demorgan = or i1 %tmp_320, %tmp_322" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2045 'or' 'sel_tmp65_demorgan' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2046 [1/1] (0.22ns) (out node of the LUT)   --->   "%storemerge_14 = select i1 %sel_tmp65_demorgan, float %sel_tmp15, float %tmp_27_14" [avinav_mnist/c_mnist.c:185682]   --->   Operation 2046 'select' 'storemerge_14' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2047 [1/1] (1.15ns)   --->   "store float %storemerge_14, float* %dense_8_output_array_78, align 4" [avinav_mnist/c_mnist.c:185683]   --->   Operation 2047 'store' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_78 : Operation 2048 [1/1] (0.00ns)   --->   "br label %.preheader26.0" [avinav_mnist/c_mnist.c:185679]   --->   Operation 2048 'br' <Predicate = (!exitcond & !exitcond_2 & !exitcond_8 & !exitcond_s)> <Delay = 0.00>

State 79 <SV = 30> <Delay = 0.00>
ST_79 : Operation 2049 [1/1] (0.00ns)   --->   "ret void" [avinav_mnist/c_mnist.c:185694]   --->   Operation 2049 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', avinav_mnist/c_mnist.c:185472) with incoming values : ('i_14_15', avinav_mnist/c_mnist.c:185472) [167]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i', avinav_mnist/c_mnist.c:185472) with incoming values : ('i_14_15', avinav_mnist/c_mnist.c:185472) [167]  (0 ns)
	'getelementptr' operation ('input_5_input_array_4_14', avinav_mnist/c_mnist.c:185472) [192]  (0 ns)
	'load' operation ('input_5_input_array_5_15', avinav_mnist/c_mnist.c:185472) on array 'input_5_input_array_2' [193]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('input_5_input_array_1_11', avinav_mnist/c_mnist.c:185472) on array 'input_5_input_array_0' [176]  (1.16 ns)
	'store' operation (avinav_mnist/c_mnist.c:185475) of variable 'input_5_input_array_1_11', avinav_mnist/c_mnist.c:185472 on array 'flatten_4_output_arr_15' [178]  (1.16 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_2', avinav_mnist/c_mnist.c:185504) with incoming values : ('i_16_s', avinav_mnist/c_mnist.c:185504) [305]  (0.603 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_2', avinav_mnist/c_mnist.c:185504) with incoming values : ('i_16_s', avinav_mnist/c_mnist.c:185504) [305]  (0 ns)
	'getelementptr' operation ('dense_6_output_array_30', avinav_mnist/c_mnist.c:185504) [343]  (0 ns)
	'store' operation (avinav_mnist/c_mnist.c:185507) of constant 0 on array 'dense_6_output_array_14' [344]  (1.16 ns)

 <State 6>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', avinav_mnist/c_mnist.c:185513) with incoming values : ('j_1', avinav_mnist/c_mnist.c:185513) [352]  (0.603 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j', avinav_mnist/c_mnist.c:185513) with incoming values : ('j_1', avinav_mnist/c_mnist.c:185513) [352]  (0 ns)
	'getelementptr' operation ('dense_6_output_array_34', avinav_mnist/c_mnist.c:185514) [366]  (0 ns)
	'load' operation ('dense_6_output_array_50', avinav_mnist/c_mnist.c:185514) on array 'dense_6_output_array_2' [382]  (1.16 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('dense_6_output_array_48', avinav_mnist/c_mnist.c:185514) on array 'dense_6_output_array' [380]  (1.16 ns)
	'mux' operation ('tmp_22', avinav_mnist/c_mnist.c:185514) [396]  (0.493 ns)

 <State 9>: 1.97ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [401]  (0 ns)
	'add' operation ('tmp_35', avinav_mnist/c_mnist.c:185517) [447]  (0.809 ns)
	'getelementptr' operation ('dense_6_kernel_array_1', avinav_mnist/c_mnist.c:185517) [449]  (0 ns)
	'load' operation ('dense_6_kernel_array_2', avinav_mnist/c_mnist.c:185517) on array 'dense_6_kernel_array' [450]  (1.16 ns)

 <State 10>: 1.65ns
The critical path consists of the following:
	'load' operation ('flatten_4_output_arr_33', avinav_mnist/c_mnist.c:185515) on array 'flatten_4_output_arr_15' [414]  (1.16 ns)
	'mux' operation ('tmp_33', avinav_mnist/c_mnist.c:185515) [445]  (0.493 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', avinav_mnist/c_mnist.c:185517) [451]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', avinav_mnist/c_mnist.c:185517) [451]  (8.42 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) [452]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) [452]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) [452]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_2', avinav_mnist/c_mnist.c:185517) [452]  (6.44 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('dense_6_bias_array_a', avinav_mnist/c_mnist.c:185519) [456]  (0 ns)
	'load' operation ('dense_6_bias_array_l', avinav_mnist/c_mnist.c:185519) on array 'dense_6_bias_array' [457]  (1.16 ns)

 <State 18>: 7.6ns
The critical path consists of the following:
	'load' operation ('dense_6_bias_array_l', avinav_mnist/c_mnist.c:185519) on array 'dense_6_bias_array' [457]  (1.16 ns)
	'fadd' operation ('sum_1', avinav_mnist/c_mnist.c:185519) [458]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_1', avinav_mnist/c_mnist.c:185519) [458]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_1', avinav_mnist/c_mnist.c:185519) [458]  (6.44 ns)

 <State 21>: 7.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1', avinav_mnist/c_mnist.c:185519) [458]  (6.44 ns)
	'store' operation (avinav_mnist/c_mnist.c:185520) of variable 'sum_1', avinav_mnist/c_mnist.c:185519 on array 'dense_6_output_array_7' [482]  (1.16 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_4', avinav_mnist/c_mnist.c:185525) with incoming values : ('i_19_s', avinav_mnist/c_mnist.c:185525) [513]  (0 ns)
	'getelementptr' operation ('dense_6_output_array_79', avinav_mnist/c_mnist.c:185525) [598]  (0 ns)
	'load' operation ('dense_6_output_array_80', avinav_mnist/c_mnist.c:185528) on array 'dense_6_output_array_5' [599]  (1.16 ns)

 <State 24>: 4.76ns
The critical path consists of the following:
	'load' operation ('dense_6_output_array_68', avinav_mnist/c_mnist.c:185528) on array 'dense_6_output_array' [523]  (1.16 ns)
	'fcmp' operation ('tmp_27', avinav_mnist/c_mnist.c:185528) [530]  (3.48 ns)
	'and' operation ('tmp_29', avinav_mnist/c_mnist.c:185528) [531]  (0.122 ns)

 <State 25>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_6', avinav_mnist/c_mnist.c:185548) with incoming values : ('i_20_s', avinav_mnist/c_mnist.c:185548) [768]  (0.603 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_6', avinav_mnist/c_mnist.c:185548) with incoming values : ('i_20_s', avinav_mnist/c_mnist.c:185548) [768]  (0 ns)
	'getelementptr' operation ('dense_6_output_array_116', avinav_mnist/c_mnist.c:185548) [786]  (0 ns)
	'load' operation ('dense_6_output_array_117', avinav_mnist/c_mnist.c:185551) on array 'dense_6_output_array_2' [787]  (1.16 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('dense_6_output_array_113', avinav_mnist/c_mnist.c:185551) on array 'dense_6_output_array' [778]  (1.16 ns)
	'store' operation (avinav_mnist/c_mnist.c:185551) of variable 'dense_6_output_array_113', avinav_mnist/c_mnist.c:185551 on array 'dropout_4_output.array[0]', avinav_mnist/c_mnist.c:185535 [780]  (1.16 ns)

 <State 28>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_7', avinav_mnist/c_mnist.c:185572) with incoming values : ('i_21_1', avinav_mnist/c_mnist.c:185572) [847]  (0.603 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_7', avinav_mnist/c_mnist.c:185572) with incoming values : ('i_21_1', avinav_mnist/c_mnist.c:185572) [847]  (0 ns)
	'getelementptr' operation ('dense_7_output_array_22', avinav_mnist/c_mnist.c:185575) [868]  (0 ns)
	'store' operation (avinav_mnist/c_mnist.c:185575) of constant 0 on array 'dense_7_output_array_6' [869]  (1.16 ns)

 <State 30>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [897]  (0.603 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', avinav_mnist/c_mnist.c:185581) [899]  (0 ns)
	'icmp' operation ('exitcond10', avinav_mnist/c_mnist.c:185581) [904]  (0.593 ns)
	'select' operation ('j7_mid2', avinav_mnist/c_mnist.c:185581) [905]  (0.303 ns)
	'add' operation ('tmp_13', avinav_mnist/c_mnist.c:185583) [922]  (0.715 ns)
	'getelementptr' operation ('dense_7_output_array_37', avinav_mnist/c_mnist.c:185583) [932]  (0 ns)
	'load' operation ('dense_7_output_array_53', avinav_mnist/c_mnist.c:185583) on array 'dense_7_output_array_5' [948]  (1.16 ns)

 <State 32>: 1.65ns
The critical path consists of the following:
	'load' operation ('dense_7_output_array_48', avinav_mnist/c_mnist.c:185583) on array 'dense_7_output_array' [943]  (1.16 ns)
	'mux' operation ('sum', avinav_mnist/c_mnist.c:185583) [959]  (0.493 ns)

 <State 33>: 1.96ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul1') [964]  (0 ns)
	'add' operation ('tmp_17', avinav_mnist/c_mnist.c:185586) [1011]  (0.803 ns)
	'getelementptr' operation ('dense_7_kernel_array_1', avinav_mnist/c_mnist.c:185586) [1013]  (0 ns)
	'load' operation ('dense_7_kernel_array_2', avinav_mnist/c_mnist.c:185586) on array 'dense_7_kernel_array' [1014]  (1.16 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'load' operation ('dropout_4_output_arr_33', avinav_mnist/c_mnist.c:185586) on array 'dropout_4_output.array[0]', avinav_mnist/c_mnist.c:185535 [978]  (1.16 ns)
	'mux' operation ('tmp_101', avinav_mnist/c_mnist.c:185586) [1009]  (0.493 ns)

 <State 35>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', avinav_mnist/c_mnist.c:185586) [1015]  (8.42 ns)

 <State 36>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', avinav_mnist/c_mnist.c:185586) [1015]  (8.42 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) [1016]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) [1016]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) [1016]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185586) [1016]  (6.44 ns)

 <State 41>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('dense_7_bias_array_a', avinav_mnist/c_mnist.c:185588) [1020]  (0 ns)
	'load' operation ('dense_7_bias_array_l', avinav_mnist/c_mnist.c:185588) on array 'dense_7_bias_array' [1021]  (1.16 ns)

 <State 42>: 7.6ns
The critical path consists of the following:
	'load' operation ('dense_7_bias_array_l', avinav_mnist/c_mnist.c:185588) on array 'dense_7_bias_array' [1021]  (1.16 ns)
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185588) [1022]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185588) [1022]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185588) [1022]  (6.44 ns)

 <State 45>: 7.6ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185588) [1022]  (6.44 ns)
	'store' operation (avinav_mnist/c_mnist.c:185589) of variable 'sum', avinav_mnist/c_mnist.c:185588 on array 'dense_7_output_array_14' [1025]  (1.16 ns)

 <State 46>: 0.715ns
The critical path consists of the following:
	'add' operation ('j', avinav_mnist/c_mnist.c:185581) [1073]  (0.715 ns)

 <State 47>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_9', avinav_mnist/c_mnist.c:185594) with incoming values : ('i_23_1', avinav_mnist/c_mnist.c:185594) [1078]  (0 ns)
	'getelementptr' operation ('dense_7_output_array_66', avinav_mnist/c_mnist.c:185597) [1086]  (0 ns)
	'load' operation ('dense_7_output_array_67', avinav_mnist/c_mnist.c:185597) on array 'dense_7_output_array' [1087]  (1.16 ns)

 <State 48>: 4.76ns
The critical path consists of the following:
	'load' operation ('dense_7_output_array_67', avinav_mnist/c_mnist.c:185597) on array 'dense_7_output_array' [1087]  (1.16 ns)
	'fcmp' operation ('tmp_89', avinav_mnist/c_mnist.c:185597) [1094]  (3.48 ns)
	'and' operation ('tmp_90', avinav_mnist/c_mnist.c:185597) [1095]  (0.122 ns)

 <State 49>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_5', avinav_mnist/c_mnist.c:185617) with incoming values : ('i_25_1', avinav_mnist/c_mnist.c:185617) [1336]  (0.603 ns)

 <State 50>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_5', avinav_mnist/c_mnist.c:185617) with incoming values : ('i_25_1', avinav_mnist/c_mnist.c:185617) [1336]  (0 ns)
	'getelementptr' operation ('dense_7_output_array_98', avinav_mnist/c_mnist.c:185617) [1350]  (0 ns)
	'load' operation ('dense_7_output_array_99', avinav_mnist/c_mnist.c:185620) on array 'dense_7_output_array_1' [1351]  (1.16 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'load' operation ('dense_7_output_array_97', avinav_mnist/c_mnist.c:185620) on array 'dense_7_output_array' [1346]  (1.16 ns)
	'store' operation (avinav_mnist/c_mnist.c:185620) of variable 'dense_7_output_array_97', avinav_mnist/c_mnist.c:185620 on array 'dropout_5_output.array[0]', avinav_mnist/c_mnist.c:185604 [1348]  (1.16 ns)

 <State 52>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3', avinav_mnist/c_mnist.c:185656) with incoming values : ('i_26_3', avinav_mnist/c_mnist.c:185656) [1419]  (0.603 ns)

 <State 53>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_3', avinav_mnist/c_mnist.c:185656) with incoming values : ('i_26_3', avinav_mnist/c_mnist.c:185656) [1419]  (0 ns)
	'getelementptr' operation ('dense_8_output_array_4_45', avinav_mnist/c_mnist.c:185659) [1440]  (0 ns)
	'store' operation (avinav_mnist/c_mnist.c:185659) of constant 0 on array 'dense_8_output_array_4' [1441]  (1.16 ns)

 <State 54>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('indvar_flatten_next8') [1493]  (0.603 ns)

 <State 55>: 1.16ns
The critical path consists of the following:
	'load' operation ('dense_8_output_array_32', avinav_mnist/c_mnist.c:185667) on array 'dense_8_output_array_0' [1513]  (1.16 ns)

 <State 56>: 1.65ns
The critical path consists of the following:
	'load' operation ('dense_8_output_array_32', avinav_mnist/c_mnist.c:185667) on array 'dense_8_output_array_0' [1513]  (1.16 ns)
	'mux' operation ('sum', avinav_mnist/c_mnist.c:185667) [1529]  (0.493 ns)

 <State 57>: 2.63ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', avinav_mnist/c_mnist.c:185668) [1533]  (0 ns)
	'add' operation ('tmp1', avinav_mnist/c_mnist.c:185670) [1582]  (0.725 ns)
	'add' operation ('tmp_30', avinav_mnist/c_mnist.c:185670) [1584]  (0.745 ns)
	'getelementptr' operation ('dense_8_kernel_array_1', avinav_mnist/c_mnist.c:185670) [1586]  (0 ns)
	'load' operation ('dense_8_kernel_array_2', avinav_mnist/c_mnist.c:185670) on array 'dense_8_kernel_array' [1587]  (1.16 ns)

 <State 58>: 1.65ns
The critical path consists of the following:
	'load' operation ('dropout_5_output_arr_33', avinav_mnist/c_mnist.c:185670) on array 'dropout_5_output.array[0]', avinav_mnist/c_mnist.c:185604 [1548]  (1.16 ns)
	'mux' operation ('tmp_224', avinav_mnist/c_mnist.c:185670) [1579]  (0.493 ns)

 <State 59>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', avinav_mnist/c_mnist.c:185670) [1588]  (8.42 ns)

 <State 60>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', avinav_mnist/c_mnist.c:185670) [1588]  (8.42 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185670) [1589]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185670) [1589]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185670) [1589]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185670) [1589]  (6.44 ns)

 <State 65>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('dense_8_bias_array_a', avinav_mnist/c_mnist.c:185672) [1593]  (0 ns)
	'load' operation ('dense_8_bias_array_l', avinav_mnist/c_mnist.c:185672) on array 'dense_8_bias_array' [1594]  (1.16 ns)

 <State 66>: 7.6ns
The critical path consists of the following:
	'load' operation ('dense_8_bias_array_l', avinav_mnist/c_mnist.c:185672) on array 'dense_8_bias_array' [1594]  (1.16 ns)
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185672) [1595]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185672) [1595]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185672) [1595]  (6.44 ns)

 <State 69>: 7.6ns
The critical path consists of the following:
	'fadd' operation ('sum', avinav_mnist/c_mnist.c:185672) [1595]  (6.44 ns)
	'store' operation (avinav_mnist/c_mnist.c:185673) of variable 'sum', avinav_mnist/c_mnist.c:185672 on array 'dense_8_output_array_5' [1625]  (1.16 ns)

 <State 70>: 0.708ns
The critical path consists of the following:
	'add' operation ('j', avinav_mnist/c_mnist.c:185665) [1646]  (0.708 ns)

 <State 71>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i_11', avinav_mnist/c_mnist.c:185679) with incoming values : ('i_28_3', avinav_mnist/c_mnist.c:185679) [1651]  (0 ns)
	'getelementptr' operation ('dense_8_output_array_48', avinav_mnist/c_mnist.c:185682) [1659]  (0 ns)
	'load' operation ('dense_8_output_array_49', avinav_mnist/c_mnist.c:185682) on array 'dense_8_output_array_0' [1660]  (1.16 ns)

 <State 72>: 1.16ns
The critical path consists of the following:
	'load' operation ('dense_8_output_array_49', avinav_mnist/c_mnist.c:185682) on array 'dense_8_output_array_0' [1660]  (1.16 ns)

 <State 73>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', avinav_mnist/c_mnist.c:185689) [1671]  (8.42 ns)

 <State 74>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', avinav_mnist/c_mnist.c:185689) [1671]  (8.42 ns)

 <State 75>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_102', avinav_mnist/c_mnist.c:185689) [1672]  (6.44 ns)

 <State 76>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_102', avinav_mnist/c_mnist.c:185689) [1672]  (6.44 ns)

 <State 77>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_102', avinav_mnist/c_mnist.c:185689) [1672]  (6.44 ns)

 <State 78>: 7.82ns
The critical path consists of the following:
	'fadd' operation ('tmp_102', avinav_mnist/c_mnist.c:185689) [1672]  (6.44 ns)
	'select' operation ('storemerge', avinav_mnist/c_mnist.c:185682) [1675]  (0.227 ns)
	'store' operation (avinav_mnist/c_mnist.c:185683) of variable 'storemerge', avinav_mnist/c_mnist.c:185682 on array 'dense_8_output_array_0' [1676]  (1.16 ns)

 <State 79>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
