// Seed: 595884820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = -1 == "" ^ id_7;
  wire id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri id_2,
    input logic id_3,
    output tri1 id_4
);
  reg id_6, id_7, id_8;
  wire id_9;
  assign id_8 = -1 + -1;
  tri0 id_10 = -1'd0;
  always_comb id_7 = -1;
  always id_8 <= id_3;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9
  );
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
