<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="MapVHDLSimFile">
        <Message>
            <ID>35400209</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT</Dynamic>
            <Dynamic>-1</Dynamic>
            <Dynamic>Keyword</Dynamic>
        </Message>
        <Message>
            <ID>35400209</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASSERT</Dynamic>
            <Dynamic>-1</Dynamic>
            <Dynamic>Keyword</Dynamic>
        </Message>
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/fipsy_top.v(45): </Dynamic>
            <Dynamic>Fipsy_Top</Dynamic>
            <Navigation>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/fipsy_top.v</Navigation>
            <Navigation>45</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): </Dynamic>
            <Dynamic>OSCH</Dynamic>
            <Navigation>C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v</Navigation>
            <Navigation>1793</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/appmodules/freqdiv20bit.v(20): </Dynamic>
            <Dynamic>FreqDiv20Bit</Dynamic>
            <Navigation>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/appmodules/freqdiv20bit.v</Navigation>
            <Navigation>20</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/appmodules/freqdiv20bit.v(55): </Dynamic>
            <Dynamic>32</Dynamic>
            <Dynamic>20</Dynamic>
            <Navigation>c:/users/enact/projects/fipsy-fpga-edu/examples/fipsyv1 - x02-256/1. blinky/project_files/source/appmodules/freqdiv20bit.v</Navigation>
            <Navigation>55</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN10_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>PIN10</Dynamic>
            <Dynamic>14</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
    </Task>
    <Task name="Jedecgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>