<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="equals_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_16to1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1348863999" xil_pn:in_ck="-5346568225703264725" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1348863999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add_1bit.v"/>
      <outfile xil_pn:name="add_1bit_test.v"/>
      <outfile xil_pn:name="add_32bit.v"/>
      <outfile xil_pn:name="add_32bit_test.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="equals.v"/>
      <outfile xil_pn:name="equals_test.v"/>
      <outfile xil_pn:name="mux_16to1.v"/>
      <outfile xil_pn:name="mux_2to1.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="set_less_than_32bit.v"/>
      <outfile xil_pn:name="set_less_than_32bit_test.v"/>
      <outfile xil_pn:name="shift_left_1bit.v"/>
      <outfile xil_pn:name="shift_left_1bit_test.v"/>
      <outfile xil_pn:name="shift_left_32bit.v"/>
      <outfile xil_pn:name="shift_left_32bit_test.v"/>
      <outfile xil_pn:name="shift_right_1bit.v"/>
      <outfile xil_pn:name="shift_right_1bit_test.v"/>
      <outfile xil_pn:name="shift_right_arithmetic_32bit.v"/>
      <outfile xil_pn:name="shift_right_arithmetic_32bit_test.v"/>
      <outfile xil_pn:name="shift_right_logical_32bit.v"/>
      <outfile xil_pn:name="shift_right_logical_32bit_test.v"/>
      <outfile xil_pn:name="subtract_1bit.v"/>
      <outfile xil_pn:name="subtract_1bit_test.v"/>
      <outfile xil_pn:name="subtract_32bit.v"/>
      <outfile xil_pn:name="subtract_32bit_test.v"/>
      <outfile xil_pn:name="test_mux_16to1.v"/>
      <outfile xil_pn:name="test_mux_2to1.v"/>
      <outfile xil_pn:name="test_mux_4to1.v"/>
    </transform>
    <transform xil_pn:end_ts="1348864045" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5481440595820247512" xil_pn:start_ts="1348864045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348864045" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6325287462161071722" xil_pn:start_ts="1348864045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348861369" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3626181723981822728" xil_pn:start_ts="1348861369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348863999" xil_pn:in_ck="-5346568225703264725" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1348863999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add_1bit.v"/>
      <outfile xil_pn:name="add_1bit_test.v"/>
      <outfile xil_pn:name="add_32bit.v"/>
      <outfile xil_pn:name="add_32bit_test.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="equals.v"/>
      <outfile xil_pn:name="equals_test.v"/>
      <outfile xil_pn:name="mux_16to1.v"/>
      <outfile xil_pn:name="mux_2to1.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="set_less_than_32bit.v"/>
      <outfile xil_pn:name="set_less_than_32bit_test.v"/>
      <outfile xil_pn:name="shift_left_1bit.v"/>
      <outfile xil_pn:name="shift_left_1bit_test.v"/>
      <outfile xil_pn:name="shift_left_32bit.v"/>
      <outfile xil_pn:name="shift_left_32bit_test.v"/>
      <outfile xil_pn:name="shift_right_1bit.v"/>
      <outfile xil_pn:name="shift_right_1bit_test.v"/>
      <outfile xil_pn:name="shift_right_arithmetic_32bit.v"/>
      <outfile xil_pn:name="shift_right_arithmetic_32bit_test.v"/>
      <outfile xil_pn:name="shift_right_logical_32bit.v"/>
      <outfile xil_pn:name="shift_right_logical_32bit_test.v"/>
      <outfile xil_pn:name="subtract_1bit.v"/>
      <outfile xil_pn:name="subtract_1bit_test.v"/>
      <outfile xil_pn:name="subtract_32bit.v"/>
      <outfile xil_pn:name="subtract_32bit_test.v"/>
      <outfile xil_pn:name="test_mux_16to1.v"/>
      <outfile xil_pn:name="test_mux_2to1.v"/>
      <outfile xil_pn:name="test_mux_4to1.v"/>
    </transform>
    <transform xil_pn:end_ts="1348864049" xil_pn:in_ck="-5346568225703264725" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4461680119453108913" xil_pn:start_ts="1348864045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_test_beh.prj"/>
      <outfile xil_pn:name="alu_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1348864049" xil_pn:in_ck="-6343148827611333812" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3306082374936873970" xil_pn:start_ts="1348864049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
