#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  1 14:20:20 2022
# Process ID: 927134
# Current directory: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_gain_controller_1_0_synth_1
# Command line: vivado -log MagController_gain_controller_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MagController_gain_controller_1_0.tcl
# Log file: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_gain_controller_1_0_synth_1/MagController_gain_controller_1_0.vds
# Journal file: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_gain_controller_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source MagController_gain_controller_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/vol/Workspace/Projects/PL-Mag-Sensor/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/vol/Software/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top MagController_gain_controller_1_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.srcs/sources_1/bd/MagController/ip/MagController_gain_controller_1_0/MagController_gain_controller_1_0.xci

WARNING: [IP_Flow 19-3571] IP 'MagController_gain_controller_1_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 927977
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.797 ; gain = 0.000 ; free physical = 961 ; free virtual = 17774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MagController_gain_controller_1_0' [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_gain_controller_1_0/synth/MagController_gain_controller_1_0.vhd:69]
INFO: [Synth 8-3491] module 'gain_controller' declared at '/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:34' bound to instance 'U0' of component 'gain_controller' [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_gain_controller_1_0/synth/MagController_gain_controller_1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gain_controller' [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:56]
WARNING: [Synth 8-614] signal 'gain_int' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
WARNING: [Synth 8-614] signal 'gain_ref_int' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
WARNING: [Synth 8-614] signal 'adc_UnD' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
WARNING: [Synth 8-614] signal 'adc_UnD_ref_int' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
WARNING: [Synth 8-614] signal 'adc_nCS' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
WARNING: [Synth 8-614] signal 'adc_nCS_ref_int' is read in the process but is not in the sensitivity list [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'gain_controller' (1#1) [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'MagController_gain_controller_1_0' (2#1) [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_gain_controller_1_0/synth/MagController_gain_controller_1_0.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2383.797 ; gain = 0.000 ; free physical = 10571 ; free virtual = 27405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2383.797 ; gain = 0.000 ; free physical = 18662 ; free virtual = 35500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2391.555 ; gain = 7.758 ; free physical = 18979 ; free virtual = 35816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'is_reset_reg' [/vol/Workspace/Projects/PL-Mag-Sensor/src/gain_controller.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2391.555 ; gain = 7.758 ; free physical = 20915 ; free virtual = 37756
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20375 ; free virtual = 37350
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20383 ; free virtual = 37359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20366 ; free virtual = 37341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20746 ; free virtual = 37724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20746 ; free virtual = 37724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     5|
|4     |LUT4  |     4|
|5     |LUT5  |    10|
|6     |LUT6  |    37|
|7     |MUXF7 |     1|
|8     |FDCE  |     4|
|9     |FDRE  |     2|
|10    |FDSE  |     6|
|11    |LD    |     4|
|12    |LDC   |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    79|
|2     |  U0     |gain_controller |    79|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.953 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37730
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.961 ; gain = 472.156 ; free physical = 20752 ; free virtual = 37730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.961 ; gain = 0.000 ; free physical = 20825 ; free virtual = 37803
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.980 ; gain = 0.000 ; free physical = 21231 ; free virtual = 38221
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2911.980 ; gain = 528.430 ; free physical = 21339 ; free virtual = 38329
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_gain_controller_1_0_synth_1/MagController_gain_controller_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_gain_controller_1_0_synth_1/MagController_gain_controller_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MagController_gain_controller_1_0_utilization_synth.rpt -pb MagController_gain_controller_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  1 14:21:12 2022...
