

================================================================
== Vitis HLS Report for 'sink_from_aie'
================================================================
* Date:           Fri May 31 12:49:16 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.233 us|  0.233 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      12|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     -|      866|    1244|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      96|    -|
|Register         |        -|     -|      173|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1039|    1352|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  106|   168|    0|
    |gmem1_m_axi_U    |gmem1_m_axi    |        0|   0|  760|  1076|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0|  866|  1244|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n      |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  12|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  86|         72|    1|         72|
    |ap_done                   |   2|          2|    1|          2|
    |gmem1_blk_n_AW            |   2|          2|    1|          2|
    |gmem1_blk_n_B             |   2|          2|    1|          2|
    |gmem1_blk_n_W             |   2|          2|    1|          2|
    |input_stream_TDATA_blk_n  |   2|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  96|         82|    6|         82|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  71|   0|   71|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg  |   1|   0|    1|          0|
    |ap_int_blocking_n_reg  |   0|   0|    1|          1|
    |ap_rst_n_inv           |   1|   0|    1|          0|
    |ap_rst_reg_1           |   1|   0|    1|          0|
    |ap_rst_reg_2           |   1|   0|    1|          0|
    |ap_str_blocking_n_reg  |   1|   0|    1|          0|
    |gmem1_addr_reg_121     |  64|   0|   64|          0|
    |x_reg_116              |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 173|   0|  174|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|          gmem1|       pointer|
|input_stream_TDATA     |   in|   32|           axis|   input_stream|       pointer|
|input_stream_TVALID    |   in|    1|           axis|   input_stream|       pointer|
|input_stream_TREADY    |  out|    1|           axis|   input_stream|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

