Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 01:01:18 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.223        0.000                      0                 1533        0.035        0.000                      0                 1533       54.305        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.223        0.000                      0                 1529        0.035        0.000                      0                 1529       54.305        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.486        0.000                      0                    4        1.008        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.785ns  (logic 60.878ns (58.098%)  route 43.907ns (41.902%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 115.945 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.381   107.492    sm/M_alum_out[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.152   107.644 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.669   108.312    sm/D_states_q[3]_i_15_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.360   108.672 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.577   109.249    sm/D_states_q[3]_i_5_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.326   109.575 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   109.915    sm/D_states_d__0[3]
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.429   115.945    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.296   116.241    
                         clock uncertainty           -0.035   116.206    
    SLICE_X35Y23         FDSE (Setup_fdse_C_D)       -0.067   116.139    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -109.916    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.050ns  (logic 60.518ns (58.162%)  route 43.532ns (41.838%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.505   107.615    sm/M_alum_out[0]
    SLICE_X48Y7          LUT5 (Prop_lut5_I4_O)        0.152   107.767 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.511   108.279    gamecounter/override_address[0]
    SLICE_X48Y5          LUT4 (Prop_lut4_I0_O)        0.326   108.605 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.576   109.180    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.181    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.556ns  (logic 60.608ns (57.967%)  route 43.948ns (42.033%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.158   107.269    sm/M_alum_out[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.116   107.385 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.716   108.101    sm/D_states_q[4]_i_18_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.328   108.429 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.493   108.922    sm/D_states_q[4]_i_7_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124   109.046 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.640   109.686    sm/D_states_d__0[4]
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X35Y25         FDSE (Setup_fdse_C_D)       -0.067   116.100    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.100    
                         arrival time                        -109.686    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.846ns  (logic 60.518ns (58.276%)  route 43.329ns (41.724%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.505   107.615    sm/M_alum_out[0]
    SLICE_X48Y7          LUT5 (Prop_lut5_I4_O)        0.152   107.767 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.449   108.216    sm/D_bram_addr_q_reg[4][0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.326   108.542 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.434   108.977    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -108.977    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.006ns  (logic 60.412ns (58.085%)  route 43.594ns (41.915%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.248   107.359    sm/M_alum_out[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I0_O)        0.124   107.483 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.327   107.810    sm/D_states_q[1]_i_14_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124   107.934 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.741   108.674    sm/D_states_q[1]_i_4_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124   108.798 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   109.136    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.131    
                         clock uncertainty           -0.035   116.096    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)       -0.067   116.029    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.029    
                         arrival time                        -109.136    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.892ns  (logic 60.608ns (58.338%)  route 43.284ns (41.663%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 115.945 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.158   107.269    sm/M_alum_out[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.116   107.385 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.544   107.929    sm/D_states_q[4]_i_18_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.328   108.257 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.641   108.898    sm/D_states_q[2]_i_5_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I4_O)        0.124   109.022 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   109.022    sm/D_states_d__0[2]
    SLICE_X34Y23         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.429   115.945    sm/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.077   116.261    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.261    
                         arrival time                        -109.022    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.735ns  (logic 60.484ns (58.306%)  route 43.251ns (41.694%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.622   107.733    sm/M_alum_out[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I4_O)        0.116   107.849 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.358   108.207    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.328   108.535 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.331   108.866    sm/D_states_d__0[7]
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X35Y25         FDSE (Setup_fdse_C_D)       -0.058   116.109    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.109    
                         arrival time                        -108.866    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.731ns  (logic 60.484ns (58.309%)  route 43.247ns (41.691%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.622   107.733    sm/M_alum_out[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I4_O)        0.116   107.849 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.353   108.202    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.328   108.530 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.331   108.861    sm/D_states_d__0[6]
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.061   116.106    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.106    
                         arrival time                        -108.861    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.652ns  (logic 60.412ns (58.283%)  route 43.240ns (41.717%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.127   107.237    sm/M_alum_out[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124   107.361 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.722   108.083    sm/D_states_q[1]_i_20_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   108.207 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.451   108.658    sm/D_states_q[1]_i_6_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.782 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.782    sm/D_states_d__0[1]
    SLICE_X36Y24         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.131    
                         clock uncertainty           -0.035   116.096    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031   116.127    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.127    
                         arrival time                        -108.782    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.554ns  (logic 60.288ns (58.219%)  route 43.266ns (41.781%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X35Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.500     8.086    sm/D_states_q[3]
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.238 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.187     9.426    sm/ram_reg_i_92_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.332     9.758 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.938    11.696    L_reg/M_sm_ra1[1]
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.820 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.668    12.488    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152    12.640 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.673    13.313    sm/M_alum_a[31]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    13.639 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.639    alum/S[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.171 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.171    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.285 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.285    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.399    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.513 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.513    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.627 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.627    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.741 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.741    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.855 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.855    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.969    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.240 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.084    16.324    alum/temp_out0[31]
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.373    16.697 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.230 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.230    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.347 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.464 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.464    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.581    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.815    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.932 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.932    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.049 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.206 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.052    19.258    alum/temp_out0[30]
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.590 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.123 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.123    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.240 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.240    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.357 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.357    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.474    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.591 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.591    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.708 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.708    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.825 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.825    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.942 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.942    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.099 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.700    21.799    alum/temp_out0[29]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    22.131 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.131    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.664 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.009    22.673    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.790 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.790    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.907 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.907    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.024 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.024    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.141 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.141    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.258 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.258    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.375 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.375    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.492 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.492    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.649 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.349    24.998    alum/temp_out0[28]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.332    25.330 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.330    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.863 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.863    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.989    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.223 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.340 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.340    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.574 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.574    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.691 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.691    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.848 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.030    27.877    alum/temp_out0[27]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.332    28.209 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.209    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.759    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    28.882    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.996 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.110 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.110    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.338 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.338    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.452 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.452    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.566 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.566    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.723 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.096    30.819    alum/temp_out0[26]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.149 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.149    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.698 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.698    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.812    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.927 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.936    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.050 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.164 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.164    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.278 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.278    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.392 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.392    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.506 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.506    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.663 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.921    33.584    alum/temp_out0[25]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.329    33.913 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.913    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.463 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.463    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.577 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.577    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.691 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    34.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.814 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.928 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.928    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.042 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.156 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.156    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.270 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.270    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.427 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.249    36.676    alum/temp_out0[24]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.476 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.593 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.710 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.710    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.827 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    37.836    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.953 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.953    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.070 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.070    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.187 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.461 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.954    39.415    alum/temp_out0[23]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.332    39.747 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.297 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.297    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.411 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.411    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.525 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.525    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.639 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.639    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.762    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.876 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.876    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.990 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.990    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.104 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.900    42.161    alum/temp_out0[22]
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.946 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.060 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.060    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.174 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.183    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.411 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.411    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.525 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.525    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.639 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.639    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.753 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.910 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.230    45.140    alum/temp_out0[21]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.329    45.469 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.469    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.870 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.984 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.984    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.098 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.107    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.221 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.221    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.335 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.335    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.449 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.449    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.563 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.563    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.677 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.677    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.834 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    48.040    alum/temp_out0[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    48.369 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.369    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.902 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.902    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.019 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.136 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.253 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    49.262    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.379 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.379    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.496 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.496    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.613 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.730 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.730    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.887 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.831    50.718    alum/temp_out0[19]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.332    51.050 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.050    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.600 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.828 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.828    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.942 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.942    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.056 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.056    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.170 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.170    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.284 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.284    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.398 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.398    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.555 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.063    53.617    alum/temp_out0[18]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    53.946 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.946    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.479 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    54.488    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.605 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.605    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.722 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.722    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.839 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.839    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.956 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.073 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.190 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.307 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.307    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.464 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.033    56.497    alum/temp_out0[17]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    56.829 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.362 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    57.371    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.488 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.488    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.605 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.605    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.722 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.722    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.839 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.956 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.956    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.073 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.073    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.190 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.190    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.347 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.061    59.407    alum/temp_out0[16]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    59.739 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.739    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.289 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.403 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.403    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.517 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    60.527    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.641 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.641    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.755 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.755    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.868 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.868    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.982 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.982    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.096 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.096    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.253 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.223    62.477    alum/temp_out0[15]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    62.806 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.806    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.356 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.356    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.470 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.584 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.584    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.698 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.698    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.812 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.009    63.821    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.935 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.935    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.049 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.049    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.163 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.163    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.320 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.890    65.210    alum/temp_out0[14]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    65.539 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.539    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.089 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.009    66.098    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.053 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.060    68.113    alum/temp_out0[13]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    68.442 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.442    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.975 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.009    68.984    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.101 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.218 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.218    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.335 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.452 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.452    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.569 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.569    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.686 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.686    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.803 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.960 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    70.968    alum/temp_out0[12]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.332    71.300 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.300    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.850 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.009    71.859    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.973 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.973    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.087 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.087    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.201 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.201    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.315 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.315    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.429 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.429    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.543 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.657 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.657    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.814 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.216    74.030    alum/temp_out0[11]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    74.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.892 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.892    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.009 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.009    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.126 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.243 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.360 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.477 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.477    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.594 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.594    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.711 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    75.720    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.877 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.969    76.846    alum/temp_out0[10]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    77.178 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.178    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.728 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.842 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.842    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.956 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.956    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.070 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.070    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.298    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.683 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.087    79.770    alum/temp_out0[9]
    SLICE_X46Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    80.570 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.687 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.687    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.804 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.804    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.921 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.921    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.038 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.038    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.155 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.155    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.272 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.272    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.389 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    81.398    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.555 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.159    82.714    alum/temp_out0[8]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    83.046 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    83.046    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.948    85.384    alum/temp_out0[7]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    85.713 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.713    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.246 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.246    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.363 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.363    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.480 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.480    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.597 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.597    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.714 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.714    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.831 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.831    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.948 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.948    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.065 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.065    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.222 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.027    88.249    alum/temp_out0[6]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.332    88.581 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.581    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.131 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.131    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.245 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.245    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.359 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.359    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.473 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.473    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.587    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.701    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.815    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.929    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.086 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.900    90.987    alum/temp_out0[5]
    SLICE_X41Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.772 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.772    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.886 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.886    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.000 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.000    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.114 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.114    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.228 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.228    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.342 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.342    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.456 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.456    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    93.695    alum/temp_out0[4]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    94.024 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.024    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.574 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.574    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.688 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.802 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.802    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.916 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.916    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.030 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.030    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.144 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.258 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.258    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.372 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.372    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.529 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.454    alum/temp_out0[3]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.329    96.783 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.783    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.333 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.333    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.447 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.447    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.561 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.561    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.675 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.675    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.789 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.789    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.903 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.903    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.017 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.017    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.131 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.131    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.288 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.147    99.435    alum/temp_out0[2]
    SLICE_X49Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.220 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.220    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.334 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.334    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.448 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.448    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.562 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.562    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.676 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.676    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.790 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.790    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.904 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.904    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.018 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.018    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.175 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.198    alum/temp_out0[1]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.329   102.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.060 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.060    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.177 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.177    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.294 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.294    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.411 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.411    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.528 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.645 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.645    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.762 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.762    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.879 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.879    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.036 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.434   104.471    sm/temp_out0[0]
    SLICE_X52Y21         LUT5 (Prop_lut5_I4_O)        0.332   104.803 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.267    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124   105.391 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.595   105.986    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.110 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.290   107.400    sm/M_alum_out[0]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124   107.524 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.443   107.967    sm/D_states_q[0]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124   108.091 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.593   108.684    sm/D_states_d__0[0]
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.131    
                         clock uncertainty           -0.035   116.096    
    SLICE_X38Y25         FDSE (Setup_fdse_C_D)       -0.058   116.038    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.038    
                         arrival time                        -108.684    
  -------------------------------------------------------------------
                         slack                                  7.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.873    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.873    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.873    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.873    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.556     1.500    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.486%)  route 0.307ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.307     1.955    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y4    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y5    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y5    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y9    L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.642ns (10.465%)  route 5.493ns (89.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         4.717    10.364    sm/D_states_q_reg[2]_0[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    11.264    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y8          FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                104.486    

Slack (MET) :             104.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.642ns (10.465%)  route 5.493ns (89.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         4.717    10.364    sm/D_states_q_reg[2]_0[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    11.264    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y8          FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                104.486    

Slack (MET) :             104.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.642ns (10.465%)  route 5.493ns (89.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         4.717    10.364    sm/D_states_q_reg[2]_0[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    11.264    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y8          FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                104.486    

Slack (MET) :             104.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.642ns (10.465%)  route 5.493ns (89.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X38Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         4.717    10.364    sm/D_states_q_reg[2]_0[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    11.264    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y8          FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                104.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.511     2.145    sm/D_states_q[6]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.190 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.477    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.511     2.145    sm/D_states_q[6]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.190 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.477    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.511     2.145    sm/D_states_q[6]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.190 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.477    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.905%)  route 0.798ns (81.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.511     2.145    sm/D_states_q[6]
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.190 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.477    fifo_reset_cond/AS[0]
    SLICE_X34Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.008    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.751ns  (logic 12.390ns (32.820%)  route 25.361ns (67.180%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 f  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.700    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.824 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.136    33.960    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I2_O)        0.152    34.112 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.103    39.215    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.972 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.972    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.747ns  (logic 12.394ns (32.833%)  route 25.354ns (67.167%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 f  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.700    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.824 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.134    33.958    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I2_O)        0.152    34.110 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.097    39.207    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.968 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.968    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.320ns  (logic 12.158ns (32.579%)  route 25.161ns (67.421%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.603    32.708    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.832 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.010    33.842    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I1_O)        0.124    33.966 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.020    38.987    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.540 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.540    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.255ns  (logic 12.161ns (32.641%)  route 25.095ns (67.359%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.603    32.708    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.832 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.005    33.837    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I1_O)        0.124    33.961 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.959    38.920    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.476 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.476    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.124ns  (logic 12.149ns (32.725%)  route 24.975ns (67.275%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 f  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.700    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.824 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.136    33.960    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    34.084 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.717    38.801    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.345 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.345    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.822ns  (logic 12.156ns (33.012%)  route 24.667ns (66.988%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 f  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.700    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.824 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.134    33.958    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I3_O)        0.124    34.082 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.410    38.492    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.043 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.043    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.613ns  (logic 12.385ns (33.828%)  route 24.227ns (66.172%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.983     7.660    L_reg/M_sm_timer[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.812 f  L_reg/L_24955ed9_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.109     8.920    L_reg/L_24955ed9_remainder0_carry_i_23__1_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  L_reg/L_24955ed9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819    10.065    L_reg/L_24955ed9_remainder0_carry_i_12__1_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.152    10.217 f  L_reg/L_24955ed9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.886    L_reg/L_24955ed9_remainder0_carry_i_20__1_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.360    11.246 r  L_reg/L_24955ed9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.194    L_reg/L_24955ed9_remainder0_carry_i_10__1_n_0
    SLICE_X46Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.520 r  L_reg/L_24955ed9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.520    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.053 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.053    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.272 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.747    14.019    L_reg/L_24955ed9_remainder0_3[4]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.321    14.340 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.995    15.335    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.332    15.667 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.654    16.321    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.150    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.151    17.622    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.354    17.976 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.705    L_reg/i__carry_i_19__3_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.352    19.057 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.740    19.796    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.122 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.445    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.965 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.965    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.082 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.082    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.397 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.824    22.222    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.529 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.817    23.346    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.470 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.146    24.616    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.740 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    25.583    L_reg/i__carry_i_13__3_0
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.148    25.731 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.685    26.417    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.328    26.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.579    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.731 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.544    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.876 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.426 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.426    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.540 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.540    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.853 r  timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.481    timerseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.787 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.050    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.174 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.982    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.106 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.603    32.708    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.832 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.005    33.837    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I1_O)        0.154    33.991 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.092    38.083    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.833 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.833    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.492ns  (logic 11.235ns (30.786%)  route 25.258ns (69.214%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=2 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.588     7.263    L_reg/M_sm_pac[12]
    SLICE_X52Y5          LUT2 (Prop_lut2_I0_O)        0.116     7.379 r  L_reg/L_24955ed9_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.268     8.647    L_reg/L_24955ed9_remainder0_carry_i_23_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.328     8.975 f  L_reg/L_24955ed9_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.291    10.266    L_reg/L_24955ed9_remainder0_carry_i_18_n_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.146    10.412 f  L_reg/L_24955ed9_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.129    11.541    L_reg/L_24955ed9_remainder0_carry_i_20_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.869 r  L_reg/L_24955ed9_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    12.677    L_reg/L_24955ed9_remainder0_carry_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.801 r  L_reg/L_24955ed9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.801    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.381 f  aseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.667    14.048    L_reg/L_24955ed9_remainder0[2]
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    14.374 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.487    15.861    L_reg/i__carry_i_13__0_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I1_O)        0.328    16.189 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.670    16.859    L_reg/i__carry_i_25__0_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I5_O)        0.124    16.983 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.105    18.088    L_reg/i__carry_i_22_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I3_O)        0.152    18.240 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.719    18.959    L_reg/i__carry_i_19_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.326    19.285 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.986    20.271    L_reg/i__carry__0_i_11_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.395 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.528    20.923    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X54Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.047 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.047    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.427 r  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.427    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.646 r  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.519    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2[0]
    SLICE_X55Y3          LUT5 (Prop_lut5_I2_O)        0.295    22.814 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.806    23.620    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.744 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.482    24.226    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.350 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.696    25.047    L_reg/i__carry_i_13_0
    SLICE_X58Y1          LUT5 (Prop_lut5_I0_O)        0.118    25.165 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.823    25.988    L_reg/i__carry_i_23_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.314 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.925    27.239    L_reg/i__carry_i_13_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.391 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.808    28.199    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.531 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.064 r  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.064    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.181 r  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.181    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.298 r  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.298    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.517 f  aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.870    30.387    aseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.295    30.682 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.596    31.278    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.750    32.152    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.276 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.263    32.539    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.663 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.213    33.876    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y4          LUT4 (Prop_lut4_I0_O)        0.152    34.028 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.907    37.934    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.712 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.712    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.271ns  (logic 12.406ns (34.205%)  route 23.864ns (65.795%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.041     7.715    L_reg/M_sm_pbc[3]
    SLICE_X58Y9          LUT5 (Prop_lut5_I2_O)        0.154     7.869 r  L_reg/L_24955ed9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.674     8.543    L_reg/L_24955ed9_remainder0_carry_i_27__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.327     8.870 f  L_reg/L_24955ed9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.880     9.750    L_reg/L_24955ed9_remainder0_carry_i_13__0_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I1_O)        0.119     9.869 f  L_reg/L_24955ed9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.552    L_reg/L_24955ed9_remainder0_carry_i_19__0_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I3_O)        0.360    10.912 r  L_reg/L_24955ed9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.783    L_reg/L_24955ed9_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_24955ed9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.109    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.659 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.659    bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.881 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.901    13.782    L_reg/L_24955ed9_remainder0_1[4]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.681    14.788    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.114 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.574    15.688    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.150    15.838 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.695    16.533    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I4_O)        0.358    16.891 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.840    17.731    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.352    18.083 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.962    19.046    L_reg/i__carry_i_11__1_n_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.372 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    19.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.949 f  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.832    21.781    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X64Y6          LUT5 (Prop_lut5_I4_O)        0.303    22.084 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.819    22.903    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.027 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.041    24.068    L_reg/i__carry_i_14__0_0
    SLICE_X65Y3          LUT3 (Prop_lut3_I0_O)        0.152    24.220 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    24.671    L_reg/i__carry_i_25__1_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    24.997 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.172    26.169    L_reg/i__carry_i_20__1_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.293 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.109    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.650    28.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.348    28.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.102 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.102    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.216    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.529 f  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.350    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y5          LUT6 (Prop_lut6_I0_O)        0.306    30.656 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.848    31.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.627 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.442    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    32.566 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.946    33.513    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.637 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.302    34.939    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.153    35.092 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.633    37.725    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.426 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.426    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.198ns  (logic 12.186ns (33.664%)  route 24.012ns (66.336%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.041     7.715    L_reg/M_sm_pbc[3]
    SLICE_X58Y9          LUT5 (Prop_lut5_I2_O)        0.154     7.869 r  L_reg/L_24955ed9_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.674     8.543    L_reg/L_24955ed9_remainder0_carry_i_27__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.327     8.870 f  L_reg/L_24955ed9_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.880     9.750    L_reg/L_24955ed9_remainder0_carry_i_13__0_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I1_O)        0.119     9.869 f  L_reg/L_24955ed9_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.552    L_reg/L_24955ed9_remainder0_carry_i_19__0_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I3_O)        0.360    10.912 r  L_reg/L_24955ed9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.783    L_reg/L_24955ed9_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_24955ed9_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.109    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.659 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.659    bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.881 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.901    13.782    L_reg/L_24955ed9_remainder0_1[4]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.325    14.107 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.681    14.788    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.114 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.574    15.688    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.150    15.838 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.695    16.533    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I4_O)        0.358    16.891 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.840    17.731    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.352    18.083 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.962    19.046    L_reg/i__carry_i_11__1_n_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.372 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    19.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.501 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.501    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.615 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.615    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.949 f  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.832    21.781    L_reg/L_24955ed9_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X64Y6          LUT5 (Prop_lut5_I4_O)        0.303    22.084 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.819    22.903    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.027 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.041    24.068    L_reg/i__carry_i_14__0_0
    SLICE_X65Y3          LUT3 (Prop_lut3_I0_O)        0.152    24.220 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    24.671    L_reg/i__carry_i_25__1_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    24.997 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.172    26.169    L_reg/i__carry_i_20__1_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.293 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.109    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.650    28.204    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.348    28.552 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.102 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.102    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.216    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.529 r  bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.821    30.350    bseg_driver/decimal_renderer/L_24955ed9_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y5          LUT6 (Prop_lut6_I0_O)        0.306    30.656 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.848    31.503    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.627 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    32.442    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    32.566 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.946    33.513    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.637 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.196    34.833    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.124    34.957 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.887    37.844    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.354 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.354    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.409ns (63.252%)  route 0.819ns (36.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.819     2.467    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.735 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.735    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.408ns (62.519%)  route 0.844ns (37.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.844     2.491    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.758 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.758    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.420ns (62.643%)  route 0.847ns (37.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.847     2.495    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.774 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.774    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.407ns (61.685%)  route 0.874ns (38.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.874     2.521    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.787 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.407ns (60.743%)  route 0.910ns (39.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.910     2.556    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.823 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.823    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.431ns (59.440%)  route 0.976ns (40.560%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.342     2.021    bseg_driver/ctr/S[1]
    SLICE_X65Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.701    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.946 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.946    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.433ns (59.427%)  route 0.978ns (40.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.344     2.023    bseg_driver/ctr/S[1]
    SLICE_X65Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.068 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.703    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.950 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.950    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.432ns (57.989%)  route 1.037ns (42.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.315     2.017    aseg_driver/ctr/S[1]
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.784    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.007 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.007    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.469ns (59.107%)  route 1.016ns (40.893%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.344     2.023    bseg_driver/ctr/S[1]
    SLICE_X65Y10         LUT2 (Prop_lut2_I0_O)        0.043     2.066 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.739    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.024 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.024    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.360ns (53.978%)  route 1.160ns (46.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           1.160     2.809    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.028 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.028    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 1.643ns (31.530%)  route 3.568ns (68.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.882    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.204     5.210    reset_cond/M_reset_cond_in
    SLICE_X46Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.474ns (30.875%)  route 3.299ns (69.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.299     4.773    butt_cond/sync/D[0]
    SLICE_X57Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.446     4.851    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.643ns (34.739%)  route 3.086ns (65.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.882    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.723     4.729    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.643ns (34.739%)  route 3.086ns (65.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.882    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.723     4.729    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.643ns (34.739%)  route 3.086ns (65.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.882    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.723     4.729    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.658ns (35.750%)  route 2.980ns (64.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.980     4.515    forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.639 r  forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.639    forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445     4.850    forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  forLoop_idx_0_2083340020[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.624ns (37.701%)  route 2.684ns (62.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.684     4.184    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.308    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.630ns (39.366%)  route 2.511ns (60.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.511     4.017    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.141 r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.141    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.639ns (41.033%)  route 2.355ns (58.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.355     3.869    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.993    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.640ns (41.083%)  route 2.352ns (58.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.352     3.868    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     3.992 r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.992    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.330ns (25.102%)  route 0.984ns (74.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.984     1.269    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.314 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.314    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.341ns (25.255%)  route 1.010ns (74.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.010     1.307    forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.352    forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.821     2.011    forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2083340020[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.329ns (23.748%)  route 1.055ns (76.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.055     1.339    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.384    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.822     2.012    forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_1146821156[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.327ns (23.314%)  route 1.076ns (76.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.076     1.358    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.403    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.821     2.011    forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1146821156[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.319ns (22.315%)  route 1.110ns (77.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.110     1.384    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.429 r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.429    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.822     2.012    forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.313ns (20.943%)  route 1.181ns (79.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.181     1.449    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.494 r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.494    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.822     2.012    forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_2083340020[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.242ns (15.112%)  route 1.357ns (84.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.357     1.599    butt_cond/sync/D[0]
    SLICE_X57Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.331ns (20.418%)  route 1.291ns (79.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.032     1.319    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.364 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.259     1.623    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.331ns (20.418%)  route 1.291ns (79.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.032     1.319    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.364 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.259     1.623    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.331ns (20.418%)  route 1.291ns (79.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.032     1.319    reset_cond/butt_reset_IBUF
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.364 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.259     1.623    reset_cond/M_reset_cond_in
    SLICE_X41Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





