======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /home/schultz/Documents/ARQIII_Works/ACTV_05_Sort/Synthesis/deliverables/470_MHz/WORST/BubbleSort.sdf.X
  Log file:              sdf.log
  Backannotation scope:  BubbleSort_tb/DUV
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         1:1:1
  Scale type:            FROM_MTM

Time units: 1ps

xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.DATA_PATH_ready_o_reg of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 377>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.DATA_PATH_ready_o_reg), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 378>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.DATA_PATH_ready_o_reg), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 379>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.DATA_PATH_data_valid_o_reg of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 422>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.DATA_PATH_data_valid_o_reg), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 423>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.DATA_PATH_data_valid_o_reg), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 424>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\CONTROL_PATH_CurrentState_reg[1]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 525>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3455|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\CONTROL_PATH_CurrentState_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 526>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3456|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\CONTROL_PATH_CurrentState_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 527>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-54.1) (81.5)) of instance BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[0]  of module DFFRX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 548>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3418|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 549>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3419|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 550>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[1]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 571>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3455|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 572>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3456|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 573>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 592>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 593>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 594>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 613>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 614>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 615>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 634>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 635>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 636>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 655>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 656>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 657>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 676>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 677>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 678>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 697>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 698>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 699>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 718>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 719>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 720>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 739>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 740>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 741>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 760>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 761>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 762>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 781>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 782>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 783>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 802>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 803>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 804>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 823>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 824>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 825>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 844>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 845>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 846>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 865>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 866>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 867>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 886>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 887>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 888>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 907>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 908>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 909>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 928>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 929>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 930>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 949>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 950>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 951>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 970>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 971>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 972>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 991>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 992>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 993>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1012>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1013>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1014>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1033>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1034>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1035>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1054>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1055>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1056>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1075>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1076>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1077>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1096>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1097>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1098>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1117>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1118>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1119>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1138>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1139>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1140>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1159>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1160>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1161>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1180>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1181>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1182>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1201>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1202>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1203>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1222>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1223>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1224>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1243>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1244>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_First_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1245>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1264>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1265>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1266>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1285>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1286>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1287>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1306>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1307>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1308>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1327>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1328>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1329>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1348>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1349>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1350>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-54.3) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[5]  of module DFFRHQX8 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1369>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3381|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1370>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1390>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1391>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1392>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-54.3) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[7]  of module DFFRHQX8 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1411>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3381|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1412>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1432>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1433>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1434>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1453>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1454>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1455>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1474>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1475>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1476>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1495>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1496>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1497>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-54.3) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[12]  of module DFFRHQX8 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1516>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3381|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1517>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-54.3) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[13]  of module DFFRHQX8 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1537>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3381|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1538>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1558>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1559>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1560>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1579>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1580>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1581>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1600>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1601>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1602>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1621>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1622>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1623>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1642>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1643>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1644>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1663>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1664>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1665>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1684>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1685>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1686>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1705>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1706>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1707>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1726>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1727>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1728>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1747>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1748>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1749>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1768>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1769>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1770>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1789>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1790>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1791>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1810>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1811>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1812>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1831>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1832>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1833>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1852>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1853>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1854>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1873>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1874>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1875>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1894>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1895>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1896>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1915>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1916>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_Last_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1917>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1936>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1937>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1938>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1957>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1958>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1959>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1978>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1979>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1980>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 1999>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2000>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2001>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2020>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2021>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2022>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2041>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2042>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2043>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2062>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2063>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2064>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2083>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2084>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2085>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2104>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2105>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2106>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2125>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2126>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2127>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2146>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2147>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2148>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2167>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2168>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2169>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2188>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2189>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2190>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2209>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2210>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2211>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2230>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2231>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2232>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2251>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2252>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2253>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2272>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2273>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2274>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2293>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2294>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2295>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2314>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2315>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2316>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2335>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2336>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2337>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2356>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2357>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2358>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2377>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2378>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2379>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2398>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2399>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2400>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2419>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2420>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2421>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2440>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2441>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2442>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2461>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2462>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2463>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2482>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2483>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2484>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2503>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2504>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2505>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2524>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2525>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2526>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2545>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2546>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2547>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2566>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2567>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2568>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2587>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2588>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_0_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2589>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2608>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2609>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2610>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2629>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2630>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2631>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2650>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2651>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2652>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2671>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2672>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2673>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2692>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2693>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2694>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2713>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2714>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2715>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2734>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2735>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2736>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2755>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2756>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2757>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2776>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2777>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2778>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2797>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2798>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2799>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2818>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2819>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2820>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2839>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2840>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2841>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2860>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2861>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2862>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2881>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2882>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2883>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2902>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2903>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2904>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2923>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2924>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2925>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2944>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2945>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2946>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2965>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2966>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2967>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2986>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2987>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 2988>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3007>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3008>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3009>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3028>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3029>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3030>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3049>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3050>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3051>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3070>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3071>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3072>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3091>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3092>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3093>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3112>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3113>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3114>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3133>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3134>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3135>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3154>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3155>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3156>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3175>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3176>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3177>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3196>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3197>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3198>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3217>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3218>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3219>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3238>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3239>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3240>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3259>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3260>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_1_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3261>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3280>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3281>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3282>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3301>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3302>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3303>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3322>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3323>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3324>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3343>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3344>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3345>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3364>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3365>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3366>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3385>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3386>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3387>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3406>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3407>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3408>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3427>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3428>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3429>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3448>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3449>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3450>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3469>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3470>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3471>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3490>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3491>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3492>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3511>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3512>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3513>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3532>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3533>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3534>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3553>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3554>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3555>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3574>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3575>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3576>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3595>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3596>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3597>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3616>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3617>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3618>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3637>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3638>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3639>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3658>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3659>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3660>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3679>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3680>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3681>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3700>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3701>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3702>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3721>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3722>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3723>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3742>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3743>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3744>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3763>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3764>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3765>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3784>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3785>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3786>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3805>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3806>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3807>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3826>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3827>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3828>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3847>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3848>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3849>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3868>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3869>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3870>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3889>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3890>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3891>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3910>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3911>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3912>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3931>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3932>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_2_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3933>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3952>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3953>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3954>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3973>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3974>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3975>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3994>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3995>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 3996>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4015>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4016>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4017>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4036>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4037>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4038>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4057>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4058>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4059>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4078>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4079>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4080>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4099>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4100>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4101>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4120>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4121>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4122>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4141>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4142>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4143>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4162>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4163>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4164>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4183>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4184>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4185>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4204>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4205>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4206>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4225>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4226>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4227>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4246>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4247>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4248>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4267>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4268>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4269>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4288>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4289>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4290>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4309>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4310>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4311>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4330>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4331>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4332>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4351>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4352>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4353>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4372>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4373>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4374>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4393>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4394>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4395>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4414>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4415>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4416>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4435>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4436>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4437>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4456>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4457>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4458>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4477>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4478>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4479>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4498>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4499>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4500>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4519>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4520>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4521>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4540>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4541>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4542>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4561>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4562>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4563>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4582>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4583>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4584>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4603>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4604>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_3_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4605>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4624>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4625>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4626>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4645>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4646>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4647>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4666>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4667>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4668>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4687>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4688>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4689>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4708>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4709>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4710>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4729>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4730>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4731>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4750>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4751>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4752>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4771>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4772>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4773>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4792>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4793>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4794>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4813>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4814>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4815>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4834>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4835>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4836>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4855>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4856>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4857>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4876>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4877>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4878>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4897>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4898>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4899>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4918>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4919>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4920>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4939>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4940>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4941>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4960>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4961>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4962>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4981>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4982>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 4983>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5002>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5003>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5004>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5023>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5024>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5025>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5044>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5045>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5046>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5065>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5066>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5067>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5086>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5087>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5088>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5107>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5108>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[23] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5109>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5128>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5129>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[24] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5130>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5149>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5150>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[25] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5151>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5170>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5171>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[26] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5172>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5191>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5192>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[27] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5193>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5212>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5213>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[28] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5214>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5233>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5234>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[29] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5235>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5254>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5255>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[30] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5256>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5275>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5276>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_4_s_reg[31] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5277>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5296>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5297>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[0] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5298>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5317>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5318>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[1] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5319>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5338>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5339>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[2] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5340>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5359>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5360>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[3] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5361>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5380>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5381>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[4] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5382>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5401>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5402>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[5] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5403>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5422>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5423>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[6] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5424>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5443>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5444>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[7] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5445>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5464>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5465>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[8] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5466>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5485>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5486>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[9] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5487>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5506>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5507>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[10] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5508>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5527>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5528>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[11] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5529>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5548>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5549>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[12] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5550>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5569>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5570>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[13] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5571>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5590>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5591>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[14] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5592>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5611>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5612>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[15] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5613>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5632>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5633>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[16] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5634>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5653>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5654>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[17] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5655>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5674>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5675>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[18] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5676>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5695>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5696>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[19] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5697>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5716>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5717>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[20] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5718>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5737>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5738>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[21] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5739>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5758>.
		$setuphold (posedge CK, posedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3285|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5759>.
		$setuphold (posedge CK, negedge D, 0, 0, notifier,,, delayed_CK, delayed_D);
		         |
xmelab: *W,SDFNGL (/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v,3286|11): Attempt to annotate negative timing check limit in instance (BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[22] ), yet -NONEG_TCHK was specified, setting to 0 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5760>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5779>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5800>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5821>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5842>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5863>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5884>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5905>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5926>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_5_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5947>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5968>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 5989>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6010>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6031>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6052>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6073>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6094>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6115>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6136>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6157>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6178>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6199>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6220>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6241>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6262>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6283>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6304>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6325>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6346>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6367>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6388>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6409>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6430>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6451>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6472>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6493>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6514>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6535>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6556>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6577>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6598>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_6_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6619>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[0]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6640>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[1]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6661>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6682>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6703>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[4]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6724>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[5]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6745>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[6]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6766>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[7]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6787>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[8]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6808>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[9]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6829>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[10]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6850>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[11]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6871>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[12]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6892>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[13]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6913>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[14]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6934>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[15]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6955>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[16]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6976>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[17]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 6997>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[18]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7018>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[19]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7039>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[20]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7060>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[21]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7081>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[22]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7102>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[23]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7123>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[24]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7144>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[25]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7165>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[26]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7186>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[27]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7207>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[28]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7228>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[29]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7249>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[30]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7270>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_7_s_reg[31]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7291>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-56.8) (86.4)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[5]  of module DFFRHQX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7312>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-56.8) (86.4)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[7]  of module DFFRHQX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7333>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-56.8) (86.4)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[21]  of module DFFRHQX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7354>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-56.8) (86.4)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[22]  of module DFFRHQX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7375>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-56.8) (86.4)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[23]  of module DFFRHQX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 7396>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\CONTROL_PATH_CurrentState_reg[0]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16065>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\CONTROL_PATH_CurrentState_reg[2]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16088>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[2]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16109>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-61.8) (91.3)) of instance BubbleSort_tb.DUV.\DATA_PATH_Counter_s_reg[3]  of module DFFRHQX1 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16130>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[0]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16153>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[1]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16176>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[2]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16199>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[3]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16222>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[4]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16245>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[6]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16268>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[8]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16291>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[9]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16314>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[10]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16337>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[11]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16360>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[12]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16383>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[13]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16406>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[14]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16429>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[15]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16452>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[16]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16475>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[17]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16498>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[18]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16521>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[19]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16544>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[20]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16567>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[24]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16590>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[25]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16613>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[26]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16636>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[27]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16659>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[28]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16682>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[29]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16705>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[30]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16728>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_8_s_reg[31]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16751>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[0]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16774>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[1]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16797>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[2]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16820>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[3]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16843>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[4]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16866>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[5]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16889>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[6]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16912>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[7]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16935>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[8]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16958>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[9]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 16981>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[10]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17004>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[11]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17027>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[12]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17050>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[13]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17073>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[14]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17096>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[15]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17119>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[16]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17142>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50.5) (81.6)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[17]  of module DFFRX2 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17165>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[18]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17188>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[19]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17211>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[20]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17234>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[21]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17257>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[22]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17280>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[23]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17303>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[24]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17326>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[25]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17349>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[26]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17372>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[27]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17395>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[28]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17418>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[29]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17441>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[30]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17464>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-50) (76.7)) of instance BubbleSort_tb.DUV.\DATA_PATH_SF_9_s_reg[31]  of module DFFRX4 <../deliverables/470_MHz/WORST/BubbleSort.sdf, line 17487>.
