Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: BCD_7SEG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BCD_7SEG.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BCD_7SEG"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : BCD_7SEG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Project\TestFPGA\TTimer_div2.vhd" into library work
Parsing entity <TTimer_div2>.
Parsing architecture <Behavioral> of entity <ttimer_div2>.
Parsing VHDL file "C:\Project\TestFPGA\TTimer_div1.vhd" into library work
Parsing entity <TTimer_div1>.
Parsing architecture <Behavioral> of entity <ttimer_div1>.
Parsing VHDL file "C:\Project\TestFPGA\TTimer_div.vhd" into library work
Parsing entity <TTimer_div>.
Parsing architecture <Behavioral> of entity <ttimer_div>.
Parsing VHDL file "C:\Project\TestFPGA\TTimer.vhd" into library work
Parsing entity <TTimer>.
Parsing architecture <Behavioral> of entity <ttimer>.
Parsing VHDL file "C:\Project\TestFPGA\Shiftbit.vhd" into library work
Parsing entity <Shiftbit>.
Parsing architecture <Behavioral> of entity <shiftbit>.
Parsing VHDL file "C:\Project\TestFPGA\demux.vhd" into library work
Parsing entity <demux>.
Parsing architecture <Behavioral> of entity <demux>.
Parsing VHDL file "C:\Project\TestFPGA\decorder2bit.vhd" into library work
Parsing entity <decoder2bit>.
Parsing architecture <Behavioral> of entity <decoder2bit>.
Parsing VHDL file "C:\Project\TestFPGA\counter2bit.vhd" into library work
Parsing entity <counter2bit>.
Parsing architecture <Behavioral> of entity <counter2bit>.
Parsing VHDL file "C:\Project\TestFPGA\BCD_7SEG.vhd" into library work
Parsing entity <BCD_7SEG>.
Parsing architecture <Behavioral> of entity <bcd_7seg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BCD_7SEG> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Project\TestFPGA\BCD_7SEG.vhd" Line 96: Using initial value '0' for res_var since it is never assigned

Elaborating entity <TTimer> (architecture <Behavioral>) from library <work>.

Elaborating entity <TTimer_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <TTimer_div1> (architecture <Behavioral>) from library <work>.

Elaborating entity <TTimer_div2> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter2bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder2bit> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Project\TestFPGA\decorder2bit.vhd" Line 53. Case statement is complete. others clause is never selected

Elaborating entity <Shiftbit> (architecture <Behavioral>) from library <work>.

Elaborating entity <demux> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Project\TestFPGA\demux.vhd" Line 46: getcommon should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BCD_7SEG>.
    Related source file is "C:\Project\TestFPGA\BCD_7SEG.vhd".
    Summary:
	no macro.
Unit <BCD_7SEG> synthesized.

Synthesizing Unit <TTimer>.
    Related source file is "C:\Project\TestFPGA\TTimer.vhd".
    Found 17-bit register for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Found 17-bit adder for signal <counter[16]_GND_4_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <TTimer> synthesized.

Synthesizing Unit <TTimer_div>.
    Related source file is "C:\Project\TestFPGA\TTimer_div.vhd".
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Found 4-bit adder for signal <counter[3]_GND_6_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <TTimer_div> synthesized.

Synthesizing Unit <TTimer_div1>.
    Related source file is "C:\Project\TestFPGA\TTimer_div1.vhd".
    Found 3-bit register for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Found 3-bit adder for signal <counter[2]_GND_8_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <TTimer_div1> synthesized.

Synthesizing Unit <TTimer_div2>.
    Related source file is "C:\Project\TestFPGA\TTimer_div2.vhd".
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Found 4-bit adder for signal <counter[3]_GND_10_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <TTimer_div2> synthesized.

Synthesizing Unit <counter2bit>.
    Related source file is "C:\Project\TestFPGA\counter2bit.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[0]_GND_14_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <counter2bit> synthesized.

Synthesizing Unit <decoder2bit>.
    Related source file is "C:\Project\TestFPGA\decorder2bit.vhd".
    Found 4x7-bit Read Only RAM for signal <decoder7Seg>
    Summary:
	inferred   1 RAM(s).
Unit <decoder2bit> synthesized.

Synthesizing Unit <Shiftbit>.
    Related source file is "C:\Project\TestFPGA\Shiftbit.vhd".
    Found 3-bit register for signal <shiftNow>.
    Found 8x3-bit Read Only RAM for signal <shiftNow[0]_GND_19_o_wide_mux_0_OUT>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <shiftNow> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
Unit <Shiftbit> synthesized.

Synthesizing Unit <demux>.
    Related source file is "C:\Project\TestFPGA\demux.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <demux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x7-bit single-port Read Only RAM                     : 3
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 1
 2-bit adder                                           : 3
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 12
 1-bit register                                        : 4
 17-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 2
 4-bit register                                        : 2
# Multiplexers                                         : 6
 7-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Shiftbit>.
INFO:Xst:3231 - The small RAM <Mram_shiftNow[0]_GND_19_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <shiftNow>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Shiftbit> synthesized (advanced).

Synthesizing (advanced) Unit <TTimer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <TTimer> synthesized (advanced).

Synthesizing (advanced) Unit <TTimer_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <TTimer_div> synthesized (advanced).

Synthesizing (advanced) Unit <TTimer_div1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <TTimer_div1> synthesized (advanced).

Synthesizing (advanced) Unit <TTimer_div2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <TTimer_div2> synthesized (advanced).

Synthesizing (advanced) Unit <counter2bit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter2bit> synthesized (advanced).

Synthesizing (advanced) Unit <decoder2bit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_decoder7Seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <getbinary>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <decoder7Seg>   |          |
    -----------------------------------------------------------------------
Unit <decoder2bit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x7-bit single-port distributed Read Only RAM         : 3
 8x3-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 17-bit up counter                                     : 1
 2-bit up counter                                      : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 6
 7-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <BCD_7SEG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BCD_7SEG, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BCD_7SEG.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 110
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 16
#      LUT2                        : 6
#      LUT3                        : 7
#      LUT4                        : 6
#      LUT5                        : 3
#      LUT6                        : 27
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 41
#      FD                          : 30
#      FDR                         : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  11440     0%  
 Number of Slice LUTs:                   75  out of   5720     1%  
    Number used as Logic:                75  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      34  out of     75    45%  
   Number with an unused LUT:             0  out of     75     0%  
   Number of fully used LUT-FF pairs:    41  out of     75    54%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/temporal                        | NONE(u6/shiftNow_0)    | 17    |
clk_t                              | BUFGP                  | 18    |
U22/temporal                       | NONE(U42/count_1)      | 2     |
U21/temporal                       | NONE(U41/count_1)      | 2     |
U2/temporal                        | NONE(U4/count_1)       | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.210ns (Maximum Frequency: 311.541MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.895ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/temporal'
  Clock period: 2.676ns (frequency: 373.678MHz)
  Total number of paths / destination ports: 90 / 28
-------------------------------------------------------------------------
Delay:               2.676ns (Levels of Logic = 1)
  Source:            U2/counter_2 (FF)
  Destination:       U2/counter_0 (FF)
  Source Clock:      U1/temporal rising
  Destination Clock: U1/temporal rising

  Data Path: U2/counter_2 to U2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.912  U2/counter_2 (U2/counter_2)
     LUT4:I1->O            4   0.205   0.683  U2/PWR_5_o_counter[3]_equal_1_o<3>1 (U2/PWR_5_o_counter[3]_equal_1_o)
     FDR:R                     0.430          U2/counter_0
    ----------------------------------------
    Total                      2.676ns (1.082ns logic, 1.594ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_t'
  Clock period: 3.210ns (frequency: 311.541MHz)
  Total number of paths / destination ports: 460 / 18
-------------------------------------------------------------------------
Delay:               3.210ns (Levels of Logic = 17)
  Source:            U1/counter_2 (FF)
  Destination:       U1/counter_16 (FF)
  Source Clock:      clk_t rising
  Destination Clock: clk_t rising

  Data Path: U1/counter_2 to U1/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.072  U1/counter_2 (U1/counter_2)
     LUT1:I0->O            1   0.205   0.000  U1/Mcount_counter_cy<2>_rt (U1/Mcount_counter_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  U1/Mcount_counter_cy<2> (U1/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<3> (U1/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<4> (U1/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<5> (U1/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<6> (U1/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<7> (U1/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<8> (U1/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<9> (U1/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<10> (U1/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<11> (U1/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<12> (U1/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<13> (U1/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_counter_cy<14> (U1/Mcount_counter_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mcount_counter_cy<15> (U1/Mcount_counter_cy<15>)
     XORCY:CI->O           1   0.180   0.580  U1/Mcount_counter_xor<16> (Result<16>)
     LUT6:I5->O            1   0.205   0.000  U1/counter_16_rstpot (U1/counter_16_rstpot)
     FD:D                      0.102          U1/counter_16
    ----------------------------------------
    Total                      3.210ns (1.558ns logic, 1.652ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U22/temporal'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            U42/count_1 (FF)
  Destination:       U42/count_1 (FF)
  Source Clock:      U22/temporal rising
  Destination Clock: U22/temporal rising

  Data Path: U42/count_1 to U42/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  U42/count_1 (U42/count_1)
     INV:I->O              1   0.206   0.579  U42/Mcount_count_xor<0>11_INV_0 (Result<0>4)
     FD:D                      0.102          U42/count_1
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U21/temporal'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            U41/count_1 (FF)
  Destination:       U41/count_1 (FF)
  Source Clock:      U21/temporal rising
  Destination Clock: U21/temporal rising

  Data Path: U41/count_1 to U41/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  U41/count_1 (U41/count_1)
     INV:I->O              1   0.206   0.579  U41/Mcount_count_xor<0>11_INV_0 (Result<0>5)
     FD:D                      0.102          U41/count_1
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/temporal'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            U4/count_1 (FF)
  Destination:       U4/count_1 (FF)
  Source Clock:      U2/temporal rising
  Destination Clock: U2/temporal rising

  Data Path: U4/count_1 to U4/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  U4/count_1 (U4/count_1)
     INV:I->O              1   0.206   0.579  U4/Mcount_count_xor<0>11_INV_0 (Result<0>6)
     FD:D                      0.102          U4/count_1
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/temporal'
  Total number of paths / destination ports: 29 / 9
-------------------------------------------------------------------------
Offset:              5.895ns (Levels of Logic = 3)
  Source:            u6/shiftNow_0 (FF)
  Destination:       Seven_Segment<3> (PAD)
  Source Clock:      U1/temporal rising

  Data Path: u6/shiftNow_0 to Seven_Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.273  u6/shiftNow_0 (u6/shiftNow_0)
     LUT6:I0->O            1   0.203   0.580  Seven_Segment<3>11 (Seven_Segment<3>1)
     LUT6:I5->O            2   0.205   0.616  Seven_Segment<3>12 (Seven_Segment_3_OBUF)
     OBUF:I->O                 2.571          Seven_Segment_3_OBUF (Seven_Segment<3>)
    ----------------------------------------
    Total                      5.895ns (3.426ns logic, 2.469ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U21/temporal'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 2)
  Source:            U41/count_0 (FF)
  Destination:       Seven_Segment<3> (PAD)
  Source Clock:      U21/temporal rising

  Data Path: U41/count_0 to Seven_Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.943  U41/count_0 (U41/count_0)
     LUT6:I3->O            2   0.205   0.616  Seven_Segment<3>12 (Seven_Segment_3_OBUF)
     OBUF:I->O                 2.571          Seven_Segment_3_OBUF (Seven_Segment<3>)
    ----------------------------------------
    Total                      4.782ns (3.223ns logic, 1.559ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U22/temporal'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              5.673ns (Levels of Logic = 3)
  Source:            U42/count_1 (FF)
  Destination:       Seven_Segment<5> (PAD)
  Source Clock:      U22/temporal rising

  Data Path: U42/count_1 to Seven_Segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  U42/count_1 (U42/count_1)
     LUT6:I1->O            1   0.203   0.580  Seven_Segment<5>1 (Seven_Segment<5>1)
     LUT6:I5->O            1   0.205   0.579  Seven_Segment<5>2 (Seven_Segment_5_OBUF)
     OBUF:I->O                 2.571          Seven_Segment_5_OBUF (Seven_Segment<5>)
    ----------------------------------------
    Total                      5.673ns (3.426ns logic, 2.247ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/temporal'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              5.441ns (Levels of Logic = 3)
  Source:            U4/count_0 (FF)
  Destination:       Seven_Segment<3> (PAD)
  Source Clock:      U2/temporal rising

  Data Path: U4/count_0 to Seven_Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.819  U4/count_0 (U4/count_0)
     LUT6:I4->O            1   0.203   0.580  Seven_Segment<3>11 (Seven_Segment<3>1)
     LUT6:I5->O            2   0.205   0.616  Seven_Segment<3>12 (Seven_Segment_3_OBUF)
     OBUF:I->O                 2.571          Seven_Segment_3_OBUF (Seven_Segment<3>)
    ----------------------------------------
    Total                      5.441ns (3.426ns logic, 2.015ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/temporal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/temporal    |    2.676|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/temporal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U2/temporal    |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U21/temporal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U21/temporal   |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U22/temporal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U22/temporal   |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_t
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_t          |    3.210|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.88 secs
 
--> 

Total memory usage is 260536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

