# compile vhdl design source files
vhdl xil_defaultlib  \
"C:/Users/Krzys/Desktop/fgfdg/display.vhd" \
"C:/Users/Krzys/Desktop/fgfdg/main.vhd" \
"C:/Users/Krzys/Downloads/sim.vhd" \

# Do not sort compile order
nosort
