

================================================================
== Vitis HLS Report for 'compute_q_matmul_k'
================================================================
* Date:           Wed Jul 31 17:05:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   102241|   102241|  1.022 ms|  1.022 ms|  102179|  102179|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                            |                         |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |read_x_U0                   |read_x                   |     3107|     3107|  31.070 us|  31.070 us|    3107|    3107|       no|
        |read_k_v_U0                 |read_k_v                 |   102178|   102178|   1.022 ms|   1.022 ms|  102178|  102178|       no|
        |compute_q_matmul_k_5_U0     |compute_q_matmul_k_5     |   102174|   102174|   1.022 ms|   1.022 ms|  102174|  102174|       no|
        |finalize_attn_U0            |finalize_attn            |    17087|    17087|   0.171 ms|   0.171 ms|   17087|   17087|       no|
        |entry_proc_U0               |entry_proc               |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |write_attn_U0               |write_attn               |    17038|    17038|   0.170 ms|   0.170 ms|   17038|   17038|       no|
        |write_attn_softmax_info_U0  |write_attn_softmax_info  |      140|      140|   1.400 us|   1.400 us|     140|     140|       no|
        +----------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|     693|     467|    -|
|Instance         |       15|   176|   28878|   22512|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|   176|   29575|   23041|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    14|      12|      19|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |compute_q_matmul_k_5_U0     |compute_q_matmul_k_5     |        0|  104|   3770|   4694|    0|
    |entry_proc_U0               |entry_proc               |        0|    0|      3|     38|    0|
    |finalize_attn_U0            |finalize_attn            |       15|   72|  23499|  15305|    0|
    |read_k_v_U0                 |read_k_v                 |        0|    0|    441|    281|    0|
    |read_x_U0                   |read_x                   |        0|    0|    344|    306|    0|
    |write_attn_U0               |write_attn               |        0|    0|    481|   1553|    0|
    |write_attn_softmax_info_U0  |write_attn_softmax_info  |        0|    0|    340|    335|    0|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+
    |Total                       |                         |       15|  176|  28878|  22512|    0|
    +----------------------------+-------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |attn_c_U                    |        0|  99|   0|    -|     5|   64|      320|
    |attn_softmax_info_c_U       |        0|  99|   0|    -|     5|   64|      320|
    |attn_softmax_info_stream_U  |        0|  99|   0|    -|     2|  256|      512|
    |attn_stream_U               |        0|  99|   0|    -|     2|  128|      256|
    |k_stream_U                  |        0|  99|   0|    -|     2|  256|      512|
    |q_stream_U                  |        0|  99|   0|    -|     2|  256|      512|
    |qxk_stream_U                |        0|  99|   0|    -|     2|  512|     1024|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                       |        0| 693|   0|    0|    20| 1536|     3456|
    +----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |compute_q_matmul_k_5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n                |       and|   0|  0|   2|           1|           1|
    |read_k_v_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |read_x_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_compute_q_matmul_k_5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_k_v_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_x_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  26|          13|          13|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_compute_q_matmul_k_5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_read_k_v_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_read_x_U0_ap_ready                |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    4|          8|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_compute_q_matmul_k_5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_read_k_v_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_read_x_U0_ap_ready                |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  4|   0|    4|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|m_axi_inout2_AWVALID      |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWREADY      |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWADDR       |  out|   64|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWID         |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWLEN        |  out|   32|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWSIZE       |  out|    3|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWBURST      |  out|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWLOCK       |  out|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWCACHE      |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWPROT       |  out|    3|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWQOS        |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWREGION     |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_AWUSER       |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_WVALID       |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_WREADY       |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_WDATA        |  out|  256|       m_axi|              inout2|       pointer|
|m_axi_inout2_WSTRB        |  out|   32|       m_axi|              inout2|       pointer|
|m_axi_inout2_WLAST        |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_WID          |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_WUSER        |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARVALID      |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARREADY      |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARADDR       |  out|   64|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARID         |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARLEN        |  out|   32|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARSIZE       |  out|    3|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARBURST      |  out|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARLOCK       |  out|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARCACHE      |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARPROT       |  out|    3|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARQOS        |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARREGION     |  out|    4|       m_axi|              inout2|       pointer|
|m_axi_inout2_ARUSER       |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RVALID       |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RREADY       |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RDATA        |   in|  256|       m_axi|              inout2|       pointer|
|m_axi_inout2_RLAST        |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RID          |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RFIFONUM     |   in|    9|       m_axi|              inout2|       pointer|
|m_axi_inout2_RUSER        |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_RRESP        |   in|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_BVALID       |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_BREADY       |  out|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_BRESP        |   in|    2|       m_axi|              inout2|       pointer|
|m_axi_inout2_BID          |   in|    1|       m_axi|              inout2|       pointer|
|m_axi_inout2_BUSER        |   in|    1|       m_axi|              inout2|       pointer|
|q                         |   in|   64|     ap_none|                   q|        scalar|
|q_ap_vld                  |   in|    1|     ap_none|                   q|        scalar|
|m_axi_inout3_AWVALID      |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWREADY      |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWADDR       |  out|   64|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWID         |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWLEN        |  out|   32|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWSIZE       |  out|    3|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWBURST      |  out|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWLOCK       |  out|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWCACHE      |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWPROT       |  out|    3|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWQOS        |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWREGION     |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_AWUSER       |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_WVALID       |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_WREADY       |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_WDATA        |  out|  256|       m_axi|              inout3|       pointer|
|m_axi_inout3_WSTRB        |  out|   32|       m_axi|              inout3|       pointer|
|m_axi_inout3_WLAST        |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_WID          |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_WUSER        |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARVALID      |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARREADY      |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARADDR       |  out|   64|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARID         |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARLEN        |  out|   32|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARSIZE       |  out|    3|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARBURST      |  out|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARLOCK       |  out|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARCACHE      |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARPROT       |  out|    3|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARQOS        |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARREGION     |  out|    4|       m_axi|              inout3|       pointer|
|m_axi_inout3_ARUSER       |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RVALID       |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RREADY       |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RDATA        |   in|  256|       m_axi|              inout3|       pointer|
|m_axi_inout3_RLAST        |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RID          |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RFIFONUM     |   in|    9|       m_axi|              inout3|       pointer|
|m_axi_inout3_RUSER        |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_RRESP        |   in|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_BVALID       |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_BREADY       |  out|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_BRESP        |   in|    2|       m_axi|              inout3|       pointer|
|m_axi_inout3_BID          |   in|    1|       m_axi|              inout3|       pointer|
|m_axi_inout3_BUSER        |   in|    1|       m_axi|              inout3|       pointer|
|k                         |   in|   64|     ap_none|                   k|        scalar|
|k_ap_vld                  |   in|    1|     ap_none|                   k|        scalar|
|m_axi_inout1_AWVALID      |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWREADY      |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWADDR       |  out|   64|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWID         |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWLEN        |  out|   32|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWSIZE       |  out|    3|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWBURST      |  out|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWLOCK       |  out|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWCACHE      |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWPROT       |  out|    3|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWQOS        |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWREGION     |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_AWUSER       |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_WVALID       |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_WREADY       |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_WDATA        |  out|  256|       m_axi|              inout1|       pointer|
|m_axi_inout1_WSTRB        |  out|   32|       m_axi|              inout1|       pointer|
|m_axi_inout1_WLAST        |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_WID          |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_WUSER        |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARVALID      |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARREADY      |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARADDR       |  out|   64|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARID         |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARLEN        |  out|   32|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARSIZE       |  out|    3|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARBURST      |  out|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARLOCK       |  out|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARCACHE      |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARPROT       |  out|    3|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARQOS        |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARREGION     |  out|    4|       m_axi|              inout1|       pointer|
|m_axi_inout1_ARUSER       |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RVALID       |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RREADY       |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RDATA        |   in|  256|       m_axi|              inout1|       pointer|
|m_axi_inout1_RLAST        |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RID          |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RFIFONUM     |   in|    9|       m_axi|              inout1|       pointer|
|m_axi_inout1_RUSER        |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_RRESP        |   in|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_BVALID       |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_BREADY       |  out|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_BRESP        |   in|    2|       m_axi|              inout1|       pointer|
|m_axi_inout1_BID          |   in|    1|       m_axi|              inout1|       pointer|
|m_axi_inout1_BUSER        |   in|    1|       m_axi|              inout1|       pointer|
|attn                      |   in|   64|     ap_none|                attn|        scalar|
|attn_ap_vld               |   in|    1|     ap_none|                attn|        scalar|
|m_axi_inout4_AWVALID      |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWREADY      |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWADDR       |  out|   64|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWID         |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWLEN        |  out|   32|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWSIZE       |  out|    3|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWBURST      |  out|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWLOCK       |  out|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWCACHE      |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWPROT       |  out|    3|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWQOS        |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWREGION     |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_AWUSER       |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_WVALID       |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_WREADY       |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_WDATA        |  out|  256|       m_axi|              inout4|       pointer|
|m_axi_inout4_WSTRB        |  out|   32|       m_axi|              inout4|       pointer|
|m_axi_inout4_WLAST        |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_WID          |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_WUSER        |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARVALID      |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARREADY      |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARADDR       |  out|   64|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARID         |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARLEN        |  out|   32|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARSIZE       |  out|    3|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARBURST      |  out|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARLOCK       |  out|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARCACHE      |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARPROT       |  out|    3|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARQOS        |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARREGION     |  out|    4|       m_axi|              inout4|       pointer|
|m_axi_inout4_ARUSER       |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RVALID       |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RREADY       |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RDATA        |   in|  256|       m_axi|              inout4|       pointer|
|m_axi_inout4_RLAST        |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RID          |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RFIFONUM     |   in|    9|       m_axi|              inout4|       pointer|
|m_axi_inout4_RUSER        |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_RRESP        |   in|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_BVALID       |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_BREADY       |  out|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_BRESP        |   in|    2|       m_axi|              inout4|       pointer|
|m_axi_inout4_BID          |   in|    1|       m_axi|              inout4|       pointer|
|m_axi_inout4_BUSER        |   in|    1|       m_axi|              inout4|       pointer|
|attn_softmax_info         |   in|   64|     ap_none|   attn_softmax_info|        scalar|
|attn_softmax_info_ap_vld  |   in|    1|     ap_none|   attn_softmax_info|        scalar|
|attn_scale_V              |   in|   20|     ap_none|        attn_scale_V|       pointer|
|attn_scale_V_ap_vld       |   in|    1|     ap_none|        attn_scale_V|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  compute_q_matmul_k|  return value|
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %k" [Deit_cpp/src/attention.cpp:293]   --->   Operation 9 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%q_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %q" [Deit_cpp/src/attention.cpp:293]   --->   Operation 10 'read' 'q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%attn_softmax_info_c = alloca i64 1" [Deit_cpp/src/attention.cpp:293]   --->   Operation 11 'alloca' 'attn_softmax_info_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%attn_c = alloca i64 1" [Deit_cpp/src/attention.cpp:293]   --->   Operation 12 'alloca' 'attn_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_stream = alloca i64 1"   --->   Operation 13 'alloca' 'q_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_stream = alloca i64 1"   --->   Operation 14 'alloca' 'k_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qxk_stream = alloca i64 1"   --->   Operation 15 'alloca' 'qxk_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%attn_stream = alloca i64 1"   --->   Operation 16 'alloca' 'attn_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%attn_softmax_info_stream = alloca i64 1"   --->   Operation 17 'alloca' 'attn_softmax_info_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 18 [2/2] (7.30ns)   --->   "%call_ln301 = call void @read_x, i256 %q_stream, i256 %inout2, i64 %q_read" [Deit_cpp/src/attention.cpp:301]   --->   Operation 18 'call' 'call_ln301' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln302 = call void @read_k_v, i256 %k_stream, i256 %inout3, i64 %k_read" [Deit_cpp/src/attention.cpp:302]   --->   Operation 19 'call' 'call_ln302' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln301 = call void @read_x, i256 %q_stream, i256 %inout2, i64 %q_read" [Deit_cpp/src/attention.cpp:301]   --->   Operation 20 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln302 = call void @read_k_v, i256 %k_stream, i256 %inout3, i64 %k_read" [Deit_cpp/src/attention.cpp:302]   --->   Operation 21 'call' 'call_ln302' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln303 = call void @compute_q_matmul_k.5, i512 %qxk_stream, i256 %q_stream, i256 %k_stream, i20 %attn_scale_V" [Deit_cpp/src/attention.cpp:303]   --->   Operation 22 'call' 'call_ln303' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln303 = call void @compute_q_matmul_k.5, i512 %qxk_stream, i256 %q_stream, i256 %k_stream, i20 %attn_scale_V" [Deit_cpp/src/attention.cpp:303]   --->   Operation 23 'call' 'call_ln303' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln304 = call void @finalize_attn, i512 %qxk_stream, i128 %attn_stream, i256 %attn_softmax_info_stream, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/attention.cpp:304]   --->   Operation 24 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%attn_softmax_info_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn_softmax_info" [Deit_cpp/src/attention.cpp:293]   --->   Operation 25 'read' 'attn_softmax_info_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn" [Deit_cpp/src/attention.cpp:293]   --->   Operation 26 'read' 'attn_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (1.86ns)   --->   "%call_ln293 = call void @entry_proc, i64 %attn_read, i64 %attn_c, i64 %attn_softmax_info_read, i64 %attn_softmax_info_c" [Deit_cpp/src/attention.cpp:293]   --->   Operation 27 'call' 'call_ln293' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln304 = call void @finalize_attn, i512 %qxk_stream, i128 %attn_stream, i256 %attn_softmax_info_stream, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/attention.cpp:304]   --->   Operation 28 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln305 = call void @write_attn, i128 %attn_stream, i256 %inout1, i64 %attn_c" [Deit_cpp/src/attention.cpp:305]   --->   Operation 29 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln306 = call void @write_attn_softmax_info, i256 %attn_softmax_info_stream, i256 %inout4, i64 %attn_softmax_info_c" [Deit_cpp/src/attention.cpp:306]   --->   Operation 30 'call' 'call_ln306' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @attn_softmax_info_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %attn_softmax_info_c, i64 %attn_softmax_info_c" [Deit_cpp/src/attention.cpp:293]   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln293 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/attention.cpp:293]   --->   Operation 32 'specinterface' 'specinterface_ln293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %attn_c, i64 %attn_c" [Deit_cpp/src/attention.cpp:293]   --->   Operation 33 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln293 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/attention.cpp:293]   --->   Operation 34 'specinterface' 'specinterface_ln293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln293 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:293]   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @q_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %q_stream, i256 %q_stream"   --->   Operation 40 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %q_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @k_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %k_stream, i256 %k_stream"   --->   Operation 42 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %k_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @qxk_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %qxk_stream, i512 %qxk_stream"   --->   Operation 44 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %attn_stream, i128 %attn_stream"   --->   Operation 46 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_softmax_info_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %attn_softmax_info_stream, i256 %attn_softmax_info_stream"   --->   Operation 48 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln305 = call void @write_attn, i128 %attn_stream, i256 %inout1, i64 %attn_c" [Deit_cpp/src/attention.cpp:305]   --->   Operation 50 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln306 = call void @write_attn_softmax_info, i256 %attn_softmax_info_stream, i256 %inout4, i64 %attn_softmax_info_c" [Deit_cpp/src/attention.cpp:306]   --->   Operation 51 'call' 'call_ln306' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln307 = ret" [Deit_cpp/src/attention.cpp:307]   --->   Operation 52 'ret' 'ret_ln307' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn_softmax_info]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_scale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                     (read                ) [ 001000000]
q_read                     (read                ) [ 001000000]
attn_softmax_info_c        (alloca              ) [ 001111111]
attn_c                     (alloca              ) [ 001111111]
q_stream                   (alloca              ) [ 011111111]
k_stream                   (alloca              ) [ 011111111]
qxk_stream                 (alloca              ) [ 001111111]
attn_stream                (alloca              ) [ 001111111]
attn_softmax_info_stream   (alloca              ) [ 001111111]
call_ln301                 (call                ) [ 000000000]
call_ln302                 (call                ) [ 000000000]
call_ln303                 (call                ) [ 000000000]
attn_softmax_info_read     (read                ) [ 000000000]
attn_read                  (read                ) [ 000000000]
call_ln293                 (call                ) [ 000000000]
call_ln304                 (call                ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln293        (specinterface       ) [ 000000000]
empty_207                  (specchannel         ) [ 000000000]
specinterface_ln293        (specinterface       ) [ 000000000]
specdataflowpipeline_ln293 (specdataflowpipeline) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_208                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_209                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_210                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_211                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_212                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
call_ln305                 (call                ) [ 000000000]
call_ln306                 (call                ) [ 000000000]
ret_ln307                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inout1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="attn">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inout4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="attn_softmax_info">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="attn_scale_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_scale_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_x"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_k_v"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_q_matmul_k.5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finalize_attn"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_attn"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_attn_softmax_info"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_stream_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qxk_stream_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_stream_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info_stream_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="attn_softmax_info_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_softmax_info_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="attn_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="q_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_stream_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_stream/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="qxk_stream_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qxk_stream/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="attn_stream_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_stream/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="attn_softmax_info_stream_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_softmax_info_stream/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="q_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="attn_softmax_info_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_softmax_info_read/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="attn_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_read/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_x_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="256" slack="0"/>
<pin id="155" dir="0" index="2" bw="256" slack="0"/>
<pin id="156" dir="0" index="3" bw="64" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_read_k_v_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="256" slack="0"/>
<pin id="164" dir="0" index="2" bw="256" slack="0"/>
<pin id="165" dir="0" index="3" bw="64" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln302/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_compute_q_matmul_k_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="512" slack="2"/>
<pin id="173" dir="0" index="2" bw="256" slack="2"/>
<pin id="174" dir="0" index="3" bw="256" slack="2"/>
<pin id="175" dir="0" index="4" bw="20" slack="0"/>
<pin id="176" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln303/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_finalize_attn_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="4"/>
<pin id="182" dir="0" index="2" bw="128" slack="4"/>
<pin id="183" dir="0" index="3" bw="256" slack="4"/>
<pin id="184" dir="0" index="4" bw="6" slack="0"/>
<pin id="185" dir="0" index="5" bw="7" slack="0"/>
<pin id="186" dir="0" index="6" bw="8" slack="0"/>
<pin id="187" dir="0" index="7" bw="32" slack="0"/>
<pin id="188" dir="0" index="8" bw="46" slack="0"/>
<pin id="189" dir="0" index="9" bw="50" slack="0"/>
<pin id="190" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln304/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="call_ln293_entry_proc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="5"/>
<pin id="202" dir="0" index="3" bw="64" slack="0"/>
<pin id="203" dir="0" index="4" bw="64" slack="5"/>
<pin id="204" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln293/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_attn_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="128" slack="6"/>
<pin id="211" dir="0" index="2" bw="256" slack="0"/>
<pin id="212" dir="0" index="3" bw="64" slack="6"/>
<pin id="213" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln305/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_write_attn_softmax_info_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="256" slack="6"/>
<pin id="219" dir="0" index="2" bw="256" slack="0"/>
<pin id="220" dir="0" index="3" bw="64" slack="6"/>
<pin id="221" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln306/7 "/>
</bind>
</comp>

<comp id="224" class="1005" name="k_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="q_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="attn_softmax_info_c_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="5"/>
<pin id="236" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="attn_softmax_info_c "/>
</bind>
</comp>

<comp id="240" class="1005" name="attn_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="5"/>
<pin id="242" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="attn_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="q_stream_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="0"/>
<pin id="248" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="q_stream "/>
</bind>
</comp>

<comp id="252" class="1005" name="k_stream_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="256" slack="0"/>
<pin id="254" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="k_stream "/>
</bind>
</comp>

<comp id="258" class="1005" name="qxk_stream_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="2"/>
<pin id="260" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="qxk_stream "/>
</bind>
</comp>

<comp id="264" class="1005" name="attn_stream_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="4"/>
<pin id="266" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="attn_stream "/>
</bind>
</comp>

<comp id="270" class="1005" name="attn_softmax_info_stream_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="256" slack="4"/>
<pin id="272" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="attn_softmax_info_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="128" pin="2"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="179" pin=6"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="179" pin=7"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="179" pin=8"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="179" pin=9"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="146" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="140" pin="2"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="128" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="232"><net_src comp="134" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="237"><net_src comp="100" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="243"><net_src comp="104" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="249"><net_src comp="108" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="255"><net_src comp="112" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="261"><net_src comp="116" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="267"><net_src comp="120" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="273"><net_src comp="124" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {}
	Port: inout3 | {}
	Port: inout1 | {7 8 }
	Port: inout4 | {7 8 }
	Port: attn_scale_V | {}
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_lsb_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: compute_q_matmul_k : inout2 | {1 2 }
	Port: compute_q_matmul_k : q | {1 }
	Port: compute_q_matmul_k : inout3 | {1 2 }
	Port: compute_q_matmul_k : k | {1 }
	Port: compute_q_matmul_k : inout1 | {}
	Port: compute_q_matmul_k : attn | {6 }
	Port: compute_q_matmul_k : inout4 | {}
	Port: compute_q_matmul_k : attn_softmax_info | {6 }
	Port: compute_q_matmul_k : attn_scale_V | {3 4 }
	Port: compute_q_matmul_k : f_x_msb_4_h_table_V | {5 6 }
	Port: compute_q_matmul_k : f_x_msb_4_l_table_V | {5 6 }
	Port: compute_q_matmul_k : f_x_lsb_table_V | {5 6 }
	Port: compute_q_matmul_k : f_x_msb_3_table_V | {5 6 }
	Port: compute_q_matmul_k : f_x_msb_2_table_V | {5 6 }
	Port: compute_q_matmul_k : exp_x_msb_1_table_V | {5 6 }
  - Chain level:
	State 1
		call_ln301 : 1
		call_ln302 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_read_x_fu_152         |    0    |    0    |  0.427  |   648   |    40   |    0    |
|          |         grp_read_k_v_fu_161        |    0    |    0    |    0    |   552   |   123   |    0    |
|          |   grp_compute_q_matmul_k_5_fu_170  |    0    |   104   |  13.664 |   3845  |   4758  |    0    |
|   call   |      grp_finalize_attn_fu_179      |    0    |    72   |  12.957 |  16714  |  14094  |    0    |
|          |    call_ln293_entry_proc_fu_198    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        grp_write_attn_fu_208       |    0    |    0    |  0.854  |   786   |   797   |    0    |
|          | grp_write_attn_softmax_info_fu_216 |    0    |    0    |  0.854  |   900   |    35   |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         k_read_read_fu_128         |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |         q_read_read_fu_134         |    0    |    0    |    0    |    0    |    0    |    0    |
|          | attn_softmax_info_read_read_fu_140 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        attn_read_read_fu_146       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                    |    0    |   176   |  28.756 |  23445  |  19847  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         attn_c_reg_240         |   64   |
|   attn_softmax_info_c_reg_234  |   64   |
|attn_softmax_info_stream_reg_270|   256  |
|       attn_stream_reg_264      |   128  |
|         k_read_reg_224         |   64   |
|        k_stream_reg_252        |   256  |
|         q_read_reg_229         |   64   |
|        q_stream_reg_246        |   256  |
|       qxk_stream_reg_258       |   512  |
+--------------------------------+--------+
|              Total             |  1664  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_read_x_fu_152  |  p3  |   2  |  64  |   128  ||    9    |
| grp_read_k_v_fu_161 |  p3  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   256  ||  0.854  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   176  |   28   |  23445 |  19847 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |  1664  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   176  |   29   |  25109 |  19865 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
