{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "signed_cmult": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "tests/designs/verilog/handcrafted/signed_cmult.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ar": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "ai": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "br": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "bi": {
          "direction": "input",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "pr": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "pi": {
          "direction": "output",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
        }
      },
      "cells": {
        "$add$tests/designs/verilog/handcrafted/signed_cmult.v:10$6": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "Y": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:10$4": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 16,
            "B_SIGNED": 1,
            "B_WIDTH": 16,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
            "B": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Y": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:10$5": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 16,
            "B_SIGNED": 1,
            "B_WIDTH": 16,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
            "Y": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ]
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:9$1": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 16,
            "B_SIGNED": 1,
            "B_WIDTH": 16,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
            "B": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
            "Y": [ 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ]
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:9$2": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 16,
            "B_SIGNED": 1,
            "B_WIDTH": 16,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Y": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ]
          }
        },
        "$procdff$10": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
            "Q": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$procdff$11": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ],
            "Q": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
            "Q": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ]
          }
        },
        "$procdff$9": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
            "Q": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ]
          }
        },
        "$sub$tests/designs/verilog/handcrafted/signed_cmult.v:9$3": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 32,
            "B_SIGNED": 1,
            "B_WIDTH": 32,
            "Y_WIDTH": 32
          },
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
            "B": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ],
            "Y": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ]
          }
        }
      },
      "netnames": {
        "$0\\pi_reg0[31:0]": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          }
        },
        "$0\\pi_reg1[31:0]": {
          "hide_name": 1,
          "bits": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          }
        },
        "$0\\pr_reg0[31:0]": {
          "hide_name": 1,
          "bits": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          }
        },
        "$0\\pr_reg1[31:0]": {
          "hide_name": 1,
          "bits": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:14"
          }
        },
        "$add$tests/designs/verilog/handcrafted/signed_cmult.v:10$6_Y": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:10$4_Y": {
          "hide_name": 1,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:10$5_Y": {
          "hide_name": 1,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:10"
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:9$1_Y": {
          "hide_name": 1,
          "bits": [ 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          }
        },
        "$mul$tests/designs/verilog/handcrafted/signed_cmult.v:9$2_Y": {
          "hide_name": 1,
          "bits": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          }
        },
        "$sub$tests/designs/verilog/handcrafted/signed_cmult.v:9$3_Y": {
          "hide_name": 1,
          "bits": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:9"
          }
        },
        "ai": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:3"
          }
        },
        "ar": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:3"
          }
        },
        "bi": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:4"
          }
        },
        "br": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:4"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:2"
          }
        },
        "pi": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:5"
          }
        },
        "pi_reg0": {
          "hide_name": 0,
          "bits": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:12"
          }
        },
        "pi_reg1": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:12"
          }
        },
        "pi_tmp": {
          "hide_name": 0,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:8"
          }
        },
        "pr": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:5"
          }
        },
        "pr_reg0": {
          "hide_name": 0,
          "bits": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:12"
          }
        },
        "pr_reg1": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:12"
          }
        },
        "pr_tmp": {
          "hide_name": 0,
          "bits": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "src": "tests/designs/verilog/handcrafted/signed_cmult.v:8"
          }
        }
      }
    }
  }
}
