/********************************************************************************
 * Copyright (C) 2017 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:35 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_ASP_EPKT_CORE_H__
#define BCHP_ASP_EPKT_CORE_H__

/***************************************************************************
 *ASP_EPKT_CORE - EPKT Core Registers
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC   0x01844000 /* [RW][32] Miscellaneous Channel Configuration for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_ACK_TSVAL        0x01844004 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0     0x01844008 /* [RW][32] Header Configuration 0 contains header count for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1     0x0184400c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2     0x01844010 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3     0x01844014 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4     0x01844018 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG   0x0184401c /* [RW][32] Epkt options for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_CH_SEQ_NUM       0x018440e0 /* [RW][32] Next Segment TCP sequence number for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_CH_RETX_SEQ_NUM  0x018440e4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_LEVEL   0x018440e8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_SEQ     0x018440ec /* [RW][32] Re-transmission buffer start sequence number for channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR   0x018440f0 /* [RW][64] Re-transmission buffer Base Address channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR    0x018440f8 /* [RW][64] Re-transmission buffer End Addr channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR  0x01844100 /* [RW][64] Re-transmission buffer Write Address channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR  0x01844108 /* [RW][64] Re-transmission buffer Valid Address channel 00 */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR   0x01844110 /* [RW][64] Re-transmission buffer Read Address channel 00 */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC   0x01844120 /* [RW][32] Miscellaneous Channel Configuration for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_ACK_TSVAL        0x01844124 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0     0x01844128 /* [RW][32] Header Configuration 0 contains header count for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1     0x0184412c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2     0x01844130 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3     0x01844134 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4     0x01844138 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG   0x0184413c /* [RW][32] Epkt options for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_CH_SEQ_NUM       0x01844200 /* [RW][32] Next Segment TCP sequence number for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_CH_RETX_SEQ_NUM  0x01844204 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_LEVEL   0x01844208 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_SEQ     0x0184420c /* [RW][32] Re-transmission buffer start sequence number for channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR   0x01844210 /* [RW][64] Re-transmission buffer Base Address channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR    0x01844218 /* [RW][64] Re-transmission buffer End Addr channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR  0x01844220 /* [RW][64] Re-transmission buffer Write Address channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR  0x01844228 /* [RW][64] Re-transmission buffer Valid Address channel 01 */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR   0x01844230 /* [RW][64] Re-transmission buffer Read Address channel 01 */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC   0x01844240 /* [RW][32] Miscellaneous Channel Configuration for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_ACK_TSVAL        0x01844244 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0     0x01844248 /* [RW][32] Header Configuration 0 contains header count for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1     0x0184424c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2     0x01844250 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3     0x01844254 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4     0x01844258 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG   0x0184425c /* [RW][32] Epkt options for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_CH_SEQ_NUM       0x01844320 /* [RW][32] Next Segment TCP sequence number for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_CH_RETX_SEQ_NUM  0x01844324 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_LEVEL   0x01844328 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_SEQ     0x0184432c /* [RW][32] Re-transmission buffer start sequence number for channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR   0x01844330 /* [RW][64] Re-transmission buffer Base Address channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR    0x01844338 /* [RW][64] Re-transmission buffer End Addr channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR  0x01844340 /* [RW][64] Re-transmission buffer Write Address channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR  0x01844348 /* [RW][64] Re-transmission buffer Valid Address channel 02 */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR   0x01844350 /* [RW][64] Re-transmission buffer Read Address channel 02 */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC   0x01844360 /* [RW][32] Miscellaneous Channel Configuration for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_ACK_TSVAL        0x01844364 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0     0x01844368 /* [RW][32] Header Configuration 0 contains header count for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1     0x0184436c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2     0x01844370 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3     0x01844374 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4     0x01844378 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG   0x0184437c /* [RW][32] Epkt options for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_CH_SEQ_NUM       0x01844440 /* [RW][32] Next Segment TCP sequence number for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_CH_RETX_SEQ_NUM  0x01844444 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_LEVEL   0x01844448 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_SEQ     0x0184444c /* [RW][32] Re-transmission buffer start sequence number for channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR   0x01844450 /* [RW][64] Re-transmission buffer Base Address channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR    0x01844458 /* [RW][64] Re-transmission buffer End Addr channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR  0x01844460 /* [RW][64] Re-transmission buffer Write Address channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR  0x01844468 /* [RW][64] Re-transmission buffer Valid Address channel 03 */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR   0x01844470 /* [RW][64] Re-transmission buffer Read Address channel 03 */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC   0x01844480 /* [RW][32] Miscellaneous Channel Configuration for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_ACK_TSVAL        0x01844484 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0     0x01844488 /* [RW][32] Header Configuration 0 contains header count for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1     0x0184448c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2     0x01844490 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3     0x01844494 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4     0x01844498 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG   0x0184449c /* [RW][32] Epkt options for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_CH_SEQ_NUM       0x01844560 /* [RW][32] Next Segment TCP sequence number for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_CH_RETX_SEQ_NUM  0x01844564 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_LEVEL   0x01844568 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_SEQ     0x0184456c /* [RW][32] Re-transmission buffer start sequence number for channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR   0x01844570 /* [RW][64] Re-transmission buffer Base Address channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR    0x01844578 /* [RW][64] Re-transmission buffer End Addr channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR  0x01844580 /* [RW][64] Re-transmission buffer Write Address channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR  0x01844588 /* [RW][64] Re-transmission buffer Valid Address channel 04 */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR   0x01844590 /* [RW][64] Re-transmission buffer Read Address channel 04 */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC   0x018445a0 /* [RW][32] Miscellaneous Channel Configuration for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_ACK_TSVAL        0x018445a4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0     0x018445a8 /* [RW][32] Header Configuration 0 contains header count for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1     0x018445ac /* [RW][32] Header Configuration 1 contains size of header 1 for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2     0x018445b0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3     0x018445b4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4     0x018445b8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG   0x018445bc /* [RW][32] Epkt options for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_CH_SEQ_NUM       0x01844680 /* [RW][32] Next Segment TCP sequence number for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_CH_RETX_SEQ_NUM  0x01844684 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_LEVEL   0x01844688 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_SEQ     0x0184468c /* [RW][32] Re-transmission buffer start sequence number for channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR   0x01844690 /* [RW][64] Re-transmission buffer Base Address channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR    0x01844698 /* [RW][64] Re-transmission buffer End Addr channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR  0x018446a0 /* [RW][64] Re-transmission buffer Write Address channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR  0x018446a8 /* [RW][64] Re-transmission buffer Valid Address channel 05 */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR   0x018446b0 /* [RW][64] Re-transmission buffer Read Address channel 05 */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC   0x018446c0 /* [RW][32] Miscellaneous Channel Configuration for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_ACK_TSVAL        0x018446c4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0     0x018446c8 /* [RW][32] Header Configuration 0 contains header count for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1     0x018446cc /* [RW][32] Header Configuration 1 contains size of header 1 for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2     0x018446d0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3     0x018446d4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4     0x018446d8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG   0x018446dc /* [RW][32] Epkt options for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_CH_SEQ_NUM       0x018447a0 /* [RW][32] Next Segment TCP sequence number for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_CH_RETX_SEQ_NUM  0x018447a4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_LEVEL   0x018447a8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_SEQ     0x018447ac /* [RW][32] Re-transmission buffer start sequence number for channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR   0x018447b0 /* [RW][64] Re-transmission buffer Base Address channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR    0x018447b8 /* [RW][64] Re-transmission buffer End Addr channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR  0x018447c0 /* [RW][64] Re-transmission buffer Write Address channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR  0x018447c8 /* [RW][64] Re-transmission buffer Valid Address channel 06 */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR   0x018447d0 /* [RW][64] Re-transmission buffer Read Address channel 06 */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC   0x018447e0 /* [RW][32] Miscellaneous Channel Configuration for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_ACK_TSVAL        0x018447e4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0     0x018447e8 /* [RW][32] Header Configuration 0 contains header count for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1     0x018447ec /* [RW][32] Header Configuration 1 contains size of header 1 for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2     0x018447f0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3     0x018447f4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4     0x018447f8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG   0x018447fc /* [RW][32] Epkt options for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_CH_SEQ_NUM       0x018448c0 /* [RW][32] Next Segment TCP sequence number for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_CH_RETX_SEQ_NUM  0x018448c4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_LEVEL   0x018448c8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_SEQ     0x018448cc /* [RW][32] Re-transmission buffer start sequence number for channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR   0x018448d0 /* [RW][64] Re-transmission buffer Base Address channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR    0x018448d8 /* [RW][64] Re-transmission buffer End Addr channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR  0x018448e0 /* [RW][64] Re-transmission buffer Write Address channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR  0x018448e8 /* [RW][64] Re-transmission buffer Valid Address channel 07 */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR   0x018448f0 /* [RW][64] Re-transmission buffer Read Address channel 07 */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC   0x01844900 /* [RW][32] Miscellaneous Channel Configuration for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_ACK_TSVAL        0x01844904 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0     0x01844908 /* [RW][32] Header Configuration 0 contains header count for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1     0x0184490c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2     0x01844910 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3     0x01844914 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4     0x01844918 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG   0x0184491c /* [RW][32] Epkt options for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_CH_SEQ_NUM       0x018449e0 /* [RW][32] Next Segment TCP sequence number for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_CH_RETX_SEQ_NUM  0x018449e4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_LEVEL   0x018449e8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_SEQ     0x018449ec /* [RW][32] Re-transmission buffer start sequence number for channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR   0x018449f0 /* [RW][64] Re-transmission buffer Base Address channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR    0x018449f8 /* [RW][64] Re-transmission buffer End Addr channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR  0x01844a00 /* [RW][64] Re-transmission buffer Write Address channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR  0x01844a08 /* [RW][64] Re-transmission buffer Valid Address channel 08 */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR   0x01844a10 /* [RW][64] Re-transmission buffer Read Address channel 08 */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC   0x01844a20 /* [RW][32] Miscellaneous Channel Configuration for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_ACK_TSVAL        0x01844a24 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0     0x01844a28 /* [RW][32] Header Configuration 0 contains header count for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1     0x01844a2c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2     0x01844a30 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3     0x01844a34 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4     0x01844a38 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG   0x01844a3c /* [RW][32] Epkt options for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_CH_SEQ_NUM       0x01844b00 /* [RW][32] Next Segment TCP sequence number for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_CH_RETX_SEQ_NUM  0x01844b04 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_LEVEL   0x01844b08 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_SEQ     0x01844b0c /* [RW][32] Re-transmission buffer start sequence number for channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR   0x01844b10 /* [RW][64] Re-transmission buffer Base Address channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR    0x01844b18 /* [RW][64] Re-transmission buffer End Addr channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR  0x01844b20 /* [RW][64] Re-transmission buffer Write Address channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR  0x01844b28 /* [RW][64] Re-transmission buffer Valid Address channel 09 */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR   0x01844b30 /* [RW][64] Re-transmission buffer Read Address channel 09 */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC   0x01844b40 /* [RW][32] Miscellaneous Channel Configuration for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_ACK_TSVAL        0x01844b44 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0     0x01844b48 /* [RW][32] Header Configuration 0 contains header count for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1     0x01844b4c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2     0x01844b50 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3     0x01844b54 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4     0x01844b58 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG   0x01844b5c /* [RW][32] Epkt options for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_CH_SEQ_NUM       0x01844c20 /* [RW][32] Next Segment TCP sequence number for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_CH_RETX_SEQ_NUM  0x01844c24 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_LEVEL   0x01844c28 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_SEQ     0x01844c2c /* [RW][32] Re-transmission buffer start sequence number for channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR   0x01844c30 /* [RW][64] Re-transmission buffer Base Address channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR    0x01844c38 /* [RW][64] Re-transmission buffer End Addr channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR  0x01844c40 /* [RW][64] Re-transmission buffer Write Address channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR  0x01844c48 /* [RW][64] Re-transmission buffer Valid Address channel 10 */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR   0x01844c50 /* [RW][64] Re-transmission buffer Read Address channel 10 */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC   0x01844c60 /* [RW][32] Miscellaneous Channel Configuration for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_ACK_TSVAL        0x01844c64 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0     0x01844c68 /* [RW][32] Header Configuration 0 contains header count for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1     0x01844c6c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2     0x01844c70 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3     0x01844c74 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4     0x01844c78 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG   0x01844c7c /* [RW][32] Epkt options for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_CH_SEQ_NUM       0x01844d40 /* [RW][32] Next Segment TCP sequence number for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_CH_RETX_SEQ_NUM  0x01844d44 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_LEVEL   0x01844d48 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_SEQ     0x01844d4c /* [RW][32] Re-transmission buffer start sequence number for channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR   0x01844d50 /* [RW][64] Re-transmission buffer Base Address channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR    0x01844d58 /* [RW][64] Re-transmission buffer End Addr channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR  0x01844d60 /* [RW][64] Re-transmission buffer Write Address channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR  0x01844d68 /* [RW][64] Re-transmission buffer Valid Address channel 11 */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR   0x01844d70 /* [RW][64] Re-transmission buffer Read Address channel 11 */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC   0x01844d80 /* [RW][32] Miscellaneous Channel Configuration for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_ACK_TSVAL        0x01844d84 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0     0x01844d88 /* [RW][32] Header Configuration 0 contains header count for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1     0x01844d8c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2     0x01844d90 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3     0x01844d94 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4     0x01844d98 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG   0x01844d9c /* [RW][32] Epkt options for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_CH_SEQ_NUM       0x01844e60 /* [RW][32] Next Segment TCP sequence number for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_CH_RETX_SEQ_NUM  0x01844e64 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_LEVEL   0x01844e68 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_SEQ     0x01844e6c /* [RW][32] Re-transmission buffer start sequence number for channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR   0x01844e70 /* [RW][64] Re-transmission buffer Base Address channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR    0x01844e78 /* [RW][64] Re-transmission buffer End Addr channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR  0x01844e80 /* [RW][64] Re-transmission buffer Write Address channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR  0x01844e88 /* [RW][64] Re-transmission buffer Valid Address channel 12 */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR   0x01844e90 /* [RW][64] Re-transmission buffer Read Address channel 12 */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC   0x01844ea0 /* [RW][32] Miscellaneous Channel Configuration for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_ACK_TSVAL        0x01844ea4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0     0x01844ea8 /* [RW][32] Header Configuration 0 contains header count for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1     0x01844eac /* [RW][32] Header Configuration 1 contains size of header 1 for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2     0x01844eb0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3     0x01844eb4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4     0x01844eb8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG   0x01844ebc /* [RW][32] Epkt options for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_CH_SEQ_NUM       0x01844f80 /* [RW][32] Next Segment TCP sequence number for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_CH_RETX_SEQ_NUM  0x01844f84 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_LEVEL   0x01844f88 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_SEQ     0x01844f8c /* [RW][32] Re-transmission buffer start sequence number for channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR   0x01844f90 /* [RW][64] Re-transmission buffer Base Address channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR    0x01844f98 /* [RW][64] Re-transmission buffer End Addr channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR  0x01844fa0 /* [RW][64] Re-transmission buffer Write Address channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR  0x01844fa8 /* [RW][64] Re-transmission buffer Valid Address channel 13 */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR   0x01844fb0 /* [RW][64] Re-transmission buffer Read Address channel 13 */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC   0x01844fc0 /* [RW][32] Miscellaneous Channel Configuration for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_ACK_TSVAL        0x01844fc4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0     0x01844fc8 /* [RW][32] Header Configuration 0 contains header count for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1     0x01844fcc /* [RW][32] Header Configuration 1 contains size of header 1 for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2     0x01844fd0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3     0x01844fd4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4     0x01844fd8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG   0x01844fdc /* [RW][32] Epkt options for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_CH_SEQ_NUM       0x018450a0 /* [RW][32] Next Segment TCP sequence number for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_CH_RETX_SEQ_NUM  0x018450a4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_LEVEL   0x018450a8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_SEQ     0x018450ac /* [RW][32] Re-transmission buffer start sequence number for channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR   0x018450b0 /* [RW][64] Re-transmission buffer Base Address channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR    0x018450b8 /* [RW][64] Re-transmission buffer End Addr channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR  0x018450c0 /* [RW][64] Re-transmission buffer Write Address channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR  0x018450c8 /* [RW][64] Re-transmission buffer Valid Address channel 14 */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR   0x018450d0 /* [RW][64] Re-transmission buffer Read Address channel 14 */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC   0x018450e0 /* [RW][32] Miscellaneous Channel Configuration for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_ACK_TSVAL        0x018450e4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0     0x018450e8 /* [RW][32] Header Configuration 0 contains header count for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1     0x018450ec /* [RW][32] Header Configuration 1 contains size of header 1 for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2     0x018450f0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3     0x018450f4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4     0x018450f8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG   0x018450fc /* [RW][32] Epkt options for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_CH_SEQ_NUM       0x018451c0 /* [RW][32] Next Segment TCP sequence number for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_CH_RETX_SEQ_NUM  0x018451c4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_LEVEL   0x018451c8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_SEQ     0x018451cc /* [RW][32] Re-transmission buffer start sequence number for channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR   0x018451d0 /* [RW][64] Re-transmission buffer Base Address channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR    0x018451d8 /* [RW][64] Re-transmission buffer End Addr channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR  0x018451e0 /* [RW][64] Re-transmission buffer Write Address channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR  0x018451e8 /* [RW][64] Re-transmission buffer Valid Address channel 15 */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR   0x018451f0 /* [RW][64] Re-transmission buffer Read Address channel 15 */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC   0x01845200 /* [RW][32] Miscellaneous Channel Configuration for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_ACK_TSVAL        0x01845204 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0     0x01845208 /* [RW][32] Header Configuration 0 contains header count for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1     0x0184520c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2     0x01845210 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3     0x01845214 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4     0x01845218 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG   0x0184521c /* [RW][32] Epkt options for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_CH_SEQ_NUM       0x018452e0 /* [RW][32] Next Segment TCP sequence number for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_CH_RETX_SEQ_NUM  0x018452e4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_LEVEL   0x018452e8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_SEQ     0x018452ec /* [RW][32] Re-transmission buffer start sequence number for channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR   0x018452f0 /* [RW][64] Re-transmission buffer Base Address channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR    0x018452f8 /* [RW][64] Re-transmission buffer End Addr channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR  0x01845300 /* [RW][64] Re-transmission buffer Write Address channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR  0x01845308 /* [RW][64] Re-transmission buffer Valid Address channel 16 */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR   0x01845310 /* [RW][64] Re-transmission buffer Read Address channel 16 */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC   0x01845320 /* [RW][32] Miscellaneous Channel Configuration for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_ACK_TSVAL        0x01845324 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0     0x01845328 /* [RW][32] Header Configuration 0 contains header count for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1     0x0184532c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2     0x01845330 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3     0x01845334 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4     0x01845338 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG   0x0184533c /* [RW][32] Epkt options for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_CH_SEQ_NUM       0x01845400 /* [RW][32] Next Segment TCP sequence number for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_CH_RETX_SEQ_NUM  0x01845404 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_LEVEL   0x01845408 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_SEQ     0x0184540c /* [RW][32] Re-transmission buffer start sequence number for channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR   0x01845410 /* [RW][64] Re-transmission buffer Base Address channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR    0x01845418 /* [RW][64] Re-transmission buffer End Addr channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR  0x01845420 /* [RW][64] Re-transmission buffer Write Address channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR  0x01845428 /* [RW][64] Re-transmission buffer Valid Address channel 17 */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR   0x01845430 /* [RW][64] Re-transmission buffer Read Address channel 17 */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC   0x01845440 /* [RW][32] Miscellaneous Channel Configuration for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_ACK_TSVAL        0x01845444 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0     0x01845448 /* [RW][32] Header Configuration 0 contains header count for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1     0x0184544c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2     0x01845450 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3     0x01845454 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4     0x01845458 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG   0x0184545c /* [RW][32] Epkt options for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_CH_SEQ_NUM       0x01845520 /* [RW][32] Next Segment TCP sequence number for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_CH_RETX_SEQ_NUM  0x01845524 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_LEVEL   0x01845528 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_SEQ     0x0184552c /* [RW][32] Re-transmission buffer start sequence number for channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR   0x01845530 /* [RW][64] Re-transmission buffer Base Address channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR    0x01845538 /* [RW][64] Re-transmission buffer End Addr channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR  0x01845540 /* [RW][64] Re-transmission buffer Write Address channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR  0x01845548 /* [RW][64] Re-transmission buffer Valid Address channel 18 */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR   0x01845550 /* [RW][64] Re-transmission buffer Read Address channel 18 */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC   0x01845560 /* [RW][32] Miscellaneous Channel Configuration for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_ACK_TSVAL        0x01845564 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0     0x01845568 /* [RW][32] Header Configuration 0 contains header count for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1     0x0184556c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2     0x01845570 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3     0x01845574 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4     0x01845578 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG   0x0184557c /* [RW][32] Epkt options for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_CH_SEQ_NUM       0x01845640 /* [RW][32] Next Segment TCP sequence number for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_CH_RETX_SEQ_NUM  0x01845644 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_LEVEL   0x01845648 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_SEQ     0x0184564c /* [RW][32] Re-transmission buffer start sequence number for channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR   0x01845650 /* [RW][64] Re-transmission buffer Base Address channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR    0x01845658 /* [RW][64] Re-transmission buffer End Addr channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR  0x01845660 /* [RW][64] Re-transmission buffer Write Address channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR  0x01845668 /* [RW][64] Re-transmission buffer Valid Address channel 19 */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR   0x01845670 /* [RW][64] Re-transmission buffer Read Address channel 19 */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC   0x01845680 /* [RW][32] Miscellaneous Channel Configuration for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_ACK_TSVAL        0x01845684 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0     0x01845688 /* [RW][32] Header Configuration 0 contains header count for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1     0x0184568c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2     0x01845690 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3     0x01845694 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4     0x01845698 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG   0x0184569c /* [RW][32] Epkt options for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_CH_SEQ_NUM       0x01845760 /* [RW][32] Next Segment TCP sequence number for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_CH_RETX_SEQ_NUM  0x01845764 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_LEVEL   0x01845768 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_SEQ     0x0184576c /* [RW][32] Re-transmission buffer start sequence number for channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR   0x01845770 /* [RW][64] Re-transmission buffer Base Address channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR    0x01845778 /* [RW][64] Re-transmission buffer End Addr channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR  0x01845780 /* [RW][64] Re-transmission buffer Write Address channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR  0x01845788 /* [RW][64] Re-transmission buffer Valid Address channel 20 */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR   0x01845790 /* [RW][64] Re-transmission buffer Read Address channel 20 */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC   0x018457a0 /* [RW][32] Miscellaneous Channel Configuration for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_ACK_TSVAL        0x018457a4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0     0x018457a8 /* [RW][32] Header Configuration 0 contains header count for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1     0x018457ac /* [RW][32] Header Configuration 1 contains size of header 1 for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2     0x018457b0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3     0x018457b4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4     0x018457b8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG   0x018457bc /* [RW][32] Epkt options for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_CH_SEQ_NUM       0x01845880 /* [RW][32] Next Segment TCP sequence number for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_CH_RETX_SEQ_NUM  0x01845884 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_LEVEL   0x01845888 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_SEQ     0x0184588c /* [RW][32] Re-transmission buffer start sequence number for channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR   0x01845890 /* [RW][64] Re-transmission buffer Base Address channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR    0x01845898 /* [RW][64] Re-transmission buffer End Addr channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR  0x018458a0 /* [RW][64] Re-transmission buffer Write Address channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR  0x018458a8 /* [RW][64] Re-transmission buffer Valid Address channel 21 */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR   0x018458b0 /* [RW][64] Re-transmission buffer Read Address channel 21 */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC   0x018458c0 /* [RW][32] Miscellaneous Channel Configuration for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_ACK_TSVAL        0x018458c4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0     0x018458c8 /* [RW][32] Header Configuration 0 contains header count for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1     0x018458cc /* [RW][32] Header Configuration 1 contains size of header 1 for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2     0x018458d0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3     0x018458d4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4     0x018458d8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG   0x018458dc /* [RW][32] Epkt options for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_CH_SEQ_NUM       0x018459a0 /* [RW][32] Next Segment TCP sequence number for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_CH_RETX_SEQ_NUM  0x018459a4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_LEVEL   0x018459a8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_SEQ     0x018459ac /* [RW][32] Re-transmission buffer start sequence number for channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR   0x018459b0 /* [RW][64] Re-transmission buffer Base Address channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR    0x018459b8 /* [RW][64] Re-transmission buffer End Addr channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR  0x018459c0 /* [RW][64] Re-transmission buffer Write Address channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR  0x018459c8 /* [RW][64] Re-transmission buffer Valid Address channel 22 */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR   0x018459d0 /* [RW][64] Re-transmission buffer Read Address channel 22 */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC   0x018459e0 /* [RW][32] Miscellaneous Channel Configuration for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_ACK_TSVAL        0x018459e4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0     0x018459e8 /* [RW][32] Header Configuration 0 contains header count for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1     0x018459ec /* [RW][32] Header Configuration 1 contains size of header 1 for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2     0x018459f0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3     0x018459f4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4     0x018459f8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG   0x018459fc /* [RW][32] Epkt options for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_CH_SEQ_NUM       0x01845ac0 /* [RW][32] Next Segment TCP sequence number for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_CH_RETX_SEQ_NUM  0x01845ac4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_LEVEL   0x01845ac8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_SEQ     0x01845acc /* [RW][32] Re-transmission buffer start sequence number for channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR   0x01845ad0 /* [RW][64] Re-transmission buffer Base Address channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR    0x01845ad8 /* [RW][64] Re-transmission buffer End Addr channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR  0x01845ae0 /* [RW][64] Re-transmission buffer Write Address channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR  0x01845ae8 /* [RW][64] Re-transmission buffer Valid Address channel 23 */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR   0x01845af0 /* [RW][64] Re-transmission buffer Read Address channel 23 */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC   0x01845b00 /* [RW][32] Miscellaneous Channel Configuration for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_ACK_TSVAL        0x01845b04 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0     0x01845b08 /* [RW][32] Header Configuration 0 contains header count for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1     0x01845b0c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2     0x01845b10 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3     0x01845b14 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4     0x01845b18 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG   0x01845b1c /* [RW][32] Epkt options for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_CH_SEQ_NUM       0x01845be0 /* [RW][32] Next Segment TCP sequence number for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_CH_RETX_SEQ_NUM  0x01845be4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_LEVEL   0x01845be8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_SEQ     0x01845bec /* [RW][32] Re-transmission buffer start sequence number for channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR   0x01845bf0 /* [RW][64] Re-transmission buffer Base Address channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR    0x01845bf8 /* [RW][64] Re-transmission buffer End Addr channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR  0x01845c00 /* [RW][64] Re-transmission buffer Write Address channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR  0x01845c08 /* [RW][64] Re-transmission buffer Valid Address channel 24 */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR   0x01845c10 /* [RW][64] Re-transmission buffer Read Address channel 24 */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC   0x01845c20 /* [RW][32] Miscellaneous Channel Configuration for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_ACK_TSVAL        0x01845c24 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0     0x01845c28 /* [RW][32] Header Configuration 0 contains header count for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1     0x01845c2c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2     0x01845c30 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3     0x01845c34 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4     0x01845c38 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG   0x01845c3c /* [RW][32] Epkt options for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_CH_SEQ_NUM       0x01845d00 /* [RW][32] Next Segment TCP sequence number for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_CH_RETX_SEQ_NUM  0x01845d04 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_LEVEL   0x01845d08 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_SEQ     0x01845d0c /* [RW][32] Re-transmission buffer start sequence number for channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR   0x01845d10 /* [RW][64] Re-transmission buffer Base Address channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR    0x01845d18 /* [RW][64] Re-transmission buffer End Addr channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR  0x01845d20 /* [RW][64] Re-transmission buffer Write Address channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR  0x01845d28 /* [RW][64] Re-transmission buffer Valid Address channel 25 */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR   0x01845d30 /* [RW][64] Re-transmission buffer Read Address channel 25 */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC   0x01845d40 /* [RW][32] Miscellaneous Channel Configuration for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_ACK_TSVAL        0x01845d44 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0     0x01845d48 /* [RW][32] Header Configuration 0 contains header count for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1     0x01845d4c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2     0x01845d50 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3     0x01845d54 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4     0x01845d58 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG   0x01845d5c /* [RW][32] Epkt options for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_CH_SEQ_NUM       0x01845e20 /* [RW][32] Next Segment TCP sequence number for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_CH_RETX_SEQ_NUM  0x01845e24 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_LEVEL   0x01845e28 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_SEQ     0x01845e2c /* [RW][32] Re-transmission buffer start sequence number for channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR   0x01845e30 /* [RW][64] Re-transmission buffer Base Address channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR    0x01845e38 /* [RW][64] Re-transmission buffer End Addr channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR  0x01845e40 /* [RW][64] Re-transmission buffer Write Address channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR  0x01845e48 /* [RW][64] Re-transmission buffer Valid Address channel 26 */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR   0x01845e50 /* [RW][64] Re-transmission buffer Read Address channel 26 */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC   0x01845e60 /* [RW][32] Miscellaneous Channel Configuration for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_ACK_TSVAL        0x01845e64 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0     0x01845e68 /* [RW][32] Header Configuration 0 contains header count for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1     0x01845e6c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2     0x01845e70 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3     0x01845e74 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4     0x01845e78 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG   0x01845e7c /* [RW][32] Epkt options for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_CH_SEQ_NUM       0x01845f40 /* [RW][32] Next Segment TCP sequence number for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_CH_RETX_SEQ_NUM  0x01845f44 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_LEVEL   0x01845f48 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_SEQ     0x01845f4c /* [RW][32] Re-transmission buffer start sequence number for channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR   0x01845f50 /* [RW][64] Re-transmission buffer Base Address channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR    0x01845f58 /* [RW][64] Re-transmission buffer End Addr channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR  0x01845f60 /* [RW][64] Re-transmission buffer Write Address channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR  0x01845f68 /* [RW][64] Re-transmission buffer Valid Address channel 27 */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR   0x01845f70 /* [RW][64] Re-transmission buffer Read Address channel 27 */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC   0x01845f80 /* [RW][32] Miscellaneous Channel Configuration for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_ACK_TSVAL        0x01845f84 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0     0x01845f88 /* [RW][32] Header Configuration 0 contains header count for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1     0x01845f8c /* [RW][32] Header Configuration 1 contains size of header 1 for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2     0x01845f90 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3     0x01845f94 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4     0x01845f98 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG   0x01845f9c /* [RW][32] Epkt options for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_CH_SEQ_NUM       0x01846060 /* [RW][32] Next Segment TCP sequence number for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_CH_RETX_SEQ_NUM  0x01846064 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_LEVEL   0x01846068 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_SEQ     0x0184606c /* [RW][32] Re-transmission buffer start sequence number for channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR   0x01846070 /* [RW][64] Re-transmission buffer Base Address channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR    0x01846078 /* [RW][64] Re-transmission buffer End Addr channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR  0x01846080 /* [RW][64] Re-transmission buffer Write Address channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR  0x01846088 /* [RW][64] Re-transmission buffer Valid Address channel 28 */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR   0x01846090 /* [RW][64] Re-transmission buffer Read Address channel 28 */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC   0x018460a0 /* [RW][32] Miscellaneous Channel Configuration for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_ACK_TSVAL        0x018460a4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0     0x018460a8 /* [RW][32] Header Configuration 0 contains header count for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1     0x018460ac /* [RW][32] Header Configuration 1 contains size of header 1 for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2     0x018460b0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3     0x018460b4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4     0x018460b8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG   0x018460bc /* [RW][32] Epkt options for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_CH_SEQ_NUM       0x01846180 /* [RW][32] Next Segment TCP sequence number for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_CH_RETX_SEQ_NUM  0x01846184 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_LEVEL   0x01846188 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_SEQ     0x0184618c /* [RW][32] Re-transmission buffer start sequence number for channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR   0x01846190 /* [RW][64] Re-transmission buffer Base Address channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR    0x01846198 /* [RW][64] Re-transmission buffer End Addr channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR  0x018461a0 /* [RW][64] Re-transmission buffer Write Address channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR  0x018461a8 /* [RW][64] Re-transmission buffer Valid Address channel 29 */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR   0x018461b0 /* [RW][64] Re-transmission buffer Read Address channel 29 */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC   0x018461c0 /* [RW][32] Miscellaneous Channel Configuration for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_ACK_TSVAL        0x018461c4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0     0x018461c8 /* [RW][32] Header Configuration 0 contains header count for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1     0x018461cc /* [RW][32] Header Configuration 1 contains size of header 1 for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2     0x018461d0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3     0x018461d4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4     0x018461d8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG   0x018461dc /* [RW][32] Epkt options for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_CH_SEQ_NUM       0x018462a0 /* [RW][32] Next Segment TCP sequence number for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_CH_RETX_SEQ_NUM  0x018462a4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_LEVEL   0x018462a8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_SEQ     0x018462ac /* [RW][32] Re-transmission buffer start sequence number for channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR   0x018462b0 /* [RW][64] Re-transmission buffer Base Address channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR    0x018462b8 /* [RW][64] Re-transmission buffer End Addr channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR  0x018462c0 /* [RW][64] Re-transmission buffer Write Address channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR  0x018462c8 /* [RW][64] Re-transmission buffer Valid Address channel 30 */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR   0x018462d0 /* [RW][64] Re-transmission buffer Read Address channel 30 */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC   0x018462e0 /* [RW][32] Miscellaneous Channel Configuration for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_ACK_TSVAL        0x018462e4 /* [RW][32] Echo_TS (TSecr) value (non-ACK packets) */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0     0x018462e8 /* [RW][32] Header Configuration 0 contains header count for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1     0x018462ec /* [RW][32] Header Configuration 1 contains size of header 1 for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2     0x018462f0 /* [RW][32] Header Configuration 2 contains size of header 2 for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3     0x018462f4 /* [RW][32] Header Configuration 3 contains size of header 3 for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4     0x018462f8 /* [RW][32] Header Configuration 4 contains size of header 4 for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG   0x018462fc /* [RW][32] Epkt options for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_CH_SEQ_NUM       0x018463c0 /* [RW][32] Next Segment TCP sequence number for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_CH_RETX_SEQ_NUM  0x018463c4 /* [RW][32] Next Segment TCP sequence number during retransmission for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_LEVEL   0x018463c8 /* [RW][32] Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_SEQ     0x018463cc /* [RW][32] Re-transmission buffer start sequence number for channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR   0x018463d0 /* [RW][64] Re-transmission buffer Base Address channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR    0x018463d8 /* [RW][64] Re-transmission buffer End Addr channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR  0x018463e0 /* [RW][64] Re-transmission buffer Write Address channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR  0x018463e8 /* [RW][64] Re-transmission buffer Valid Address channel 31 */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR   0x018463f0 /* [RW][64] Re-transmission buffer Read Address channel 31 */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE            0x01846478 /* [RW][32] rate divider for generating TCP TS.  TX_TS clock rate = 324MHz/64000/TX_TS_rate. */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT      0x0184647c /* [RO][32] Actual rate counter value */
#define BCHP_ASP_EPKT_CORE_TX_TS_48              0x01846480 /* [RW][64] current Timestamp (48-bits) */
#define BCHP_ASP_EPKT_CORE_ACK_TS                0x01846488 /* [RO][32] ACK Timestamp diagnostic register (from SetVal) */
#define BCHP_ASP_EPKT_CORE_ACK_WIN               0x0184648c /* [RO][32] ACK Window diagnostic register (from SetVal) */
#define BCHP_ASP_EPKT_CORE_ACK_NUM               0x01846490 /* [RO][32] ACK Number diagnostic register (from SetVal) */
#define BCHP_ASP_EPKT_CORE_XOFF_STAT             0x01846494 /* [RO][32] XOFF status */
#define BCHP_ASP_EPKT_CORE_MISC_STAT1            0x01846498 /* [RO][32] Miscellaneous status registers */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1           0x0184649c /* [RO][32] Error status registers 1 */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT2           0x018464a0 /* [RO][32] Error status registers 2 */
#define BCHP_ASP_EPKT_CORE_PPP_GEN               0x018464a4 /* [RW][32] UNIMAC PPP control */
#define BCHP_ASP_EPKT_CORE_EPKT_STALL            0x018464a8 /* [RW][32] stall enable register */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1          0x018464ac /* [RW][32] Miscellaneous configuration registers */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2          0x018464b0 /* [RW][32] Miscellaneous configuration registers 2 */
#define BCHP_ASP_EPKT_CORE_PUSH_PACKET_REQUEST_STATUS 0x018464b4 /* [RO][32] Per-Channel Push Packet request status */

/***************************************************************************
 *CH00_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH00_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH00_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH00_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH00_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH00_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH00_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH00_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH00_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH00_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH00_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH00_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH00_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH00_EPKTOPT_CONFIG - Epkt options for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH00_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH00_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH00_HDR_OPT%i - Epkt Header data for channel 00
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_ARRAY_BASE                0x01844020
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH00_HDR_OPT%i - Epkt Header data for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH00_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH00_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH00_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH00_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH00_CH_SEQ_NUM - Next Segment TCP sequence number for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH00_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH00_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH00_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH00_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH00_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH00_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH00_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH00_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH00_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH00_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH00_RETX_END_ADDR - Re-transmission buffer End Addr channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH00_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH00_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH00_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH00_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH00_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH00_RETX_READ_ADDR - Re-transmission buffer Read Address channel 00
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH00_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH00_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH00_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH01_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH01_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH01_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH01_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH01_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH01_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH01_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH01_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH01_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH01_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH01_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH01_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH01_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH01_EPKTOPT_CONFIG - Epkt options for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH01_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH01_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH01_HDR_OPT%i - Epkt Header data for channel 01
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_ARRAY_BASE                0x01844140
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH01_HDR_OPT%i - Epkt Header data for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH01_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH01_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH01_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH01_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH01_CH_SEQ_NUM - Next Segment TCP sequence number for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH01_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH01_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH01_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH01_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH01_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH01_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH01_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH01_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH01_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH01_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH01_RETX_END_ADDR - Re-transmission buffer End Addr channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH01_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH01_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH01_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH01_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH01_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH01_RETX_READ_ADDR - Re-transmission buffer Read Address channel 01
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH01_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH01_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH01_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH02_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH02_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH02_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH02_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH02_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH02_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH02_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH02_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH02_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH02_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH02_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH02_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH02_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH02_EPKTOPT_CONFIG - Epkt options for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH02_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH02_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH02_HDR_OPT%i - Epkt Header data for channel 02
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_ARRAY_BASE                0x01844260
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH02_HDR_OPT%i - Epkt Header data for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH02_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH02_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH02_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH02_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH02_CH_SEQ_NUM - Next Segment TCP sequence number for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH02_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH02_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH02_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH02_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH02_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH02_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH02_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH02_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH02_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH02_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH02_RETX_END_ADDR - Re-transmission buffer End Addr channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH02_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH02_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH02_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH02_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH02_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH02_RETX_READ_ADDR - Re-transmission buffer Read Address channel 02
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH02_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH02_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH02_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH03_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH03_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH03_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH03_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH03_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH03_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH03_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH03_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH03_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH03_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH03_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH03_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH03_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH03_EPKTOPT_CONFIG - Epkt options for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH03_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH03_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH03_HDR_OPT%i - Epkt Header data for channel 03
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_ARRAY_BASE                0x01844380
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH03_HDR_OPT%i - Epkt Header data for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH03_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH03_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH03_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH03_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH03_CH_SEQ_NUM - Next Segment TCP sequence number for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH03_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH03_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH03_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH03_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH03_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH03_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH03_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH03_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH03_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH03_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH03_RETX_END_ADDR - Re-transmission buffer End Addr channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH03_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH03_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH03_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH03_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH03_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH03_RETX_READ_ADDR - Re-transmission buffer Read Address channel 03
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH03_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH03_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH03_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH04_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH04_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH04_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH04_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH04_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH04_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH04_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH04_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH04_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH04_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH04_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH04_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH04_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH04_EPKTOPT_CONFIG - Epkt options for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH04_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH04_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH04_HDR_OPT%i - Epkt Header data for channel 04
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_ARRAY_BASE                0x018444a0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH04_HDR_OPT%i - Epkt Header data for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH04_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH04_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH04_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH04_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH04_CH_SEQ_NUM - Next Segment TCP sequence number for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH04_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH04_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH04_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH04_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH04_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH04_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH04_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH04_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH04_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH04_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH04_RETX_END_ADDR - Re-transmission buffer End Addr channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH04_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH04_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH04_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH04_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH04_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH04_RETX_READ_ADDR - Re-transmission buffer Read Address channel 04
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH04_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH04_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH04_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH05_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH05_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH05_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH05_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH05_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH05_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH05_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH05_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH05_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH05_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH05_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH05_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH05_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH05_EPKTOPT_CONFIG - Epkt options for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH05_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH05_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH05_HDR_OPT%i - Epkt Header data for channel 05
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_ARRAY_BASE                0x018445c0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH05_HDR_OPT%i - Epkt Header data for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH05_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH05_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH05_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH05_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH05_CH_SEQ_NUM - Next Segment TCP sequence number for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH05_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH05_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH05_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH05_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH05_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH05_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH05_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH05_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH05_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH05_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH05_RETX_END_ADDR - Re-transmission buffer End Addr channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH05_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH05_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH05_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH05_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH05_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH05_RETX_READ_ADDR - Re-transmission buffer Read Address channel 05
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH05_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH05_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH05_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH06_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH06_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH06_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH06_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH06_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH06_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH06_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH06_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH06_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH06_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH06_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH06_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH06_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH06_EPKTOPT_CONFIG - Epkt options for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH06_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH06_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH06_HDR_OPT%i - Epkt Header data for channel 06
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_ARRAY_BASE                0x018446e0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH06_HDR_OPT%i - Epkt Header data for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH06_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH06_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH06_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH06_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH06_CH_SEQ_NUM - Next Segment TCP sequence number for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH06_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH06_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH06_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH06_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH06_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH06_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH06_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH06_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH06_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH06_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH06_RETX_END_ADDR - Re-transmission buffer End Addr channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH06_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH06_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH06_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH06_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH06_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH06_RETX_READ_ADDR - Re-transmission buffer Read Address channel 06
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH06_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH06_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH06_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH07_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH07_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH07_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH07_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH07_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH07_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH07_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH07_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH07_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH07_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH07_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH07_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH07_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH07_EPKTOPT_CONFIG - Epkt options for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH07_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH07_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH07_HDR_OPT%i - Epkt Header data for channel 07
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_ARRAY_BASE                0x01844800
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH07_HDR_OPT%i - Epkt Header data for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH07_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH07_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH07_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH07_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH07_CH_SEQ_NUM - Next Segment TCP sequence number for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH07_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH07_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH07_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH07_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH07_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH07_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH07_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH07_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH07_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH07_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH07_RETX_END_ADDR - Re-transmission buffer End Addr channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH07_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH07_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH07_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH07_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH07_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH07_RETX_READ_ADDR - Re-transmission buffer Read Address channel 07
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH07_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH07_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH07_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH08_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH08_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH08_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH08_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH08_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH08_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH08_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH08_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH08_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH08_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH08_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH08_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH08_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH08_EPKTOPT_CONFIG - Epkt options for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH08_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH08_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH08_HDR_OPT%i - Epkt Header data for channel 08
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_ARRAY_BASE                0x01844920
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH08_HDR_OPT%i - Epkt Header data for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH08_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH08_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH08_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH08_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH08_CH_SEQ_NUM - Next Segment TCP sequence number for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH08_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH08_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH08_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH08_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH08_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH08_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH08_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH08_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH08_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH08_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH08_RETX_END_ADDR - Re-transmission buffer End Addr channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH08_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH08_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH08_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH08_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH08_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH08_RETX_READ_ADDR - Re-transmission buffer Read Address channel 08
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH08_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH08_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH08_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH09_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH09_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH09_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH09_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH09_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH09_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH09_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH09_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH09_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH09_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH09_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH09_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH09_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH09_EPKTOPT_CONFIG - Epkt options for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH09_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH09_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH09_HDR_OPT%i - Epkt Header data for channel 09
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_ARRAY_BASE                0x01844a40
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH09_HDR_OPT%i - Epkt Header data for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH09_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH09_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH09_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH09_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH09_CH_SEQ_NUM - Next Segment TCP sequence number for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH09_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH09_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH09_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH09_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH09_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH09_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH09_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH09_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH09_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH09_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH09_RETX_END_ADDR - Re-transmission buffer End Addr channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH09_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH09_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH09_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH09_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH09_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH09_RETX_READ_ADDR - Re-transmission buffer Read Address channel 09
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH09_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH09_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH09_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH10_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH10_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH10_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH10_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH10_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH10_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH10_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH10_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH10_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH10_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH10_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH10_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH10_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH10_EPKTOPT_CONFIG - Epkt options for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH10_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH10_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH10_HDR_OPT%i - Epkt Header data for channel 10
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_ARRAY_BASE                0x01844b60
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH10_HDR_OPT%i - Epkt Header data for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH10_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH10_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH10_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH10_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH10_CH_SEQ_NUM - Next Segment TCP sequence number for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH10_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH10_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH10_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH10_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH10_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH10_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH10_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH10_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH10_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH10_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH10_RETX_END_ADDR - Re-transmission buffer End Addr channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH10_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH10_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH10_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH10_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH10_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH10_RETX_READ_ADDR - Re-transmission buffer Read Address channel 10
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH10_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH10_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH10_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH11_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH11_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH11_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH11_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH11_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH11_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH11_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH11_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH11_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH11_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH11_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH11_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH11_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH11_EPKTOPT_CONFIG - Epkt options for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH11_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH11_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH11_HDR_OPT%i - Epkt Header data for channel 11
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_ARRAY_BASE                0x01844c80
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH11_HDR_OPT%i - Epkt Header data for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH11_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH11_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH11_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH11_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH11_CH_SEQ_NUM - Next Segment TCP sequence number for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH11_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH11_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH11_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH11_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH11_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH11_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH11_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH11_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH11_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH11_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH11_RETX_END_ADDR - Re-transmission buffer End Addr channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH11_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH11_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH11_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH11_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH11_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH11_RETX_READ_ADDR - Re-transmission buffer Read Address channel 11
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH11_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH11_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH11_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH12_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH12_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH12_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH12_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH12_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH12_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH12_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH12_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH12_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH12_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH12_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH12_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH12_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH12_EPKTOPT_CONFIG - Epkt options for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH12_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH12_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH12_HDR_OPT%i - Epkt Header data for channel 12
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_ARRAY_BASE                0x01844da0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH12_HDR_OPT%i - Epkt Header data for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH12_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH12_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH12_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH12_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH12_CH_SEQ_NUM - Next Segment TCP sequence number for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH12_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH12_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH12_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH12_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH12_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH12_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH12_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH12_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH12_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH12_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH12_RETX_END_ADDR - Re-transmission buffer End Addr channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH12_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH12_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH12_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH12_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH12_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH12_RETX_READ_ADDR - Re-transmission buffer Read Address channel 12
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH12_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH12_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH12_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH13_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH13_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH13_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH13_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH13_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH13_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH13_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH13_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH13_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH13_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH13_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH13_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH13_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH13_EPKTOPT_CONFIG - Epkt options for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH13_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH13_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH13_HDR_OPT%i - Epkt Header data for channel 13
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_ARRAY_BASE                0x01844ec0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH13_HDR_OPT%i - Epkt Header data for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH13_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH13_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH13_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH13_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH13_CH_SEQ_NUM - Next Segment TCP sequence number for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH13_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH13_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH13_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH13_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH13_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH13_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH13_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH13_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH13_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH13_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH13_RETX_END_ADDR - Re-transmission buffer End Addr channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH13_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH13_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH13_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH13_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH13_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH13_RETX_READ_ADDR - Re-transmission buffer Read Address channel 13
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH13_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH13_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH13_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH14_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH14_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH14_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH14_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH14_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH14_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH14_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH14_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH14_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH14_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH14_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH14_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH14_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH14_EPKTOPT_CONFIG - Epkt options for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH14_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH14_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH14_HDR_OPT%i - Epkt Header data for channel 14
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_ARRAY_BASE                0x01844fe0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH14_HDR_OPT%i - Epkt Header data for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH14_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH14_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH14_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH14_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH14_CH_SEQ_NUM - Next Segment TCP sequence number for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH14_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH14_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH14_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH14_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH14_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH14_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH14_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH14_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH14_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH14_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH14_RETX_END_ADDR - Re-transmission buffer End Addr channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH14_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH14_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH14_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH14_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH14_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH14_RETX_READ_ADDR - Re-transmission buffer Read Address channel 14
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH14_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH14_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH14_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH15_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH15_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH15_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH15_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH15_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH15_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH15_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH15_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH15_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH15_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH15_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH15_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH15_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH15_EPKTOPT_CONFIG - Epkt options for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH15_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH15_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH15_HDR_OPT%i - Epkt Header data for channel 15
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_ARRAY_BASE                0x01845100
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH15_HDR_OPT%i - Epkt Header data for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH15_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH15_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH15_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH15_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH15_CH_SEQ_NUM - Next Segment TCP sequence number for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH15_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH15_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH15_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH15_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH15_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH15_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH15_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH15_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH15_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH15_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH15_RETX_END_ADDR - Re-transmission buffer End Addr channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH15_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH15_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH15_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH15_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH15_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH15_RETX_READ_ADDR - Re-transmission buffer Read Address channel 15
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH15_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH15_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH15_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH16_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH16_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH16_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH16_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH16_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH16_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH16_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH16_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH16_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH16_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH16_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH16_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH16_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH16_EPKTOPT_CONFIG - Epkt options for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH16_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH16_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH16_HDR_OPT%i - Epkt Header data for channel 16
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_ARRAY_BASE                0x01845220
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH16_HDR_OPT%i - Epkt Header data for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH16_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH16_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH16_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH16_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH16_CH_SEQ_NUM - Next Segment TCP sequence number for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH16_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH16_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH16_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH16_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH16_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH16_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH16_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH16_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH16_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH16_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH16_RETX_END_ADDR - Re-transmission buffer End Addr channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH16_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH16_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH16_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH16_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH16_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH16_RETX_READ_ADDR - Re-transmission buffer Read Address channel 16
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH16_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH16_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH16_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH17_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH17_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH17_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH17_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH17_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH17_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH17_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH17_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH17_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH17_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH17_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH17_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH17_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH17_EPKTOPT_CONFIG - Epkt options for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH17_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH17_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH17_HDR_OPT%i - Epkt Header data for channel 17
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_ARRAY_BASE                0x01845340
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH17_HDR_OPT%i - Epkt Header data for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH17_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH17_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH17_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH17_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH17_CH_SEQ_NUM - Next Segment TCP sequence number for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH17_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH17_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH17_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH17_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH17_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH17_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH17_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH17_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH17_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH17_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH17_RETX_END_ADDR - Re-transmission buffer End Addr channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH17_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH17_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH17_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH17_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH17_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH17_RETX_READ_ADDR - Re-transmission buffer Read Address channel 17
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH17_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH17_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH17_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH18_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH18_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH18_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH18_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH18_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH18_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH18_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH18_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH18_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH18_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH18_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH18_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH18_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH18_EPKTOPT_CONFIG - Epkt options for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH18_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH18_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH18_HDR_OPT%i - Epkt Header data for channel 18
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_ARRAY_BASE                0x01845460
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH18_HDR_OPT%i - Epkt Header data for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH18_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH18_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH18_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH18_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH18_CH_SEQ_NUM - Next Segment TCP sequence number for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH18_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH18_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH18_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH18_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH18_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH18_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH18_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH18_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH18_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH18_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH18_RETX_END_ADDR - Re-transmission buffer End Addr channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH18_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH18_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH18_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH18_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH18_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH18_RETX_READ_ADDR - Re-transmission buffer Read Address channel 18
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH18_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH18_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH18_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH19_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH19_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH19_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH19_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH19_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH19_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH19_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH19_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH19_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH19_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH19_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH19_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH19_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH19_EPKTOPT_CONFIG - Epkt options for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH19_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH19_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH19_HDR_OPT%i - Epkt Header data for channel 19
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_ARRAY_BASE                0x01845580
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH19_HDR_OPT%i - Epkt Header data for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH19_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH19_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH19_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH19_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH19_CH_SEQ_NUM - Next Segment TCP sequence number for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH19_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH19_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH19_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH19_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH19_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH19_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH19_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH19_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH19_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH19_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH19_RETX_END_ADDR - Re-transmission buffer End Addr channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH19_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH19_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH19_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH19_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH19_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH19_RETX_READ_ADDR - Re-transmission buffer Read Address channel 19
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH19_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH19_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH19_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH20_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH20_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH20_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH20_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH20_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH20_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH20_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH20_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH20_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH20_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH20_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH20_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH20_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH20_EPKTOPT_CONFIG - Epkt options for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH20_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH20_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH20_HDR_OPT%i - Epkt Header data for channel 20
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_ARRAY_BASE                0x018456a0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH20_HDR_OPT%i - Epkt Header data for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH20_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH20_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH20_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH20_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH20_CH_SEQ_NUM - Next Segment TCP sequence number for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH20_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH20_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH20_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH20_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH20_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH20_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH20_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH20_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH20_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH20_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH20_RETX_END_ADDR - Re-transmission buffer End Addr channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH20_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH20_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH20_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH20_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH20_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH20_RETX_READ_ADDR - Re-transmission buffer Read Address channel 20
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH20_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH20_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH20_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH21_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH21_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH21_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH21_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH21_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH21_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH21_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH21_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH21_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH21_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH21_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH21_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH21_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH21_EPKTOPT_CONFIG - Epkt options for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH21_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH21_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH21_HDR_OPT%i - Epkt Header data for channel 21
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_ARRAY_BASE                0x018457c0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH21_HDR_OPT%i - Epkt Header data for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH21_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH21_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH21_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH21_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH21_CH_SEQ_NUM - Next Segment TCP sequence number for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH21_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH21_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH21_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH21_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH21_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH21_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH21_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH21_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH21_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH21_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH21_RETX_END_ADDR - Re-transmission buffer End Addr channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH21_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH21_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH21_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH21_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH21_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH21_RETX_READ_ADDR - Re-transmission buffer Read Address channel 21
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH21_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH21_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH21_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH22_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH22_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH22_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH22_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH22_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH22_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH22_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH22_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH22_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH22_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH22_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH22_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH22_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH22_EPKTOPT_CONFIG - Epkt options for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH22_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH22_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH22_HDR_OPT%i - Epkt Header data for channel 22
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_ARRAY_BASE                0x018458e0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH22_HDR_OPT%i - Epkt Header data for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH22_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH22_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH22_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH22_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH22_CH_SEQ_NUM - Next Segment TCP sequence number for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH22_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH22_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH22_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH22_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH22_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH22_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH22_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH22_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH22_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH22_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH22_RETX_END_ADDR - Re-transmission buffer End Addr channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH22_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH22_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH22_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH22_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH22_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH22_RETX_READ_ADDR - Re-transmission buffer Read Address channel 22
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH22_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH22_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH22_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH23_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH23_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH23_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH23_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH23_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH23_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH23_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH23_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH23_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH23_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH23_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH23_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH23_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH23_EPKTOPT_CONFIG - Epkt options for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH23_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH23_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH23_HDR_OPT%i - Epkt Header data for channel 23
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_ARRAY_BASE                0x01845a00
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH23_HDR_OPT%i - Epkt Header data for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH23_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH23_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH23_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH23_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH23_CH_SEQ_NUM - Next Segment TCP sequence number for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH23_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH23_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH23_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH23_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH23_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH23_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH23_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH23_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH23_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH23_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH23_RETX_END_ADDR - Re-transmission buffer End Addr channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH23_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH23_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH23_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH23_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH23_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH23_RETX_READ_ADDR - Re-transmission buffer Read Address channel 23
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH23_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH23_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH23_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH24_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH24_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH24_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH24_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH24_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH24_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH24_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH24_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH24_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH24_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH24_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH24_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH24_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH24_EPKTOPT_CONFIG - Epkt options for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH24_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH24_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH24_HDR_OPT%i - Epkt Header data for channel 24
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_ARRAY_BASE                0x01845b20
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH24_HDR_OPT%i - Epkt Header data for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH24_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH24_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH24_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH24_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH24_CH_SEQ_NUM - Next Segment TCP sequence number for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH24_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH24_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH24_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH24_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH24_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH24_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH24_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH24_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH24_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH24_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH24_RETX_END_ADDR - Re-transmission buffer End Addr channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH24_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH24_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH24_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH24_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH24_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH24_RETX_READ_ADDR - Re-transmission buffer Read Address channel 24
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH24_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH24_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH24_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH25_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH25_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH25_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH25_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH25_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH25_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH25_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH25_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH25_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH25_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH25_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH25_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH25_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH25_EPKTOPT_CONFIG - Epkt options for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH25_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH25_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH25_HDR_OPT%i - Epkt Header data for channel 25
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_ARRAY_BASE                0x01845c40
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH25_HDR_OPT%i - Epkt Header data for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH25_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH25_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH25_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH25_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH25_CH_SEQ_NUM - Next Segment TCP sequence number for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH25_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH25_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH25_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH25_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH25_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH25_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH25_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH25_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH25_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH25_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH25_RETX_END_ADDR - Re-transmission buffer End Addr channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH25_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH25_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH25_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH25_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH25_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH25_RETX_READ_ADDR - Re-transmission buffer Read Address channel 25
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH25_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH25_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH25_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH26_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH26_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH26_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH26_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH26_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH26_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH26_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH26_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH26_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH26_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH26_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH26_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH26_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH26_EPKTOPT_CONFIG - Epkt options for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH26_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH26_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH26_HDR_OPT%i - Epkt Header data for channel 26
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_ARRAY_BASE                0x01845d60
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH26_HDR_OPT%i - Epkt Header data for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH26_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH26_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH26_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH26_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH26_CH_SEQ_NUM - Next Segment TCP sequence number for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH26_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH26_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH26_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH26_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH26_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH26_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH26_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH26_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH26_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH26_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH26_RETX_END_ADDR - Re-transmission buffer End Addr channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH26_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH26_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH26_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH26_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH26_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH26_RETX_READ_ADDR - Re-transmission buffer Read Address channel 26
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH26_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH26_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH26_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH27_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH27_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH27_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH27_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH27_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH27_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH27_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH27_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH27_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH27_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH27_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH27_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH27_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH27_EPKTOPT_CONFIG - Epkt options for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH27_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH27_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH27_HDR_OPT%i - Epkt Header data for channel 27
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_ARRAY_BASE                0x01845e80
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH27_HDR_OPT%i - Epkt Header data for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH27_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH27_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH27_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH27_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH27_CH_SEQ_NUM - Next Segment TCP sequence number for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH27_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH27_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH27_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH27_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH27_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH27_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH27_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH27_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH27_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH27_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH27_RETX_END_ADDR - Re-transmission buffer End Addr channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH27_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH27_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH27_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH27_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH27_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH27_RETX_READ_ADDR - Re-transmission buffer Read Address channel 27
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH27_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH27_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH27_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH28_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH28_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH28_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH28_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH28_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH28_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH28_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH28_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH28_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH28_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH28_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH28_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH28_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH28_EPKTOPT_CONFIG - Epkt options for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH28_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH28_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH28_HDR_OPT%i - Epkt Header data for channel 28
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_ARRAY_BASE                0x01845fa0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH28_HDR_OPT%i - Epkt Header data for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH28_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH28_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH28_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH28_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH28_CH_SEQ_NUM - Next Segment TCP sequence number for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH28_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH28_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH28_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH28_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH28_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH28_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH28_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH28_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH28_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH28_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH28_RETX_END_ADDR - Re-transmission buffer End Addr channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH28_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH28_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH28_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH28_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH28_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH28_RETX_READ_ADDR - Re-transmission buffer Read Address channel 28
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH28_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH28_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH28_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH29_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH29_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH29_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH29_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH29_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH29_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH29_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH29_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH29_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH29_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH29_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH29_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH29_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH29_EPKTOPT_CONFIG - Epkt options for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH29_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH29_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH29_HDR_OPT%i - Epkt Header data for channel 29
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_ARRAY_BASE                0x018460c0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH29_HDR_OPT%i - Epkt Header data for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH29_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH29_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH29_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH29_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH29_CH_SEQ_NUM - Next Segment TCP sequence number for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH29_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH29_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH29_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH29_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH29_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH29_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH29_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH29_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH29_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH29_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH29_RETX_END_ADDR - Re-transmission buffer End Addr channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH29_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH29_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH29_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH29_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH29_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH29_RETX_READ_ADDR - Re-transmission buffer Read Address channel 29
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH29_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH29_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH29_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH30_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH30_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH30_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH30_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH30_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH30_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH30_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH30_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH30_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH30_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH30_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH30_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH30_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH30_EPKTOPT_CONFIG - Epkt options for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH30_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH30_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH30_HDR_OPT%i - Epkt Header data for channel 30
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_ARRAY_BASE                0x018461e0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH30_HDR_OPT%i - Epkt Header data for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH30_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH30_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH30_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH30_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH30_CH_SEQ_NUM - Next Segment TCP sequence number for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH30_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH30_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH30_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH30_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH30_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH30_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH30_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH30_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH30_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH30_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH30_RETX_END_ADDR - Re-transmission buffer End Addr channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH30_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH30_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH30_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH30_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH30_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH30_RETX_READ_ADDR - Re-transmission buffer Read Address channel 30
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH30_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH30_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH30_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *CH31_CH_CONFIG_MISC - Miscellaneous Channel Configuration for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: reserved_for_eco0 [31:26] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco0_MASK 0xfc000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco0_SHIFT 26

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: STRAP_INVERT [25:25] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_STRAP_INVERT_MASK   0x02000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_STRAP_INVERT_SHIFT  25
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_STRAP_INVERT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: SWAP_HWORDS [24:24] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_SWAP_HWORDS_MASK    0x01000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_SWAP_HWORDS_SHIFT   24
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_SWAP_HWORDS_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: reserved_for_eco1 [23:19] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco1_MASK 0x00f80000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco1_SHIFT 19

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: MAC_CRC_OWRT [18:18] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_OWRT_MASK   0x00040000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_OWRT_SHIFT  18
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_OWRT_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: MAC_CRC_FWD [17:17] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_FWD_MASK    0x00020000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_FWD_SHIFT   17
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_CRC_FWD_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: MAC_TX_ERR [16:16] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_TX_ERR_MASK     0x00010000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_TX_ERR_SHIFT    16
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_MAC_TX_ERR_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: reserved_for_eco2 [15:14] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco2_MASK 0x0000c000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco2_SHIFT 14

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: XPKT_TS [13:13] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_XPKT_TS_MASK        0x00002000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_XPKT_TS_SHIFT       13
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_XPKT_TS_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_XPKT_TS_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_XPKT_TS_ENABLE      1

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: IPV4_ID_SEL [12:08] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IPV4_ID_SEL_MASK    0x00001f00
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IPV4_ID_SEL_SHIFT   8
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IPV4_ID_SEL_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: reserved_for_eco3 [07:07] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco3_MASK 0x00000080
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_reserved_for_eco3_SHIFT 7

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: RETX_OVFL_CHECK_EN [06:06] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_MASK 0x00000040
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_SHIFT 6
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_OVFL_CHECK_EN_ENABLE 1

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: RETX_EN [05:05] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_EN_MASK        0x00000020
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_EN_SHIFT       5
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_EN_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_EN_DISABLE     0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_RETX_EN_ENABLE      1

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: TP_TYPE [04:03] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_TP_TYPE_MASK        0x00000018
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_TP_TYPE_SHIFT       3
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_TP_TYPE_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: IP_TYPE [02:02] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IP_TYPE_MASK        0x00000004
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IP_TYPE_SHIFT       2
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IP_TYPE_DEFAULT     0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IP_TYPE_IPV4        0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_IP_TYPE_IPV6        1

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: FRAME_PASSTHROUGH [01:01] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_FRAME_PASSTHROUGH_MASK 0x00000002
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_FRAME_PASSTHROUGH_SHIFT 1
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DEFAULT 0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_FRAME_PASSTHROUGH_DISABLE 0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_FRAME_PASSTHROUGH_ENABLE 1

/* ASP_EPKT_CORE :: CH31_CH_CONFIG_MISC :: CH_EN [00:00] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_CH_EN_MASK          0x00000001
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_CH_EN_SHIFT         0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_CH_EN_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_CH_EN_DISABLE       0
#define BCHP_ASP_EPKT_CORE_CH31_CH_CONFIG_MISC_CH_EN_ENABLE        1

/***************************************************************************
 *CH31_ACK_TSVAL - Echo_TS (TSecr) value (non-ACK packets)
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_ACK_TSVAL :: ACK_TSVAL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH31_ACK_TSVAL_ACK_TSVAL_MASK           0xffffffff
#define BCHP_ASP_EPKT_CORE_CH31_ACK_TSVAL_ACK_TSVAL_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH31_ACK_TSVAL_ACK_TSVAL_DEFAULT        0x00000000

/***************************************************************************
 *CH31_HDR_CONFIG_0 - Header Configuration 0 contains header count for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_0 :: reserved_for_eco0 [31:04] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0_reserved_for_eco0_MASK 0xfffffff0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0_reserved_for_eco0_SHIFT 4

/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_0 :: HDRCNT [03:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0_HDRCNT_MASK           0x0000000f
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0_HDRCNT_SHIFT          0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_0_HDRCNT_DEFAULT        0x00000000

/***************************************************************************
 *CH31_HDR_CONFIG_1 - Header Configuration 1 contains size of header 1 for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_1 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_1 :: HDRSIZE1 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1_HDRSIZE1_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1_HDRSIZE1_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_1_HDRSIZE1_DEFAULT      0x00000000

/***************************************************************************
 *CH31_HDR_CONFIG_2 - Header Configuration 2 contains size of header 2 for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_2 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_2 :: HDRSIZE2 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2_HDRSIZE2_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2_HDRSIZE2_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_2_HDRSIZE2_DEFAULT      0x00000000

/***************************************************************************
 *CH31_HDR_CONFIG_3 - Header Configuration 3 contains size of header 3 for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_3 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_3 :: HDRSIZE3 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3_HDRSIZE3_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3_HDRSIZE3_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_3_HDRSIZE3_DEFAULT      0x00000000

/***************************************************************************
 *CH31_HDR_CONFIG_4 - Header Configuration 4 contains size of header 4 for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_4 :: reserved_for_eco0 [31:12] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4_reserved_for_eco0_MASK 0xfffff000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4_reserved_for_eco0_SHIFT 12

/* ASP_EPKT_CORE :: CH31_HDR_CONFIG_4 :: HDRSIZE4 [11:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4_HDRSIZE4_MASK         0x00000fff
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4_HDRSIZE4_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_CONFIG_4_HDRSIZE4_DEFAULT      0x00000000

/***************************************************************************
 *CH31_EPKTOPT_CONFIG - Epkt options for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: reserved_for_eco0 [31:28] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_reserved_for_eco0_MASK 0xf0000000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_reserved_for_eco0_SHIFT 28

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: LENOPT [27:24] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LENOPT_MASK         0x0f000000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LENOPT_SHIFT        24
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LENOPT_DEFAULT      0x00000000

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: CHKSUMOPT [23:22] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_CHKSUMOPT_MASK      0x00c00000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_CHKSUMOPT_SHIFT     22
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_CHKSUMOPT_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: IDOPT [21:20] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_MASK          0x00300000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_SHIFT         20
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_IDCALC_RES2   3
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_IDCALC_RES1   2
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_IDCALC_EN     1
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_IDOPT_NO_IDCALC     0

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: SEQOPT [19:18] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_MASK         0x000c0000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_SHIFT        18
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_DEFAULT      0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES2 3
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_SEQCALC_RES1 2
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_SEQCALC_EN   1
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_SEQOPT_NO_SEQCALC   0

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: TSOPT [17:16] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_MASK          0x00030000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_SHIFT         16
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_DEFAULT       0x00000000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_TSOPT_RES2    3
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_TSOPT_RES1    2
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_TSOPT_EN      1
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_TSOPT_NO_TSOPT      0

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_reserved_for_eco1_SHIFT 12

/* ASP_EPKT_CORE :: CH31_EPKTOPT_CONFIG :: LEN1BYTElOC [11:00] */
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LEN1BYTElOC_MASK    0x00000fff
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LEN1BYTElOC_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH31_EPKTOPT_CONFIG_LEN1BYTElOC_DEFAULT 0x00000000

/***************************************************************************
 *CH31_HDR_OPT%i - Epkt Header data for channel 31
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_ARRAY_BASE                0x01846300
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_ARRAY_START               0
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_ARRAY_END                 44
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CH31_HDR_OPT%i - Epkt Header data for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_HDR_OPTi :: BYTE0 [31:24] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE0_MASK                0xff000000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE0_SHIFT               24

/* ASP_EPKT_CORE :: CH31_HDR_OPTi :: BYTE1 [23:16] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE1_MASK                0x00ff0000
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE1_SHIFT               16

/* ASP_EPKT_CORE :: CH31_HDR_OPTi :: BYTE2 [15:08] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE2_MASK                0x0000ff00
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE2_SHIFT               8

/* ASP_EPKT_CORE :: CH31_HDR_OPTi :: BYTE3 [07:00] */
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE3_MASK                0x000000ff
#define BCHP_ASP_EPKT_CORE_CH31_HDR_OPTi_BYTE3_SHIFT               0


/***************************************************************************
 *CH31_CH_SEQ_NUM - Next Segment TCP sequence number for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_CH_SEQ_NUM :: CH_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_SEQ_NUM_CH_SEQ_NUM_MASK         0xffffffff
#define BCHP_ASP_EPKT_CORE_CH31_CH_SEQ_NUM_CH_SEQ_NUM_SHIFT        0
#define BCHP_ASP_EPKT_CORE_CH31_CH_SEQ_NUM_CH_SEQ_NUM_DEFAULT      0x00000000

/***************************************************************************
 *CH31_CH_RETX_SEQ_NUM - Next Segment TCP sequence number during retransmission for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_CH_RETX_SEQ_NUM :: CH_RETX_SEQ_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_CH31_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH31_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH31_CH_RETX_SEQ_NUM_CH_RETX_SEQ_NUM_DEFAULT 0x00000000

/***************************************************************************
 *CH31_RETX_BUF_LEVEL - Re-transmission buffer fullness. not valid when RETX_OVFL_CHECK_DIS==1. for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_BUF_LEVEL :: RETX_BUF_LEVEL [31:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_LEVEL_RETX_BUF_LEVEL_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_LEVEL_RETX_BUF_LEVEL_SHIFT 0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_LEVEL_RETX_BUF_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *CH31_RETX_BUF_SEQ - Re-transmission buffer start sequence number for channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_BUF_SEQ :: RETX_BUF_SEQ [31:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_SEQ_RETX_BUF_SEQ_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_SEQ_RETX_BUF_SEQ_SHIFT    0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BUF_SEQ_RETX_BUF_SEQ_DEFAULT  0x00000000

/***************************************************************************
 *CH31_RETX_BASE_ADDR - Re-transmission buffer Base Address channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_BASE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH31_RETX_BASE_ADDR :: RETX_BASE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR_RETX_BASE_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR_RETX_BASE_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_BASE_ADDR_RETX_BASE_DEFAULT   0

/***************************************************************************
 *CH31_RETX_END_ADDR - Re-transmission buffer End Addr channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_END_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH31_RETX_END_ADDR :: RETX_END_ADDR [39:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR_RETX_END_ADDR_MASK   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR_RETX_END_ADDR_SHIFT  0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_END_ADDR_RETX_END_ADDR_DEFAULT 0

/***************************************************************************
 *CH31_RETX_WRITE_ADDR - Re-transmission buffer Write Address channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_WRITE_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH31_RETX_WRITE_ADDR :: RETX_WRITE [39:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR_RETX_WRITE_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR_RETX_WRITE_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_WRITE_ADDR_RETX_WRITE_DEFAULT 0

/***************************************************************************
 *CH31_RETX_VALID_ADDR - Re-transmission buffer Valid Address channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_VALID_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH31_RETX_VALID_ADDR :: RETX_VALID [39:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR_RETX_VALID_MASK    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR_RETX_VALID_SHIFT   0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_VALID_ADDR_RETX_VALID_DEFAULT 0

/***************************************************************************
 *CH31_RETX_READ_ADDR - Re-transmission buffer Read Address channel 31
 ***************************************************************************/
/* ASP_EPKT_CORE :: CH31_RETX_READ_ADDR :: reserved_for_eco0 [63:40] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR_reserved_for_eco0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR_reserved_for_eco0_SHIFT 40

/* ASP_EPKT_CORE :: CH31_RETX_READ_ADDR :: RETX_READ [39:00] */
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR_RETX_READ_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR_RETX_READ_SHIFT     0
#define BCHP_ASP_EPKT_CORE_CH31_RETX_READ_ADDR_RETX_READ_DEFAULT   0

/***************************************************************************
 *IPV4_ID%i - IPv4 ID counters
 ***************************************************************************/
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_ARRAY_BASE                     0x018463f8
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_ARRAY_START                    0
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_ARRAY_END                      31
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *IPV4_ID%i - IPv4 ID counters
 ***************************************************************************/
/* ASP_EPKT_CORE :: IPV4_IDi :: IPV4_ID [31:00] */
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_IPV4_ID_MASK                   0xffffffff
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_IPV4_ID_SHIFT                  0
#define BCHP_ASP_EPKT_CORE_IPV4_IDi_IPV4_ID_DEFAULT                0x00000000


/***************************************************************************
 *TX_TS_RATE - rate divider for generating TCP TS.  TX_TS clock rate = 324MHz/64000/TX_TS_rate.
 ***************************************************************************/
/* ASP_EPKT_CORE :: TX_TS_RATE :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_reserved_for_eco0_MASK       0xffff0000
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_reserved_for_eco0_SHIFT      16
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_reserved_for_eco0_DEFAULT    0x00000000

/* ASP_EPKT_CORE :: TX_TS_RATE :: TX_TS_RATE [15:00] */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_TX_TS_RATE_MASK              0x0000ffff
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_TX_TS_RATE_SHIFT             0
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_TX_TS_RATE_DEFAULT           0x00000001

/***************************************************************************
 *TX_TS_RATE_COUNT - Actual rate counter value
 ***************************************************************************/
/* ASP_EPKT_CORE :: TX_TS_RATE_COUNT :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_reserved_for_eco0_MASK 0xffff0000
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_reserved_for_eco0_SHIFT 16
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_reserved_for_eco0_DEFAULT 0x00000000

/* ASP_EPKT_CORE :: TX_TS_RATE_COUNT :: TX_TS_RATE_COUNT [15:00] */
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_TX_TS_RATE_COUNT_MASK  0x0000ffff
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_TX_TS_RATE_COUNT_SHIFT 0
#define BCHP_ASP_EPKT_CORE_TX_TS_RATE_COUNT_TX_TS_RATE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *TX_TS_48 - current Timestamp (48-bits)
 ***************************************************************************/
/* ASP_EPKT_CORE :: TX_TS_48 :: reserved0 [63:48] */
#define BCHP_ASP_EPKT_CORE_TX_TS_48_reserved0_MASK                 BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_ASP_EPKT_CORE_TX_TS_48_reserved0_SHIFT                48

/* ASP_EPKT_CORE :: TX_TS_48 :: TX_TS_48 [47:00] */
#define BCHP_ASP_EPKT_CORE_TX_TS_48_TX_TS_48_MASK                  BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_ASP_EPKT_CORE_TX_TS_48_TX_TS_48_SHIFT                 0
#define BCHP_ASP_EPKT_CORE_TX_TS_48_TX_TS_48_DEFAULT               0

/***************************************************************************
 *ACK_TS - ACK Timestamp diagnostic register (from SetVal)
 ***************************************************************************/
/* ASP_EPKT_CORE :: ACK_TS :: ACK_TS [31:00] */
#define BCHP_ASP_EPKT_CORE_ACK_TS_ACK_TS_MASK                      0xffffffff
#define BCHP_ASP_EPKT_CORE_ACK_TS_ACK_TS_SHIFT                     0
#define BCHP_ASP_EPKT_CORE_ACK_TS_ACK_TS_DEFAULT                   0x00000000

/***************************************************************************
 *ACK_WIN - ACK Window diagnostic register (from SetVal)
 ***************************************************************************/
/* ASP_EPKT_CORE :: ACK_WIN :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EPKT_CORE_ACK_WIN_reserved_for_eco0_MASK          0xffff0000
#define BCHP_ASP_EPKT_CORE_ACK_WIN_reserved_for_eco0_SHIFT         16
#define BCHP_ASP_EPKT_CORE_ACK_WIN_reserved_for_eco0_DEFAULT       0x00000000

/* ASP_EPKT_CORE :: ACK_WIN :: ACK_WIN [15:00] */
#define BCHP_ASP_EPKT_CORE_ACK_WIN_ACK_WIN_MASK                    0x0000ffff
#define BCHP_ASP_EPKT_CORE_ACK_WIN_ACK_WIN_SHIFT                   0
#define BCHP_ASP_EPKT_CORE_ACK_WIN_ACK_WIN_DEFAULT                 0x00000000

/***************************************************************************
 *ACK_NUM - ACK Number diagnostic register (from SetVal)
 ***************************************************************************/
/* ASP_EPKT_CORE :: ACK_NUM :: ACK_NUM [31:00] */
#define BCHP_ASP_EPKT_CORE_ACK_NUM_ACK_NUM_MASK                    0xffffffff
#define BCHP_ASP_EPKT_CORE_ACK_NUM_ACK_NUM_SHIFT                   0
#define BCHP_ASP_EPKT_CORE_ACK_NUM_ACK_NUM_DEFAULT                 0x00000000

/***************************************************************************
 *XOFF_STAT - XOFF status
 ***************************************************************************/
/* ASP_EPKT_CORE :: XOFF_STAT :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_reserved_for_eco0_MASK        0xfffffffe
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_reserved_for_eco0_SHIFT       1
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_reserved_for_eco0_DEFAULT     0x00000000

/* ASP_EPKT_CORE :: XOFF_STAT :: XOFF_IS_SET [00:00] */
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_XOFF_IS_SET_MASK              0x00000001
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_XOFF_IS_SET_SHIFT             0
#define BCHP_ASP_EPKT_CORE_XOFF_STAT_XOFF_IS_SET_DEFAULT           0x00000000

/***************************************************************************
 *MISC_STAT1 - Miscellaneous status registers
 ***************************************************************************/
/* ASP_EPKT_CORE :: MISC_STAT1 :: reserved_for_eco0 [31:09] */
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_reserved_for_eco0_SHIFT      9
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_reserved_for_eco0_DEFAULT    0x00000000

/* ASP_EPKT_CORE :: MISC_STAT1 :: SRAM_CLEAR_DONE [08:08] */
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_SRAM_CLEAR_DONE_MASK         0x00000100
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_SRAM_CLEAR_DONE_SHIFT        8

/* ASP_EPKT_CORE :: MISC_STAT1 :: NUM_EFRAME [07:00] */
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_NUM_EFRAME_MASK              0x000000ff
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_NUM_EFRAME_SHIFT             0
#define BCHP_ASP_EPKT_CORE_MISC_STAT1_NUM_EFRAME_DEFAULT           0x00000000

/***************************************************************************
 *ERROR_STAT1 - Error status registers 1
 ***************************************************************************/
/* ASP_EPKT_CORE :: ERROR_STAT1 :: reserved_for_eco0 [31:02] */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_reserved_for_eco0_MASK      0xfffffffc
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_reserved_for_eco0_SHIFT     2
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_reserved_for_eco0_DEFAULT   0x00000000

/* ASP_EPKT_CORE :: ERROR_STAT1 :: XPACKET_ERROR [01:01] */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_XPACKET_ERROR_MASK          0x00000002
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_XPACKET_ERROR_SHIFT         1
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_XPACKET_ERROR_DEFAULT       0x00000000

/* ASP_EPKT_CORE :: ERROR_STAT1 :: BTP_ERROR [00:00] */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_BTP_ERROR_MASK              0x00000001
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_BTP_ERROR_SHIFT             0
#define BCHP_ASP_EPKT_CORE_ERROR_STAT1_BTP_ERROR_DEFAULT           0x00000000

/***************************************************************************
 *ERROR_STAT2 - Error status registers 2
 ***************************************************************************/
/* ASP_EPKT_CORE :: ERROR_STAT2 :: XPACKET_DROP_COUNT [31:00] */
#define BCHP_ASP_EPKT_CORE_ERROR_STAT2_XPACKET_DROP_COUNT_MASK     0xffffffff
#define BCHP_ASP_EPKT_CORE_ERROR_STAT2_XPACKET_DROP_COUNT_SHIFT    0
#define BCHP_ASP_EPKT_CORE_ERROR_STAT2_XPACKET_DROP_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *PPP_GEN - UNIMAC PPP control
 ***************************************************************************/
/* ASP_EPKT_CORE :: PPP_GEN :: reserved0 [31:09] */
#define BCHP_ASP_EPKT_CORE_PPP_GEN_reserved0_MASK                  0xfffffe00
#define BCHP_ASP_EPKT_CORE_PPP_GEN_reserved0_SHIFT                 9

/* ASP_EPKT_CORE :: PPP_GEN :: PPP_GEN [08:08] */
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PPP_GEN_MASK                    0x00000100
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PPP_GEN_SHIFT                   8
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PPP_GEN_DEFAULT                 0x00000000

/* ASP_EPKT_CORE :: PPP_GEN :: PP_PSE_EN [07:00] */
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PP_PSE_EN_MASK                  0x000000ff
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PP_PSE_EN_SHIFT                 0
#define BCHP_ASP_EPKT_CORE_PPP_GEN_PP_PSE_EN_DEFAULT               0x00000000

/***************************************************************************
 *EPKT_STALL - stall enable register
 ***************************************************************************/
/* ASP_EPKT_CORE :: EPKT_STALL :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_reserved_for_eco0_MASK       0xfffffffe
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_reserved_for_eco0_SHIFT      1
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_reserved_for_eco0_DEFAULT    0x00000000

/* ASP_EPKT_CORE :: EPKT_STALL :: EPKT_STALL [00:00] */
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_EPKT_STALL_MASK              0x00000001
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_EPKT_STALL_SHIFT             0
#define BCHP_ASP_EPKT_CORE_EPKT_STALL_EPKT_STALL_DEFAULT           0x00000000

/***************************************************************************
 *MISC_CONFIG1 - Miscellaneous configuration registers
 ***************************************************************************/
/* ASP_EPKT_CORE :: MISC_CONFIG1 :: reserved_for_eco0 [31:08] */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_reserved_for_eco0_MASK     0xffffff00
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_reserved_for_eco0_SHIFT    8
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_reserved_for_eco0_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: MISC_CONFIG1 :: MAX_EPKT_BUFFER_FRAME_CNT [07:00] */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_MAX_EPKT_BUFFER_FRAME_CNT_MASK 0x000000ff
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_MAX_EPKT_BUFFER_FRAME_CNT_SHIFT 0
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG1_MAX_EPKT_BUFFER_FRAME_CNT_DEFAULT 0x00000012

/***************************************************************************
 *MISC_CONFIG2 - Miscellaneous configuration registers 2
 ***************************************************************************/
/* ASP_EPKT_CORE :: MISC_CONFIG2 :: reserved_for_eco0 [31:02] */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_reserved_for_eco0_MASK     0xfffffffc
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_reserved_for_eco0_SHIFT    2
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_reserved_for_eco0_DEFAULT  0x00000000

/* ASP_EPKT_CORE :: MISC_CONFIG2 :: DEBUG_TS [01:01] */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_DEBUG_TS_MASK              0x00000002
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_DEBUG_TS_SHIFT             1
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_DEBUG_TS_DEFAULT           0x00000000

/* ASP_EPKT_CORE :: MISC_CONFIG2 :: CLEAR_SRAMS [00:00] */
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_CLEAR_SRAMS_MASK           0x00000001
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_CLEAR_SRAMS_SHIFT          0
#define BCHP_ASP_EPKT_CORE_MISC_CONFIG2_CLEAR_SRAMS_DEFAULT        0x00000000

/***************************************************************************
 *PUSH_PACKET_REQUEST_STATUS - Per-Channel Push Packet request status
 ***************************************************************************/
/* ASP_EPKT_CORE :: PUSH_PACKET_REQUEST_STATUS :: PUSH_PACKET_REQUEST_STATUS [31:00] */
#define BCHP_ASP_EPKT_CORE_PUSH_PACKET_REQUEST_STATUS_PUSH_PACKET_REQUEST_STATUS_MASK 0xffffffff
#define BCHP_ASP_EPKT_CORE_PUSH_PACKET_REQUEST_STATUS_PUSH_PACKET_REQUEST_STATUS_SHIFT 0
#define BCHP_ASP_EPKT_CORE_PUSH_PACKET_REQUEST_STATUS_PUSH_PACKET_REQUEST_STATUS_DEFAULT 0x00000000

#endif /* #ifndef BCHP_ASP_EPKT_CORE_H__ */

/* End of File */
