// Seed: 1772253442
module module_0 (
    output wire id_0,
    output wire id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6 = 1 ? id_4 : id_3;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  generate
    integer id_12;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    output wand id_8,
    output tri1 id_9
);
  id_11(
      .id_0(id_4),
      .id_1(1),
      .id_2(1'd0),
      .id_3(id_0),
      .id_4(1),
      .id_5(1 ^ id_1),
      .id_6(id_4),
      .id_7(1)
  ); module_0(
      id_0, id_3
  );
  tri id_12 = 1 - 1, id_13;
endmodule
