# compile vhdl design source files
vhdl lib_cdc_v1_0_2  "../../../project_1.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd"
vhdl xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/sim/design_1_rst_processing_system7_0_50M_0.vhd"
vhdl fifo_generator_v13_0_1  "../../../project_1.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_1  "../../../project_1.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd"
vhdl blk_mem_gen_v8_3_1  "../../../project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.vhd"

# Do not sort compile order
nosort
