<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: SawToothDivider                     Date:  3-18-2019,  8:57AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
55 /72  ( 76%) 49  /360  ( 14%) 113/216 ( 52%)   41 /72  ( 57%) 23 /34  ( 68%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18       35/54        3/90       2/ 9
FB2          18/18*      32/54       23/90       7/ 9
FB3          18/18*      33/54       12/90       8/ 9
FB4          18/18*      13/54       11/90       6/ 7
             -----       -----       -----      -----    
             55/72      113/216      49/360     23/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'Clr' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    0           0    |  I/O              :    21      28
Output        :   21          21    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     23          23

** Power Data **

There are 55 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'SawToothDivider.ise'.
*************************  Summary of Mapped Logic  ************************

** 21 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
StartOUT            3     35    FB1_2   1    I/O     O       STD  FAST RESET
SawtoothOUT<7>      2     2     FB2_2   35   I/O     O       STD  FAST RESET
SawtoothOUT<8>      2     3     FB2_5   36   I/O     O       STD  FAST RESET
SawtoothOUT<9>      2     4     FB2_6   37   I/O     O       STD  FAST RESET
SawtoothOUT<10>     2     5     FB2_8   38   I/O     O       STD  FAST RESET
SawtoothOUT<11>     2     6     FB2_15  43   I/O     O       STD  FAST RESET
SawtoothOUT<6>      1     1     FB2_17  44   I/O     O       STD  FAST RESET
CmdOUT<0>           0     0     FB3_2   11   I/O     O       STD  FAST 
AddrOUT<1>          0     0     FB3_5   12   I/O     O       STD  FAST 
SawtoothOUT<5>      0     0     FB3_8   13   I/O     O       STD  FAST 
SawtoothOUT<4>      0     0     FB3_9   14   I/O     O       STD  FAST 
SawtoothOUT<3>      0     0     FB3_11  18   I/O     O       STD  FAST 
SawtoothOUT<2>      0     0     FB3_14  19   I/O     O       STD  FAST 
SawtoothOUT<1>      0     0     FB3_16  24   I/O     O       STD  FAST 
SawtoothOUT<0>      0     0     FB3_17  22   I/O     O       STD  FAST 
CmdOUT<3>           0     0     FB4_2   25   I/O     O       STD  FAST 
CmdOUT<2>           0     0     FB4_5   26   I/O     O       STD  FAST 
AddrOUT<3>          0     0     FB4_8   27   I/O     O       STD  FAST 
AddrOUT<2>          0     0     FB4_11  28   I/O     O       STD  FAST 
AddrOUT<0>          0     0     FB4_14  29   I/O     O       STD  FAST 
CmdOUT<1>           0     0     FB4_17  34   I/O     O       STD  FAST 

** 34 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
iFreqDiv<26>        1     26    FB2_1   STD  RESET
iFreqDiv<25>        1     25    FB2_3   STD  RESET
iFreqDiv<24>        1     24    FB2_4   STD  RESET
iFreqDiv<23>        1     23    FB2_7   STD  RESET
iFreqDiv<22>        1     22    FB2_9   STD  RESET
iFreqDiv<21>        1     21    FB2_10  STD  RESET
iFreqDiv<20>        1     20    FB2_11  STD  RESET
iFreqDiv<19>        1     19    FB2_12  STD  RESET
iFreqDiv<18>        1     18    FB2_13  STD  RESET
iFreqDiv<17>        1     17    FB2_14  STD  RESET
iFreqDiv<16>        1     16    FB2_16  STD  RESET
iFreqDiv<15>        1     15    FB2_18  STD  RESET
tmpFreqDiv          1     32    FB3_1   STD  RESET
stCnt<0>            1     33    FB3_3   STD  RESET
iFreqDiv<31>        1     31    FB3_4   STD  RESET
iFreqDiv<30>        1     30    FB3_6   STD  RESET
iFreqDiv<29>        1     29    FB3_7   STD  RESET
iFreqDiv<28>        1     28    FB3_10  STD  RESET
iFreqDiv<27>        1     27    FB3_12  STD  RESET
iFreqDiv<14>        1     14    FB3_13  STD  RESET
iFreqDiv<8>         2     32    FB3_15  STD  RESET
iFreqDiv<3>         2     32    FB3_18  STD  RESET
iFreqDiv<9>         1     9     FB4_1   STD  RESET
iFreqDiv<7>         1     7     FB4_3   STD  RESET
iFreqDiv<6>         1     6     FB4_4   STD  RESET
iFreqDiv<5>         1     5     FB4_6   STD  RESET
iFreqDiv<4>         1     4     FB4_7   STD  RESET
iFreqDiv<2>         1     2     FB4_9   STD  RESET
iFreqDiv<1>         1     1     FB4_10  STD  RESET
iFreqDiv<13>        1     13    FB4_12  STD  RESET
iFreqDiv<12>        1     12    FB4_13  STD  RESET
iFreqDiv<11>        1     11    FB4_15  STD  RESET
iFreqDiv<10>        1     10    FB4_16  STD  RESET
iFreqDiv<0>         0     0     FB4_18  STD  SET

** 2 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Clk                 FB1_9   5~   GCK/I/O GCK
Clr                 FB2_9   39~  GSR/I/O GSR/I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
StartOUT              3       0     0   2     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Clr               13: iFreqDiv<19>      25: iFreqDiv<2> 
  2: StartOUT          14: iFreqDiv<1>       26: iFreqDiv<30> 
  3: iFreqDiv<0>       15: iFreqDiv<20>      27: iFreqDiv<31> 
  4: iFreqDiv<10>      16: iFreqDiv<21>      28: iFreqDiv<3> 
  5: iFreqDiv<11>      17: iFreqDiv<22>      29: iFreqDiv<4> 
  6: iFreqDiv<12>      18: iFreqDiv<23>      30: iFreqDiv<5> 
  7: iFreqDiv<13>      19: iFreqDiv<24>      31: iFreqDiv<6> 
  8: iFreqDiv<14>      20: iFreqDiv<25>      32: iFreqDiv<7> 
  9: iFreqDiv<15>      21: iFreqDiv<26>      33: iFreqDiv<8> 
 10: iFreqDiv<16>      22: iFreqDiv<27>      34: iFreqDiv<9> 
 11: iFreqDiv<17>      23: iFreqDiv<28>      35: stCnt<0> 
 12: iFreqDiv<18>      24: iFreqDiv<29>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
StartOUT             XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX..... 35
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               32/22
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iFreqDiv<26>          1       0     0   4     FB2_1         (b)     (b)
SawtoothOUT<7>        2       0     0   3     FB2_2   35    I/O     O
iFreqDiv<25>          1       0     0   4     FB2_3         (b)     (b)
iFreqDiv<24>          1       0     0   4     FB2_4         (b)     (b)
SawtoothOUT<8>        2       0     0   3     FB2_5   36    I/O     O
SawtoothOUT<9>        2       0     0   3     FB2_6   37    I/O     O
iFreqDiv<23>          1       0     0   4     FB2_7         (b)     (b)
SawtoothOUT<10>       2       0     0   3     FB2_8   38    I/O     O
iFreqDiv<22>          1       0     0   4     FB2_9   39    GSR/I/O GSR/I
iFreqDiv<21>          1       0     0   4     FB2_10        (b)     (b)
iFreqDiv<20>          1       0     0   4     FB2_11  40    GTS/I/O (b)
iFreqDiv<19>          1       0     0   4     FB2_12        (b)     (b)
iFreqDiv<18>          1       0     0   4     FB2_13        (b)     (b)
iFreqDiv<17>          1       0     0   4     FB2_14  42    GTS/I/O (b)
SawtoothOUT<11>       2       0     0   3     FB2_15  43    I/O     O
iFreqDiv<16>          1       0     0   4     FB2_16        (b)     (b)
SawtoothOUT<6>        1       0     0   4     FB2_17  44    I/O     O
iFreqDiv<15>          1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: SawtoothOUT<10>   12: iFreqDiv<15>      23: iFreqDiv<25> 
  2: SawtoothOUT<6>    13: iFreqDiv<16>      24: iFreqDiv<2> 
  3: SawtoothOUT<7>    14: iFreqDiv<17>      25: iFreqDiv<3> 
  4: SawtoothOUT<8>    15: iFreqDiv<18>      26: iFreqDiv<4> 
  5: SawtoothOUT<9>    16: iFreqDiv<19>      27: iFreqDiv<5> 
  6: iFreqDiv<0>       17: iFreqDiv<1>       28: iFreqDiv<6> 
  7: iFreqDiv<10>      18: iFreqDiv<20>      29: iFreqDiv<7> 
  8: iFreqDiv<11>      19: iFreqDiv<21>      30: iFreqDiv<8> 
  9: iFreqDiv<12>      20: iFreqDiv<22>      31: iFreqDiv<9> 
 10: iFreqDiv<13>      21: iFreqDiv<23>      32: tmpFreqDiv 
 11: iFreqDiv<14>      22: iFreqDiv<24>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iFreqDiv<26>         .....XXXXXXXXXXXXXXXXXXXXXXXXXX......... 26
SawtoothOUT<7>       .X.............................X........ 2
iFreqDiv<25>         .....XXXXXXXXXXXXXXXXX.XXXXXXXX......... 25
iFreqDiv<24>         .....XXXXXXXXXXXXXXXX..XXXXXXXX......... 24
SawtoothOUT<8>       .XX............................X........ 3
SawtoothOUT<9>       .XXX...........................X........ 4
iFreqDiv<23>         .....XXXXXXXXXXXXXXX...XXXXXXXX......... 23
SawtoothOUT<10>      .XXXX..........................X........ 5
iFreqDiv<22>         .....XXXXXXXXXXXXXX....XXXXXXXX......... 22
iFreqDiv<21>         .....XXXXXXXXXXXXX.....XXXXXXXX......... 21
iFreqDiv<20>         .....XXXXXXXXXXXX......XXXXXXXX......... 20
iFreqDiv<19>         .....XXXXXXXXXX.X......XXXXXXXX......... 19
iFreqDiv<18>         .....XXXXXXXXX..X......XXXXXXXX......... 18
iFreqDiv<17>         .....XXXXXXXX...X......XXXXXXXX......... 17
SawtoothOUT<11>      XXXXX..........................X........ 6
iFreqDiv<16>         .....XXXXXXX....X......XXXXXXXX......... 16
SawtoothOUT<6>       ...............................X........ 1
iFreqDiv<15>         .....XXXXXX.....X......XXXXXXXX......... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
tmpFreqDiv            1       0     0   4     FB3_1         (b)     (b)
CmdOUT<0>             0       0     0   5     FB3_2   11    I/O     O
stCnt<0>              1       0     0   4     FB3_3         (b)     (b)
iFreqDiv<31>          1       0     0   4     FB3_4         (b)     (b)
AddrOUT<1>            0       0     0   5     FB3_5   12    I/O     O
iFreqDiv<30>          1       0     0   4     FB3_6         (b)     (b)
iFreqDiv<29>          1       0     0   4     FB3_7         (b)     (b)
SawtoothOUT<5>        0       0     0   5     FB3_8   13    I/O     O
SawtoothOUT<4>        0       0     0   5     FB3_9   14    I/O     O
iFreqDiv<28>          1       0     0   4     FB3_10        (b)     (b)
SawtoothOUT<3>        0       0     0   5     FB3_11  18    I/O     O
iFreqDiv<27>          1       0     0   4     FB3_12        (b)     (b)
iFreqDiv<14>          1       0     0   4     FB3_13        (b)     (b)
SawtoothOUT<2>        0       0     0   5     FB3_14  19    I/O     O
iFreqDiv<8>           2       0     0   3     FB3_15  20    I/O     (b)
SawtoothOUT<1>        0       0     0   5     FB3_16  24    I/O     O
SawtoothOUT<0>        0       0     0   5     FB3_17  22    I/O     O
iFreqDiv<3>           2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Clr               12: iFreqDiv<19>      23: iFreqDiv<29> 
  2: iFreqDiv<0>       13: iFreqDiv<1>       24: iFreqDiv<2> 
  3: iFreqDiv<10>      14: iFreqDiv<20>      25: iFreqDiv<30> 
  4: iFreqDiv<11>      15: iFreqDiv<21>      26: iFreqDiv<31> 
  5: iFreqDiv<12>      16: iFreqDiv<22>      27: iFreqDiv<3> 
  6: iFreqDiv<13>      17: iFreqDiv<23>      28: iFreqDiv<4> 
  7: iFreqDiv<14>      18: iFreqDiv<24>      29: iFreqDiv<5> 
  8: iFreqDiv<15>      19: iFreqDiv<25>      30: iFreqDiv<6> 
  9: iFreqDiv<16>      20: iFreqDiv<26>      31: iFreqDiv<7> 
 10: iFreqDiv<17>      21: iFreqDiv<27>      32: iFreqDiv<8> 
 11: iFreqDiv<18>      22: iFreqDiv<28>      33: iFreqDiv<9> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
tmpFreqDiv           .XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX....... 32
CmdOUT<0>            ........................................ 0
stCnt<0>             XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX....... 33
iFreqDiv<31>         .XXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXX....... 31
AddrOUT<1>           ........................................ 0
iFreqDiv<30>         .XXXXXXXXXXXXXXXXXXXXXXX..XXXXXXX....... 30
iFreqDiv<29>         .XXXXXXXXXXXXXXXXXXXXX.X..XXXXXXX....... 29
SawtoothOUT<5>       ........................................ 0
SawtoothOUT<4>       ........................................ 0
iFreqDiv<28>         .XXXXXXXXXXXXXXXXXXXX..X..XXXXXXX....... 28
SawtoothOUT<3>       ........................................ 0
iFreqDiv<27>         .XXXXXXXXXXXXXXXXXXX...X..XXXXXXX....... 27
iFreqDiv<14>         .XXXXX......X..........X..XXXXXXX....... 14
SawtoothOUT<2>       ........................................ 0
iFreqDiv<8>          .XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX....... 32
SawtoothOUT<1>       ........................................ 0
SawtoothOUT<0>       ........................................ 0
iFreqDiv<3>          .XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX....... 32
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iFreqDiv<9>           1       0     0   4     FB4_1         (b)     (b)
CmdOUT<3>             0       0     0   5     FB4_2   25    I/O     O
iFreqDiv<7>           1       0     0   4     FB4_3         (b)     (b)
iFreqDiv<6>           1       0     0   4     FB4_4         (b)     (b)
CmdOUT<2>             0       0     0   5     FB4_5   26    I/O     O
iFreqDiv<5>           1       0     0   4     FB4_6         (b)     (b)
iFreqDiv<4>           1       0     0   4     FB4_7         (b)     (b)
AddrOUT<3>            0       0     0   5     FB4_8   27    I/O     O
iFreqDiv<2>           1       0     0   4     FB4_9         (b)     (b)
iFreqDiv<1>           1       0     0   4     FB4_10        (b)     (b)
AddrOUT<2>            0       0     0   5     FB4_11  28    I/O     O
iFreqDiv<13>          1       0     0   4     FB4_12        (b)     (b)
iFreqDiv<12>          1       0     0   4     FB4_13        (b)     (b)
AddrOUT<0>            0       0     0   5     FB4_14  29    I/O     O
iFreqDiv<11>          1       0     0   4     FB4_15  33    I/O     (b)
iFreqDiv<10>          1       0     0   4     FB4_16        (b)     (b)
CmdOUT<1>             0       0     0   5     FB4_17  34    I/O     O
iFreqDiv<0>           0       0     0   5     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: iFreqDiv<0>        6: iFreqDiv<2>       10: iFreqDiv<6> 
  2: iFreqDiv<10>       7: iFreqDiv<3>       11: iFreqDiv<7> 
  3: iFreqDiv<11>       8: iFreqDiv<4>       12: iFreqDiv<8> 
  4: iFreqDiv<12>       9: iFreqDiv<5>       13: iFreqDiv<9> 
  5: iFreqDiv<1>      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iFreqDiv<9>          X...XXXXXXXX............................ 9
CmdOUT<3>            ........................................ 0
iFreqDiv<7>          X...XXXXXX.............................. 7
iFreqDiv<6>          X...XXXXX............................... 6
CmdOUT<2>            ........................................ 0
iFreqDiv<5>          X...XXXX................................ 5
iFreqDiv<4>          X...XXX................................. 4
AddrOUT<3>           ........................................ 0
iFreqDiv<2>          X...X................................... 2
iFreqDiv<1>          X....................................... 1
AddrOUT<2>           ........................................ 0
iFreqDiv<13>         XXXXXXXXXXXXX........................... 13
iFreqDiv<12>         XXX.XXXXXXXXX........................... 12
AddrOUT<0>           ........................................ 0
iFreqDiv<11>         XX..XXXXXXXXX........................... 11
iFreqDiv<10>         X...XXXXXXXXX........................... 10
CmdOUT<1>            ........................................ 0
iFreqDiv<0>          ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


AddrOUT(0) <= '0';


AddrOUT(1) <= '1';


AddrOUT(2) <= '0';


AddrOUT(3) <= '0';


CmdOUT(0) <= '1';


CmdOUT(1) <= '1';


CmdOUT(2) <= '0';


CmdOUT(3) <= '0';


SawtoothOUT(0) <= '0';


SawtoothOUT(1) <= '0';


SawtoothOUT(2) <= '0';


SawtoothOUT(3) <= '0';


SawtoothOUT(4) <= '0';


SawtoothOUT(5) <= '0';

FTCPE_SawtoothOUT6: FTCPE port map (SawtoothOUT(6),'1',tmpFreqDiv,Clr,'0');

FTCPE_SawtoothOUT7: FTCPE port map (SawtoothOUT(7),SawtoothOUT(6),tmpFreqDiv,Clr,'0');

FTCPE_SawtoothOUT8: FTCPE port map (SawtoothOUT(8),SawtoothOUT_T(8),tmpFreqDiv,Clr,'0');
SawtoothOUT_T(8) <= (SawtoothOUT(6) AND SawtoothOUT(7));

FTCPE_SawtoothOUT9: FTCPE port map (SawtoothOUT(9),SawtoothOUT_T(9),tmpFreqDiv,Clr,'0');
SawtoothOUT_T(9) <= (SawtoothOUT(6) AND SawtoothOUT(7) AND SawtoothOUT(8));

FTCPE_SawtoothOUT10: FTCPE port map (SawtoothOUT(10),SawtoothOUT_T(10),tmpFreqDiv,Clr,'0');
SawtoothOUT_T(10) <= (SawtoothOUT(6) AND SawtoothOUT(7) AND SawtoothOUT(8) AND 
	SawtoothOUT(9));

FTCPE_SawtoothOUT11: FTCPE port map (SawtoothOUT(11),SawtoothOUT_T(11),tmpFreqDiv,Clr,'0');
SawtoothOUT_T(11) <= (SawtoothOUT(6) AND SawtoothOUT(7) AND SawtoothOUT(8) AND 
	SawtoothOUT(9) AND SawtoothOUT(10));

FDCPE_StartOUT: FDCPE port map (StartOUT,StartOUT_D,Clk,'0','0');
StartOUT_D <= ((Clr AND StartOUT)
	OR (NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31) AND StartOUT)
	OR (NOT Clr AND NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31) AND NOT stCnt(0)));

FTCPE_iFreqDiv0: FTCPE port map (iFreqDiv(0),'1',Clk,'0',Clr);

FTCPE_iFreqDiv1: FTCPE port map (iFreqDiv(1),iFreqDiv(0),Clk,Clr,'0');

FTCPE_iFreqDiv2: FTCPE port map (iFreqDiv(2),iFreqDiv_T(2),Clk,Clr,'0');
iFreqDiv_T(2) <= (iFreqDiv(0) AND iFreqDiv(1));

FTCPE_iFreqDiv3: FTCPE port map (iFreqDiv(3),iFreqDiv_T(3),Clk,Clr,'0');
iFreqDiv_T(3) <= ((iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2))
	OR (NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31)));

FTCPE_iFreqDiv4: FTCPE port map (iFreqDiv(4),iFreqDiv_T(4),Clk,Clr,'0');
iFreqDiv_T(4) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3));

FTCPE_iFreqDiv5: FTCPE port map (iFreqDiv(5),iFreqDiv_T(5),Clk,Clr,'0');
iFreqDiv_T(5) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4));

FTCPE_iFreqDiv6: FTCPE port map (iFreqDiv(6),iFreqDiv_T(6),Clk,Clr,'0');
iFreqDiv_T(6) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5));

FTCPE_iFreqDiv7: FTCPE port map (iFreqDiv(7),iFreqDiv_T(7),Clk,Clr,'0');
iFreqDiv_T(7) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6));

FTCPE_iFreqDiv8: FTCPE port map (iFreqDiv(8),iFreqDiv_T(8),Clk,Clr,'0');
iFreqDiv_T(8) <= ((iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7))
	OR (NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31)));

FTCPE_iFreqDiv9: FTCPE port map (iFreqDiv(9),iFreqDiv_T(9),Clk,Clr,'0');
iFreqDiv_T(9) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8));

FTCPE_iFreqDiv10: FTCPE port map (iFreqDiv(10),iFreqDiv_T(10),Clk,Clr,'0');
iFreqDiv_T(10) <= (iFreqDiv(0) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv11: FTCPE port map (iFreqDiv(11),iFreqDiv_T(11),Clk,Clr,'0');
iFreqDiv_T(11) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(1) AND 
	iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv12: FTCPE port map (iFreqDiv(12),iFreqDiv_T(12),Clk,Clr,'0');
iFreqDiv_T(12) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(1) AND iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND 
	iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND 
	iFreqDiv(9));

FTCPE_iFreqDiv13: FTCPE port map (iFreqDiv(13),iFreqDiv_T(13),Clk,Clr,'0');
iFreqDiv_T(13) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(1) AND iFreqDiv(2) AND iFreqDiv(3) AND 
	iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND 
	iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv14: FTCPE port map (iFreqDiv(14),iFreqDiv_T(14),Clk,Clr,'0');
iFreqDiv_T(14) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv15: FTCPE port map (iFreqDiv(15),iFreqDiv_T(15),Clk,Clr,'0');
iFreqDiv_T(15) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(1) AND 
	iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv16: FTCPE port map (iFreqDiv(16),iFreqDiv_T(16),Clk,Clr,'0');
iFreqDiv_T(16) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(1) AND iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND 
	iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND 
	iFreqDiv(9));

FTCPE_iFreqDiv17: FTCPE port map (iFreqDiv(17),iFreqDiv_T(17),Clk,Clr,'0');
iFreqDiv_T(17) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(1) AND iFreqDiv(2) AND iFreqDiv(3) AND 
	iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND 
	iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv18: FTCPE port map (iFreqDiv(18),iFreqDiv_T(18),Clk,Clr,'0');
iFreqDiv_T(18) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(1) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv19: FTCPE port map (iFreqDiv(19),iFreqDiv_T(19),Clk,Clr,'0');
iFreqDiv_T(19) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(1) AND 
	iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv20: FTCPE port map (iFreqDiv(20),iFreqDiv_T(20),Clk,Clr,'0');
iFreqDiv_T(20) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND 
	iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND 
	iFreqDiv(9));

FTCPE_iFreqDiv21: FTCPE port map (iFreqDiv(21),iFreqDiv_T(21),Clk,Clr,'0');
iFreqDiv_T(21) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(2) AND iFreqDiv(3) AND 
	iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND 
	iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv22: FTCPE port map (iFreqDiv(22),iFreqDiv_T(22),Clk,Clr,'0');
iFreqDiv_T(22) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv23: FTCPE port map (iFreqDiv(23),iFreqDiv_T(23),Clk,Clr,'0');
iFreqDiv_T(23) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv24: FTCPE port map (iFreqDiv(24),iFreqDiv_T(24),Clk,Clr,'0');
iFreqDiv_T(24) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND 
	iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND 
	iFreqDiv(9));

FTCPE_iFreqDiv25: FTCPE port map (iFreqDiv(25),iFreqDiv_T(25),Clk,Clr,'0');
iFreqDiv_T(25) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(2) AND iFreqDiv(3) AND 
	iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND 
	iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv26: FTCPE port map (iFreqDiv(26),iFreqDiv_T(26),Clk,Clr,'0');
iFreqDiv_T(26) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv27: FTCPE port map (iFreqDiv(27),iFreqDiv_T(27),Clk,Clr,'0');
iFreqDiv_T(27) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(26) AND 
	iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv28: FTCPE port map (iFreqDiv(28),iFreqDiv_T(28),Clk,Clr,'0');
iFreqDiv_T(28) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(26) AND 
	iFreqDiv(27) AND iFreqDiv(2) AND iFreqDiv(3) AND iFreqDiv(4) AND 
	iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND 
	iFreqDiv(9));

FTCPE_iFreqDiv29: FTCPE port map (iFreqDiv(29),iFreqDiv_T(29),Clk,Clr,'0');
iFreqDiv_T(29) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(26) AND 
	iFreqDiv(27) AND iFreqDiv(28) AND iFreqDiv(2) AND iFreqDiv(3) AND 
	iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND iFreqDiv(7) AND 
	iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv30: FTCPE port map (iFreqDiv(30),iFreqDiv_T(30),Clk,Clr,'0');
iFreqDiv_T(30) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(26) AND 
	iFreqDiv(27) AND iFreqDiv(28) AND iFreqDiv(29) AND iFreqDiv(2) AND 
	iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND iFreqDiv(6) AND 
	iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_iFreqDiv31: FTCPE port map (iFreqDiv(31),iFreqDiv_T(31),Clk,Clr,'0');
iFreqDiv_T(31) <= (iFreqDiv(0) AND iFreqDiv(10) AND iFreqDiv(11) AND 
	iFreqDiv(12) AND iFreqDiv(13) AND iFreqDiv(14) AND iFreqDiv(15) AND 
	iFreqDiv(16) AND iFreqDiv(17) AND iFreqDiv(18) AND iFreqDiv(19) AND 
	iFreqDiv(1) AND iFreqDiv(20) AND iFreqDiv(21) AND iFreqDiv(22) AND 
	iFreqDiv(23) AND iFreqDiv(24) AND iFreqDiv(25) AND iFreqDiv(26) AND 
	iFreqDiv(27) AND iFreqDiv(28) AND iFreqDiv(29) AND iFreqDiv(2) AND 
	iFreqDiv(30) AND iFreqDiv(3) AND iFreqDiv(4) AND iFreqDiv(5) AND 
	iFreqDiv(6) AND iFreqDiv(7) AND iFreqDiv(8) AND iFreqDiv(9));

FTCPE_stCnt0: FTCPE port map (stCnt(0),'1',Clk,'0','0',stCnt_CE(0));
stCnt_CE(0) <= (NOT Clr AND NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31));

FTCPE_tmpFreqDiv: FTCPE port map (tmpFreqDiv,'1',Clk,Clr,'0',tmpFreqDiv_CE);
tmpFreqDiv_CE <= (NOT iFreqDiv(0) AND NOT iFreqDiv(10) AND NOT iFreqDiv(11) AND 
	NOT iFreqDiv(12) AND NOT iFreqDiv(13) AND NOT iFreqDiv(14) AND NOT iFreqDiv(15) AND 
	NOT iFreqDiv(16) AND NOT iFreqDiv(17) AND NOT iFreqDiv(18) AND NOT iFreqDiv(19) AND 
	NOT iFreqDiv(1) AND NOT iFreqDiv(20) AND NOT iFreqDiv(21) AND NOT iFreqDiv(22) AND 
	NOT iFreqDiv(23) AND NOT iFreqDiv(24) AND NOT iFreqDiv(25) AND NOT iFreqDiv(26) AND 
	NOT iFreqDiv(27) AND NOT iFreqDiv(28) AND NOT iFreqDiv(29) AND NOT iFreqDiv(2) AND 
	NOT iFreqDiv(30) AND iFreqDiv(3) AND NOT iFreqDiv(4) AND NOT iFreqDiv(5) AND 
	NOT iFreqDiv(6) AND NOT iFreqDiv(7) AND iFreqDiv(8) AND NOT iFreqDiv(9) AND 
	NOT iFreqDiv(31));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 StartOUT                         23 GND                           
  2 KPR                              24 SawtoothOUT<1>                
  3 KPR                              25 CmdOUT<3>                     
  4 KPR                              26 CmdOUT<2>                     
  5 Clk                              27 AddrOUT<3>                    
  6 KPR                              28 AddrOUT<2>                    
  7 KPR                              29 AddrOUT<0>                    
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 CmdOUT<0>                        33 KPR                           
 12 AddrOUT<1>                       34 CmdOUT<1>                     
 13 SawtoothOUT<5>                   35 SawtoothOUT<7>                
 14 SawtoothOUT<4>                   36 SawtoothOUT<8>                
 15 TDI                              37 SawtoothOUT<9>                
 16 TMS                              38 SawtoothOUT<10>               
 17 TCK                              39 Clr                           
 18 SawtoothOUT<3>                   40 KPR                           
 19 SawtoothOUT<2>                   41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 SawtoothOUT<11>               
 22 SawtoothOUT<0>                   44 SawtoothOUT<6>                


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
