

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY fpsum IS
	PORT (
            add_sub_sig	: IN STD_LOGIC ;
			clock_sig	: IN STD_LOGIC ;
			datab_sig	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			overflow_sig	: OUT STD_LOGIC ;
			underflow_sig	: OUT STD_LOGIC ;
			zero_sig	: OUT STD_LOGIC ;
			dataa_sig	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			nan_sig	: OUT STD_LOGIC ;
			result_sig	: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
END fpmult;


ARCHITECTURE behavioral OF fpsum IS


   	COMPONENT alt_fpaddsub
	PORT (
            add_sub	: IN STD_LOGIC ;
			clock	: IN STD_LOGIC ;
			datab	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			overflow	: OUT STD_LOGIC ;
			underflow	: OUT STD_LOGIC ;
			zero	: OUT STD_LOGIC ;
			dataa	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			nan	: OUT STD_LOGIC ;
			result	: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
	END COMPONENT; 
    
BEGIN
alt_fpaddsub_inst : alt_fpaddsub PORT MAP (
        add_sub	 => add_sub_sig,
		clock	 => clock_sig,
		dataa	 => dataa_sig,
		datab	 => datab_sig,
		nan	 => nan_sig,
		overflow	 => overflow_sig,
		result	 => result_sig,
		underflow	 => underflow_sig,
		zero	 => zero_sig
	);



END behavioral;

