<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263"><title>Type-C USB+DP Main Link Topology</title><body><section id="SECTION_CA78A97C-6BC5-48E7-9A58-739F6D513295"><fig id="FIG_type-c_usb_dp_main_link_topology_diagram_1"><title>Type-C USB+DP Main Link Topology Diagram</title><image href="FIG_type-c usb+dp main link topology diagram_1.jpg" scalefit="yes" id="IMG_type-c_usb_dp_main_link_topology_diagram_1_jpg" /></fig><table id="TABLE_CA78A97C-6BC5-48E7-9A58-739F6D513295_1"><title>Type-C USB+DP Main Link Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Number of vias allowed</p></entry><entry><p>4 (route within 2 layers).</p></entry></row><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>CMC</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</p></entry></row><row><entry><p>ESD</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</p></entry></row><row><entry><p>Crx cap value</p></entry><entry><p>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</p></entry></row><row><entry><p>Rb resistor value</p></entry><entry><p>220 kΩ ± 5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</p></entry></row><row><entry><p>TX bleed resistor placeholder</p></entry><entry><p>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</p></entry></row><row><entry><p>Supported interfaces</p></entry><entry><p>USB3.2 Gen 2x2 (10 Gbps per lane) and DP2.1 (HBR3 up to 8.1Gbps per lane)</p></entry></row><row><entry><p>Routing style</p></entry><entry><p>Microstrip main route routing must be interleaved.</p><p>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_AD3C12EC-2011-4878-B1D8-8DCED842FD85"><title>Mainstream, Standard Loss (SL), Rx,Tx</title><table id="TABLE_AD3C12EC-2011-4878-B1D8-8DCED842FD85_1"><title>Type-C USB+DP Main Link Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS</p></entry><entry><p>8</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS</p></entry><entry><p>86</p></entry></row><row><entry><p>M3+M4+M5</p></entry><entry><p>MS</p></entry><entry><p>25</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 86</p><p>Max Length Total Note: For DSL max length is 100 mm </p></section></body></topic>