s clk_divider/clk_out1         in16[0]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[1]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[2]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[3]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[4]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[5]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[6]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[7]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[8]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[9]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1        in16[10]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1        in16[11]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1        gameover      12190 -2147483648 -2147483648      12190
s clk_divider/clk_out1           sw[0]      13790 -2147483648 -2147483648      13790
s clk_divider/clk_out1           sw[1]      15390 -2147483648 -2147483648      15390
s clk_divider/clk_out1           sw[2]      12190 -2147483648 -2147483648      12190
s clk_divider/clk_out1           sw[3]      12190 -2147483648 -2147483648      12190
s clk_divider/clk_out1           sw[4]      13790 -2147483648 -2147483648      13790
s clk_divider/clk_out1            btnr      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnl      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnu      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnc      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1            btnd      12180 -2147483648 -2147483648      12180
s clk_divider/clk_out1    score_out[0]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[1]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[2]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[3]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[4]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[5]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[6]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[7]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1    score_out[8]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1    score_out[9]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[10]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[11]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[12]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[13]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[14]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[15]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[16]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[17]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[18]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[19]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[20]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[21]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[22]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[23]      15590 -2147483648 -2147483648      15590
s clk_divider/clk_out1   score_out[24]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[25]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[26]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[27]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[28]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[29]      15690 -2147483648 -2147483648      15690
s clk_divider/clk_out1   score_out[30]      15640 -2147483648 -2147483648      15640
s clk_divider/clk_out1   score_out[31]      15640 -2147483648 -2147483648      15640
t clk_divider/clk_out1          vga_vs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1          vga_hs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1        vga_b[0]       9330 -2147483648 -2147483648       9330
c   hcount_out[0]        vga_b[0]      12700      12700      12700      12700
c   hcount_out[1]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[1]        vga_b[0]      12700      12700      12700      12700
c   hcount_out[2]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[2]        vga_b[0]       7640       7640       7640       7640
c   hcount_out[3]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[3]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[8]        vga_b[0]       9240       9240       9240       9240
c   hcount_out[8]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_b[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_b[0]      14300      14300      14300      14300
c  hcount_out[10]        vga_b[0]      14300      14300      14300      14300
t clk_divider/clk_out1        vga_b[1]      10930 -2147483648 -2147483648      10930
c   hcount_out[0]        vga_b[1]      14300      14300      14300      14300
c   hcount_out[1]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[1]        vga_b[1]      14300      14300      14300      14300
c   hcount_out[2]        vga_b[1]      12700      12700      12700      12700
c   hcount_out[2]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[3]        vga_b[1]      14300      14300      14300      14300
c   hcount_out[3]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_b[1]      14300      14300      14300      14300
c   hcount_out[8]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[8]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_b[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_b[1]      15900      15900      15900      15900
c  hcount_out[10]        vga_b[1]      15900      15900      15900      15900
t clk_divider/clk_out1        vga_b[2]      12530 -2147483648 -2147483648      12530
c   hcount_out[0]        vga_b[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_b[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_b[2]      14300      14300      14300      14300
c   hcount_out[3]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[3]        vga_b[2]      15900      15900      15900      15900
c   hcount_out[4]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[4]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[7]        vga_b[2]      15900      15900      15900      15900
c   hcount_out[7]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_b[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_b[2]      17500      17500      17500      17500
c  hcount_out[10]        vga_b[2]      17500      17500      17500      17500
t clk_divider/clk_out1        vga_b[3]      14130 -2147483648 -2147483648      14130
c   hcount_out[0]        vga_b[3]      17500      17500      17500      17500
c   hcount_out[1]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[1]        vga_b[3]      17500      17500      17500      17500
c   hcount_out[2]        vga_b[3]      15900      15900      15900      15900
c   hcount_out[2]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[3]        vga_b[3]      17500      17500      17500      17500
c   hcount_out[3]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_b[3]      17500      17500      17500      17500
c   hcount_out[8]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[8]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_b[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_b[3]      19100      19100      19100      19100
c  hcount_out[10]        vga_b[3]      19100      19100      19100      19100
t clk_divider/clk_out1        vga_g[0]       9330 -2147483648 -2147483648       9330
c   hcount_out[0]        vga_g[0]      12700      12700      12700      12700
c   hcount_out[1]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[1]        vga_g[0]      12700      12700      12700      12700
c   hcount_out[2]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[2]        vga_g[0]       7640       7640       7640       7640
c   hcount_out[3]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[3]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[8]        vga_g[0]       9240       9240       9240       9240
c   hcount_out[8]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_g[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_g[0]      14300      14300      14300      14300
c  hcount_out[10]        vga_g[0]      14300      14300      14300      14300
t clk_divider/clk_out1        vga_g[1]      10930 -2147483648 -2147483648      10930
c   hcount_out[0]        vga_g[1]      14300      14300      14300      14300
c   hcount_out[1]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[1]        vga_g[1]      14300      14300      14300      14300
c   hcount_out[2]        vga_g[1]      12700      12700      12700      12700
c   hcount_out[2]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[3]        vga_g[1]      14300      14300      14300      14300
c   hcount_out[3]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_g[1]      14300      14300      14300      14300
c   hcount_out[8]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[8]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_g[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_g[1]      15900      15900      15900      15900
c  hcount_out[10]        vga_g[1]      15900      15900      15900      15900
t clk_divider/clk_out1        vga_g[2]      12530 -2147483648 -2147483648      12530
c   hcount_out[0]        vga_g[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_g[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_g[2]      14300      14300      14300      14300
c   hcount_out[3]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[3]        vga_g[2]      15900      15900      15900      15900
c   hcount_out[4]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[4]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[7]        vga_g[2]      15900      15900      15900      15900
c   hcount_out[7]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_g[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_g[2]      17500      17500      17500      17500
c  hcount_out[10]        vga_g[2]      17500      17500      17500      17500
t clk_divider/clk_out1        vga_g[3]      14130 -2147483648 -2147483648      14130
c   hcount_out[0]        vga_g[3]      17500      17500      17500      17500
c   hcount_out[1]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[1]        vga_g[3]      17500      17500      17500      17500
c   hcount_out[2]        vga_g[3]      15900      15900      15900      15900
c   hcount_out[2]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[3]        vga_g[3]      17500      17500      17500      17500
c   hcount_out[3]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_g[3]      17500      17500      17500      17500
c   hcount_out[8]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[8]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_g[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_g[3]      19100      19100      19100      19100
c  hcount_out[10]        vga_g[3]      19100      19100      19100      19100
t clk_divider/clk_out1        vga_r[0]       9330 -2147483648 -2147483648       9330
c   hcount_out[0]        vga_r[0]      12700      12700      12700      12700
c   hcount_out[1]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[1]        vga_r[0]      12700      12700      12700      12700
c   hcount_out[2]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[2]        vga_r[0]       7640       7640       7640       7640
c   hcount_out[3]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[3]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[4]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[5]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[6]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[7]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[8]        vga_r[0]       9240       9240       9240       9240
c   hcount_out[8]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_r[0]      14300      14300      14300      14300
c   hcount_out[9]        vga_r[0]      14300      14300      14300      14300
c  hcount_out[10]        vga_r[0]      14300      14300      14300      14300
t clk_divider/clk_out1        vga_r[1]      10930 -2147483648 -2147483648      10930
c   hcount_out[0]        vga_r[1]      14300      14300      14300      14300
c   hcount_out[1]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[1]        vga_r[1]      14300      14300      14300      14300
c   hcount_out[2]        vga_r[1]      12700      12700      12700      12700
c   hcount_out[2]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[3]        vga_r[1]      14300      14300      14300      14300
c   hcount_out[3]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[4]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[5]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[6]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[7]        vga_r[1]      14300      14300      14300      14300
c   hcount_out[8]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[8]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_r[1]      15900      15900      15900      15900
c   hcount_out[9]        vga_r[1]      15900      15900      15900      15900
c  hcount_out[10]        vga_r[1]      15900      15900      15900      15900
t clk_divider/clk_out1        vga_r[2]      12530 -2147483648 -2147483648      12530
c   hcount_out[0]        vga_r[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_r[2]      15900      15900      15900      15900
c   hcount_out[1]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[2]        vga_r[2]      14300      14300      14300      14300
c   hcount_out[3]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[3]        vga_r[2]      15900      15900      15900      15900
c   hcount_out[4]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[4]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[5]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[6]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[7]        vga_r[2]      15900      15900      15900      15900
c   hcount_out[7]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[8]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_r[2]      17500      17500      17500      17500
c   hcount_out[9]        vga_r[2]      17500      17500      17500      17500
c  hcount_out[10]        vga_r[2]      17500      17500      17500      17500
t clk_divider/clk_out1        vga_r[3]      14130 -2147483648 -2147483648      14130
c   hcount_out[0]        vga_r[3]      17500      17500      17500      17500
c   hcount_out[1]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[1]        vga_r[3]      17500      17500      17500      17500
c   hcount_out[2]        vga_r[3]      15900      15900      15900      15900
c   hcount_out[2]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[3]        vga_r[3]      17500      17500      17500      17500
c   hcount_out[3]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[4]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[5]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[6]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[7]        vga_r[3]      17500      17500      17500      17500
c   hcount_out[8]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[8]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_r[3]      19100      19100      19100      19100
c   hcount_out[9]        vga_r[3]      19100      19100      19100      19100
c  hcount_out[10]        vga_r[3]      19100      19100      19100      19100
t clk_divider/clk_out1           right       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           right      15390 -2147483648 -2147483648      15390
t clk_divider/clk_out1            left       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1            left      13790 -2147483648 -2147483648      13790
t clk_divider/clk_out1           shoot       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           shoot       4390 -2147483648 -2147483648       4390
t clk_divider/clk_out1           reset       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           reset      10590 -2147483648 -2147483648      10590
t clk_divider/clk_out1   vcount_out[0]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[0]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[1]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[1]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[2]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[2]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   vcount_out[3]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[3]      18480 -2147483648 -2147483648      18480
t clk_divider/clk_out1   vcount_out[4]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[4]      18480 -2147483648 -2147483648      18480
t clk_divider/clk_out1   vcount_out[5]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[5]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   vcount_out[6]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[6]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   vcount_out[7]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[7]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   vcount_out[8]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[8]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   vcount_out[9]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   vcount_out[9]      13940 -2147483648 -2147483648      13940
t clk_divider/clk_out1   hcount_out[0]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[0]      20340 -2147483648 -2147483648      20340
t clk_divider/clk_out1   hcount_out[1]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[1]      20340 -2147483648 -2147483648      20340
t clk_divider/clk_out1   hcount_out[2]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[2]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   hcount_out[3]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[3]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   hcount_out[4]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[4]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   hcount_out[5]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[5]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   hcount_out[6]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[6]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1   hcount_out[7]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[7]      17140 -2147483648 -2147483648      17140
t clk_divider/clk_out1   hcount_out[8]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[8]      15540 -2147483648 -2147483648      15540
t clk_divider/clk_out1   hcount_out[9]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1   hcount_out[9]      18740 -2147483648 -2147483648      18740
t clk_divider/clk_out1  hcount_out[10]       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1  hcount_out[10]      17140 -2147483648 -2147483648      17140
c clk_divider/clk_out1             CLK          0          0 -2147483648 -2147483648
t clk_divider/clk_out1           an[0]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[1]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[2]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[3]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[4]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[5]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[6]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[7]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[0]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[1]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[2]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[3]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[4]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[5]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1      seg_out[6]       3030 -2147483648 -2147483648       3030
