// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

wire   [0:0] tmp_1_fu_146_p2;
wire   [14:0] tmp_fu_152_p1;
wire   [14:0] res_0_V_write_assign_fu_156_p3;
wire   [0:0] tmp_1_1_fu_168_p2;
wire   [14:0] tmp_7_fu_174_p1;
wire   [14:0] res_1_V_write_assign_fu_178_p3;
wire   [0:0] tmp_1_2_fu_190_p2;
wire   [14:0] tmp_8_fu_196_p1;
wire   [14:0] res_2_V_write_assign_fu_200_p3;
wire   [0:0] tmp_1_3_fu_212_p2;
wire   [14:0] tmp_9_fu_218_p1;
wire   [14:0] res_3_V_write_assign_fu_222_p3;
wire   [0:0] tmp_1_4_fu_234_p2;
wire   [14:0] tmp_10_fu_240_p1;
wire   [14:0] res_4_V_write_assign_fu_244_p3;
wire   [0:0] tmp_1_5_fu_256_p2;
wire   [14:0] tmp_11_fu_262_p1;
wire   [14:0] res_5_V_write_assign_fu_266_p3;
wire   [0:0] tmp_1_6_fu_278_p2;
wire   [14:0] tmp_12_fu_284_p1;
wire   [14:0] res_6_V_write_assign_fu_288_p3;
wire   [0:0] tmp_1_7_fu_300_p2;
wire   [14:0] tmp_13_fu_306_p1;
wire   [14:0] res_7_V_write_assign_fu_310_p3;
wire   [0:0] tmp_1_8_fu_322_p2;
wire   [14:0] tmp_14_fu_328_p1;
wire   [14:0] res_8_V_write_assign_fu_332_p3;
wire   [0:0] tmp_1_9_fu_344_p2;
wire   [14:0] tmp_15_fu_350_p1;
wire   [14:0] res_9_V_write_assign_fu_354_p3;
wire   [0:0] tmp_1_s_fu_366_p2;
wire   [14:0] tmp_16_fu_372_p1;
wire   [14:0] res_10_V_write_assign_fu_376_p3;
wire   [0:0] tmp_1_10_fu_388_p2;
wire   [14:0] tmp_17_fu_394_p1;
wire   [14:0] res_11_V_write_assign_fu_398_p3;
wire   [0:0] tmp_1_11_fu_410_p2;
wire   [14:0] tmp_18_fu_416_p1;
wire   [14:0] res_12_V_write_assign_fu_420_p3;
wire   [0:0] tmp_1_12_fu_432_p2;
wire   [14:0] tmp_19_fu_438_p1;
wire   [14:0] res_13_V_write_assign_fu_442_p3;
wire   [0:0] tmp_1_13_fu_454_p2;
wire   [14:0] tmp_20_fu_460_p1;
wire   [14:0] res_14_V_write_assign_fu_464_p3;
wire   [0:0] tmp_1_14_fu_476_p2;
wire   [14:0] tmp_21_fu_482_p1;
wire   [14:0] res_15_V_write_assign_fu_486_p3;
wire   [15:0] res_0_V_write_assign_cast_fu_164_p1;
wire   [15:0] res_1_V_write_assign_cast_fu_186_p1;
wire   [15:0] res_2_V_write_assign_cast_fu_208_p1;
wire   [15:0] res_3_V_write_assign_cast_fu_230_p1;
wire   [15:0] res_4_V_write_assign_cast_fu_252_p1;
wire   [15:0] res_5_V_write_assign_cast_fu_274_p1;
wire   [15:0] res_6_V_write_assign_cast_fu_296_p1;
wire   [15:0] res_7_V_write_assign_cast_fu_318_p1;
wire   [15:0] res_8_V_write_assign_cast_fu_340_p1;
wire   [15:0] res_9_V_write_assign_cast_fu_362_p1;
wire   [15:0] res_10_V_write_assign_cast_fu_384_p1;
wire   [15:0] res_11_V_write_assign_cast_fu_406_p1;
wire   [15:0] res_12_V_write_assign_cast_fu_428_p1;
wire   [15:0] res_13_V_write_assign_cast_fu_450_p1;
wire   [15:0] res_14_V_write_assign_cast_fu_472_p1;
wire   [15:0] res_15_V_write_assign_cast_fu_494_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = res_0_V_write_assign_cast_fu_164_p1;

assign ap_return_1 = res_1_V_write_assign_cast_fu_186_p1;

assign ap_return_10 = res_10_V_write_assign_cast_fu_384_p1;

assign ap_return_11 = res_11_V_write_assign_cast_fu_406_p1;

assign ap_return_12 = res_12_V_write_assign_cast_fu_428_p1;

assign ap_return_13 = res_13_V_write_assign_cast_fu_450_p1;

assign ap_return_14 = res_14_V_write_assign_cast_fu_472_p1;

assign ap_return_15 = res_15_V_write_assign_cast_fu_494_p1;

assign ap_return_2 = res_2_V_write_assign_cast_fu_208_p1;

assign ap_return_3 = res_3_V_write_assign_cast_fu_230_p1;

assign ap_return_4 = res_4_V_write_assign_cast_fu_252_p1;

assign ap_return_5 = res_5_V_write_assign_cast_fu_274_p1;

assign ap_return_6 = res_6_V_write_assign_cast_fu_296_p1;

assign ap_return_7 = res_7_V_write_assign_cast_fu_318_p1;

assign ap_return_8 = res_8_V_write_assign_cast_fu_340_p1;

assign ap_return_9 = res_9_V_write_assign_cast_fu_362_p1;

assign res_0_V_write_assign_cast_fu_164_p1 = res_0_V_write_assign_fu_156_p3;

assign res_0_V_write_assign_fu_156_p3 = ((tmp_1_fu_146_p2[0:0] === 1'b1) ? tmp_fu_152_p1 : 15'd0);

assign res_10_V_write_assign_cast_fu_384_p1 = res_10_V_write_assign_fu_376_p3;

assign res_10_V_write_assign_fu_376_p3 = ((tmp_1_s_fu_366_p2[0:0] === 1'b1) ? tmp_16_fu_372_p1 : 15'd0);

assign res_11_V_write_assign_cast_fu_406_p1 = res_11_V_write_assign_fu_398_p3;

assign res_11_V_write_assign_fu_398_p3 = ((tmp_1_10_fu_388_p2[0:0] === 1'b1) ? tmp_17_fu_394_p1 : 15'd0);

assign res_12_V_write_assign_cast_fu_428_p1 = res_12_V_write_assign_fu_420_p3;

assign res_12_V_write_assign_fu_420_p3 = ((tmp_1_11_fu_410_p2[0:0] === 1'b1) ? tmp_18_fu_416_p1 : 15'd0);

assign res_13_V_write_assign_cast_fu_450_p1 = res_13_V_write_assign_fu_442_p3;

assign res_13_V_write_assign_fu_442_p3 = ((tmp_1_12_fu_432_p2[0:0] === 1'b1) ? tmp_19_fu_438_p1 : 15'd0);

assign res_14_V_write_assign_cast_fu_472_p1 = res_14_V_write_assign_fu_464_p3;

assign res_14_V_write_assign_fu_464_p3 = ((tmp_1_13_fu_454_p2[0:0] === 1'b1) ? tmp_20_fu_460_p1 : 15'd0);

assign res_15_V_write_assign_cast_fu_494_p1 = res_15_V_write_assign_fu_486_p3;

assign res_15_V_write_assign_fu_486_p3 = ((tmp_1_14_fu_476_p2[0:0] === 1'b1) ? tmp_21_fu_482_p1 : 15'd0);

assign res_1_V_write_assign_cast_fu_186_p1 = res_1_V_write_assign_fu_178_p3;

assign res_1_V_write_assign_fu_178_p3 = ((tmp_1_1_fu_168_p2[0:0] === 1'b1) ? tmp_7_fu_174_p1 : 15'd0);

assign res_2_V_write_assign_cast_fu_208_p1 = res_2_V_write_assign_fu_200_p3;

assign res_2_V_write_assign_fu_200_p3 = ((tmp_1_2_fu_190_p2[0:0] === 1'b1) ? tmp_8_fu_196_p1 : 15'd0);

assign res_3_V_write_assign_cast_fu_230_p1 = res_3_V_write_assign_fu_222_p3;

assign res_3_V_write_assign_fu_222_p3 = ((tmp_1_3_fu_212_p2[0:0] === 1'b1) ? tmp_9_fu_218_p1 : 15'd0);

assign res_4_V_write_assign_cast_fu_252_p1 = res_4_V_write_assign_fu_244_p3;

assign res_4_V_write_assign_fu_244_p3 = ((tmp_1_4_fu_234_p2[0:0] === 1'b1) ? tmp_10_fu_240_p1 : 15'd0);

assign res_5_V_write_assign_cast_fu_274_p1 = res_5_V_write_assign_fu_266_p3;

assign res_5_V_write_assign_fu_266_p3 = ((tmp_1_5_fu_256_p2[0:0] === 1'b1) ? tmp_11_fu_262_p1 : 15'd0);

assign res_6_V_write_assign_cast_fu_296_p1 = res_6_V_write_assign_fu_288_p3;

assign res_6_V_write_assign_fu_288_p3 = ((tmp_1_6_fu_278_p2[0:0] === 1'b1) ? tmp_12_fu_284_p1 : 15'd0);

assign res_7_V_write_assign_cast_fu_318_p1 = res_7_V_write_assign_fu_310_p3;

assign res_7_V_write_assign_fu_310_p3 = ((tmp_1_7_fu_300_p2[0:0] === 1'b1) ? tmp_13_fu_306_p1 : 15'd0);

assign res_8_V_write_assign_cast_fu_340_p1 = res_8_V_write_assign_fu_332_p3;

assign res_8_V_write_assign_fu_332_p3 = ((tmp_1_8_fu_322_p2[0:0] === 1'b1) ? tmp_14_fu_328_p1 : 15'd0);

assign res_9_V_write_assign_cast_fu_362_p1 = res_9_V_write_assign_fu_354_p3;

assign res_9_V_write_assign_fu_354_p3 = ((tmp_1_9_fu_344_p2[0:0] === 1'b1) ? tmp_15_fu_350_p1 : 15'd0);

assign tmp_10_fu_240_p1 = data_4_V_read[14:0];

assign tmp_11_fu_262_p1 = data_5_V_read[14:0];

assign tmp_12_fu_284_p1 = data_6_V_read[14:0];

assign tmp_13_fu_306_p1 = data_7_V_read[14:0];

assign tmp_14_fu_328_p1 = data_8_V_read[14:0];

assign tmp_15_fu_350_p1 = data_9_V_read[14:0];

assign tmp_16_fu_372_p1 = data_10_V_read[14:0];

assign tmp_17_fu_394_p1 = data_11_V_read[14:0];

assign tmp_18_fu_416_p1 = data_12_V_read[14:0];

assign tmp_19_fu_438_p1 = data_13_V_read[14:0];

assign tmp_1_10_fu_388_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_11_fu_410_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_12_fu_432_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_13_fu_454_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_14_fu_476_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_1_fu_168_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_2_fu_190_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_3_fu_212_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_4_fu_234_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_5_fu_256_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_6_fu_278_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_7_fu_300_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_8_fu_322_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_9_fu_344_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_fu_146_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_1_s_fu_366_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_20_fu_460_p1 = data_14_V_read[14:0];

assign tmp_21_fu_482_p1 = data_15_V_read[14:0];

assign tmp_7_fu_174_p1 = data_1_V_read[14:0];

assign tmp_8_fu_196_p1 = data_2_V_read[14:0];

assign tmp_9_fu_218_p1 = data_3_V_read[14:0];

assign tmp_fu_152_p1 = data_0_V_read[14:0];

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
