<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>COX Shield: NVIC Register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="coocox_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">COX Shield
   &#160;<span id="projectnumber">V2.0.0</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_o_r_e___n_v_i_c___register.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">NVIC Register</div>  </div>
<div class="ingroups"><a class="el" href="group__x_c_o_r_e.html">xCORE</a></div></div><!--header-->
<div class="contents">

<p>Here are the details info of NVIC registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for NVIC Register:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___c_o_r_e___n_v_i_c___register.png" border="0" alt="" usemap="#group______c__o__r__e______n__v__i__c______register"/>
<map name="group______c__o__r__e______n__v__i__c______register" id="group______c__o__r__e______n__v__i__c______register">
<area shape="rect" id="node1" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0.html" title="Defines for the bit fields in the NVIC_PEND0 register." alt="" coords="292,5,439,43"/><area shape="rect" id="node2" href="group___n_u_c1xx___n_v_i_c___register___address.html" title="Defines for the bit fields in the NVIC_Register_Address register." alt="" coords="291,67,440,106"/><area shape="rect" id="node3" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t.html" title="Defines for the bit fields in the NVIC_DBG_INT register." alt="" coords="282,130,449,169"/><area shape="rect" id="node4" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2.html" title="Defines for the bit fields in the NVIC_SYS_PRI2 register." alt="" coords="274,193,457,231"/><area shape="rect" id="node5" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3.html" title="Defines for the bit fields in the NVIC_SYS_PRI3 register." alt="" coords="274,255,457,294"/><area shape="rect" id="node6" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r.html" title="Defines for the bit fields in the NVIC_DBG_XFER register." alt="" coords="298,318,433,357"/><area shape="rect" id="node7" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0.html" title="Defines for the bit fields in the NVIC_PRI0 register." alt="" coords="290,381,441,419"/><area shape="rect" id="node8" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1.html" title="Defines for the bit fields in the NVIC_PRI1 register." alt="" coords="290,443,441,482"/><area shape="rect" id="node9" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2.html" title="Defines for the bit fields in the NVIC_PRI2 register." alt="" coords="290,506,441,545"/><area shape="rect" id="node10" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3.html" title="Defines for the bit fields in the NVIC_PRI3 register." alt="" coords="290,569,441,607"/><area shape="rect" id="node11" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4.html" title="Defines for the bit fields in the NVIC_PRI4 register." alt="" coords="290,631,441,670"/><area shape="rect" id="node12" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5.html" title="Defines for the bit fields in the NVIC_PRI5 register." alt="" coords="290,694,441,733"/><area shape="rect" id="node13" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6.html" title="Defines for the bit fields in the NVIC_PRI6 register." alt="" coords="290,757,441,795"/><area shape="rect" id="node14" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7.html" title="Defines for the bit fields in the NVIC_PRI7 register." alt="" coords="290,819,441,858"/><area shape="rect" id="node15" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l.html" title="Defines for the bit fields in the NVIC_CFG_CTRL register." alt="" coords="283,882,448,921"/><area shape="rect" id="node16" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t.html" title="Defines for the bit fields in the NVIC_ST_CURRENT register." alt="" coords="267,945,464,983"/><area shape="rect" id="node17" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l.html" title="Defines for the bit fields in the NVIC_ST_CAL register." alt="" coords="285,1007,445,1046"/><area shape="rect" id="node18" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l.html" title="Defines for the bit fields in the NVIC_INT_CTRL register." alt="" coords="279,1070,452,1109"/><area shape="rect" id="node19" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t.html" title="Defines for the bit fields in the NVIC_DEBUG_STAT register." alt="" coords="280,1133,451,1171"/><area shape="rect" id="node20" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l.html" title="Defines for the bit fields in the NVIC_SYS_CTRL register." alt="" coords="277,1195,454,1234"/><area shape="rect" id="node21" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html" title="Defines for the bit fields in the NVIC_APINT register." alt="" coords="297,1258,434,1297"/><area shape="rect" id="node22" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0.html" title="Defines for the bit fields in the NVIC_DIS0 register." alt="" coords="289,1321,442,1359"/><area shape="rect" id="node23" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d.html" title="Defines for the bit fields in the NVIC_ST_RELOAD register." alt="" coords="272,1383,459,1422"/><area shape="rect" id="node24" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0.html" title="Defines for the bit fields in the NVIC_EN0 register." alt="" coords="291,1446,440,1485"/><area shape="rect" id="node26" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l.html" title="Defines for the bit fields in the NVIC_SYS_HND_CTRL register." alt="" coords="279,1509,452,1547"/><area shape="rect" id="node28" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a.html" title="Defines for the bit fields in the NVIC_DBG_DATA register." alt="" coords="281,1571,450,1610"/><area shape="rect" id="node29" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0.html" title="Defines for the bit fields in the NVIC_UNPEND0 register." alt="" coords="283,1634,448,1673"/><area shape="rect" id="node30" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l.html" title="Defines for the bit fields in the NVIC_ST_CTRL register." alt="" coords="281,1697,450,1735"/><area shape="rect" id="node31" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r.html" title="Defines for the bit fields in the NVIC_ACTLR register." alt="" coords="294,1759,437,1798"/><area shape="rect" id="node32" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l.html" title="Defines for the bit fields in the NVIC_DBG_CTRL register." alt="" coords="275,1822,455,1861"/><area shape="rect" id="node33" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e.html" title="Defines for the bit fields in the NVIC_INT_TYPE register." alt="" coords="280,1885,451,1923"/><area shape="rect" id="node34" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d.html" title="Defines for the bit fields in the NVIC_CPUID register." alt="" coords="295,1947,436,1986"/><area shape="rect" id="node27" href="group__x_c_o_r_e.html" title="ARM Cortex&#45;M0/M3 Core peripheral (CPU, NVIC, Systick)." alt="" coords="6,983,69,1009"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___address"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___address.html">NVIC Address Register(NVIC_Address)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___address"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_Register_Address register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e.html">NVIC Interrupt Type Register(NVIC_INT_TYPE)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_INT_TYPE register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r.html">NVIC ACTLR Register(NVIC_ACTLR)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_ACTLR register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l.html">NVIC Status Control Register(NVIC_ST_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_ST_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d.html">NVIC Status Reload Register(NVIC_ST_RELOAD)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_ST_RELOAD register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t.html">NVIC Status Current Register(NVIC_ST_CURRENT)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_ST_CURRENT register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l.html">NVIC Status Cal Register(NVIC_ST_CAL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_ST_CAL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0.html">NVIC Ebanle0 Register(NVIC_EN0)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_EN0 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0.html">NVIC Disable0 Register(NVIC_DIS0)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DIS0 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0.html">NVIC PEND 0 Register(NVIC_PEND0)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PEND0 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0.html">NVIC UNPEND 0 Register(NVIC_UNPEND0)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_UNPEND0 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0.html">NVIC Priority 0 Register(NVIC_PRI0)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI0 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1.html">NVIC Priority 1 Register(NVIC_PRI1)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI1 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2.html">NVIC Priority 2 Register(NVIC_PRI2)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI2 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3.html">NVIC Priority 3 Register(NVIC_PRI3)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI3 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4.html">NVIC Priority 4 Register(NVIC_PRI4)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI4 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5.html">NVIC Priority 5 Register(NVIC_PRI5)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI5 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6.html">NVIC Priority 6 Register(NVIC_PRI6)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI6 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7.html">NVIC Priority 7 Register(NVIC_PRI7)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_PRI7 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d.html">NVIC CPUID Register(NVIC_CPUID)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_CPUID register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l.html">NVIC Interrupt Control Register(NVIC_INT_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_INT_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html">NVIC APINT Register(NVIC_APINT)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_APINT register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l.html">NVIC System Control Register(NVIC_SYS_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_SYS_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l.html">NVIC Cfg Control Register(NVIC_CFG_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_CFG_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2.html">NVIC System Priority 2 Register(NVIC_SYS_PRI2)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_SYS_PRI2 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3.html">NVIC System Priority 3 Register(NVIC_SYS_PRI3)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_SYS_PRI3 register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l.html">NVIC HND Control Register(NVIC_SYS_HND_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_SYS_HND_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t.html">NVIC Debug State Register(NVIC_DEBUG_STAT)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DEBUG_STAT register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l.html">NVIC Debug Control Register(NVIC_DBG_CTRL)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DBG_CTRL register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r.html">NVIC XFER Register(NVIC_DBG_XFER)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DBG_XFER register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a.html">NVIC Debug Data Register(NVIC_DBG_DATA)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DBG_DATA register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t.html">NVIC Debug Intrrupt Register(NVIC_DBG_INT)</a></td></tr>
<tr class="memdesc:group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the NVIC_DBG_INT register. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Here are the details info of NVIC registers. </p>
<p>it contains:</p>
<ul>
<li>Register offset.</li>
<li>Details bit-field of the registers.</li>
<li>Enum and mask of the registers.</li>
</ul>
<p>Users can read or write the registers thourgh <a class="el" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG()</a>. </p>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<address>
  <small>
    &copy;&nbsp;2009-2011 by CooCox - 
    visit <a href="http://www.coocox.org/">http://www.coocox.org/</a>
  </small>
</address>
</body>
</html>
