// Seed: 1015914700
module module_0 (
    output id_0,
    output logic id_1
    , id_12,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11
);
  wor id_13 = id_13;
  always @(1'h0 or negedge 1) begin
    id_3#(.id_5(1)) <= id_7;
    if (1) begin
      id_13[1] <= id_7 == id_4;
    end
  end
  real id_14;
  assign id_3 = 1'b0;
  always @(*) id_0 = 1'b0;
endmodule
