
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet" "*.svh"]] 
# }
# synth_design -top axi_mm_a32_d128_packet_master_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top axi_mm_a32_d128_packet_master_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 62546
WARNING: [Synth 8-2507] parameter declaration becomes local in ll_auto_sync with formal parameter declaration list [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in ll_auto_sync with formal parameter declaration list [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:54]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 10176 ; free virtual = 417072
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_mm_a32_d128_packet_master_top' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_top.sv:18]
INFO: [Synth 8-6157] synthesizing module 'll_auto_sync' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:29]
	Parameter MARKER_WIDTH bound to: 1 - type: integer 
	Parameter PERSISTENT_MARKER bound to: 1'b1 
	Parameter PERSISTENT_STROBE bound to: 1'b1 
	Parameter NO_MARKER bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'level_delay' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/level_delay.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'level_delay' (1#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/level_delay.sv:36]
WARNING: [Synth 8-6014] Unused sequential element delay_z_1st_strobe_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:121]
WARNING: [Synth 8-6014] Unused sequential element marker_replay_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'll_auto_sync' (2#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_auto_sync.sv:29]
INFO: [Synth 8-6157] synthesizing module 'll_transmit' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_transmit.sv:29]
	Parameter WIDTH bound to: 49 - type: integer 
	Parameter DEPTH bound to: 8'b00000001 
	Parameter TX_CRED_SIZE bound to: 3'b001 
	Parameter ASYMMETRIC_CREDIT bound to: 1'b0 
	Parameter DEFAULT_TX_CRED bound to: 8'b00001000 
INFO: [Synth 8-6157] synthesizing module 'll_tx_ctrl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_ctrl.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'll_tx_ctrl' (3#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_ctrl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'll_tx_cred' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:26]
	Parameter ASYMMETRIC_CREDIT bound to: 1'b0 
	Parameter TX_CRED_SIZE bound to: 3'b001 
	Parameter DEFAULT_TX_CRED bound to: 8'b00001000 
WARNING: [Synth 8-6014] Unused sequential element rx_credit_enc_asym_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:92]
WARNING: [Synth 8-6014] Unused sequential element txonline_dly2_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:111]
WARNING: [Synth 8-6014] Unused sequential element tx_coal_tx_credit_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:130]
WARNING: [Synth 8-6014] Unused sequential element potential_asym_credit_usage_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:146]
WARNING: [Synth 8-6014] Unused sequential element actual_asym_credit_usage_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'll_tx_cred' (4#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:26]
INFO: [Synth 8-6157] synthesizing module 'syncfifo_reg' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_reg.sv:44]
	Parameter FIFO_WIDTH_WID bound to: 49 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b00000001 
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_reg' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_reg.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'll_transmit' (6#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_transmit.sv:29]
INFO: [Synth 8-6157] synthesizing module 'll_transmit__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_transmit.sv:29]
	Parameter WIDTH bound to: 149 - type: integer 
	Parameter DEPTH bound to: 8'b00000001 
	Parameter TX_CRED_SIZE bound to: 3'b001 
	Parameter ASYMMETRIC_CREDIT bound to: 1'b0 
	Parameter DEFAULT_TX_CRED bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'll_tx_cred__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:26]
	Parameter ASYMMETRIC_CREDIT bound to: 1'b0 
	Parameter TX_CRED_SIZE bound to: 3'b001 
	Parameter DEFAULT_TX_CRED bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_credit_enc_asym_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:92]
WARNING: [Synth 8-6014] Unused sequential element txonline_dly2_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:111]
WARNING: [Synth 8-6014] Unused sequential element tx_coal_tx_credit_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:130]
WARNING: [Synth 8-6014] Unused sequential element potential_asym_credit_usage_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:146]
WARNING: [Synth 8-6014] Unused sequential element actual_asym_credit_usage_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'll_tx_cred__parameterized0' (6#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_tx_cred.sv:26]
INFO: [Synth 8-6157] synthesizing module 'syncfifo_reg__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_reg.sv:44]
	Parameter FIFO_WIDTH_WID bound to: 149 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b00000001 
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_reg__parameterized0' (6#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_reg.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'll_transmit__parameterized0' (6#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_transmit.sv:29]
INFO: [Synth 8-6157] synthesizing module 'll_receive' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_receive.sv:29]
	Parameter WIDTH bound to: 135 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'll_rx_push' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_push.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'll_rx_push' (7#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_push.sv:26]
INFO: [Synth 8-6157] synthesizing module 'll_rx_ctrl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_ctrl.sv:27]
	Parameter FIFO_COUNT_MSB bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'll_rx_ctrl' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_ctrl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'syncfifo_ram' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_ram.sv:44]
	Parameter FIFO_WIDTH_WID bound to: 135 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'syncfifo_mem1r1w' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_mem1r1w.sv:35]
	Parameter FIFO_WIDTH_WID bound to: 135 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_mem1r1w' (9#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_mem1r1w.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_ram' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_ram.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'll_receive' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_receive.sv:29]
INFO: [Synth 8-6157] synthesizing module 'll_receive__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_receive.sv:29]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 8'b00001000 
INFO: [Synth 8-6157] synthesizing module 'll_rx_ctrl__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_ctrl.sv:27]
	Parameter FIFO_COUNT_MSB bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'll_rx_ctrl__parameterized0' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_rx_ctrl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'syncfifo_ram__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_ram.sv:44]
	Parameter FIFO_WIDTH_WID bound to: 6 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b00001000 
INFO: [Synth 8-6157] synthesizing module 'syncfifo_mem1r1w__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_mem1r1w.sv:35]
	Parameter FIFO_WIDTH_WID bound to: 6 - type: integer 
	Parameter FIFO_DEPTH_WID bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_mem1r1w__parameterized0' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_mem1r1w.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_ram__parameterized0' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/syncfifo_ram.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'll_receive__parameterized0' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/ll_receive.sv:29]
INFO: [Synth 8-6157] synthesizing module 'axi_mm_a32_d128_packet_master_name' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_name.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm_a32_d128_packet_master_name' (12#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_name.sv:18]
INFO: [Synth 8-6157] synthesizing module 'axi_mm_a32_d128_packet_master_concat' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_concat.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rrarb' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/rrarb.sv:33]
	Parameter REQUESTORS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rrarb' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/rrarb.sv:33]
WARNING: [Synth 8-6014] Unused sequential element tx_phy_flop_0_reg_reg was removed.  [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_concat.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm_a32_d128_packet_master_concat' (14#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_concat.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_mm_a32_d128_packet_master_top' (15#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_top.sv:18]
WARNING: [Synth 8-7129] Port rx_phy0[76] in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_phy0[0] in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_rd in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rd_n in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_gen2_mode in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_online in module axi_mm_a32_d128_packet_master_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_gen2_mode in module axi_mm_a32_d128_packet_master_name is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_of_txcred_coal in module ll_tx_cred__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[3] in module ll_tx_cred__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[2] in module ll_tx_cred__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[1] in module ll_tx_cred__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_of_txcred_coal in module ll_tx_cred is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[3] in module ll_tx_cred is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[2] in module ll_tx_cred is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_i_credit[1] in module ll_tx_cred is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 3147 ; free virtual = 410063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 5650 ; free virtual = 412579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 6092 ; free virtual = 413014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 9288 ; free virtual = 416219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 12    
+---Registers : 
	              149 Bit    Registers := 1     
	              135 Bit    Registers := 129   
	               73 Bit    Registers := 1     
	               49 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 201   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_phy0[76] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_phy0[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[23] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[22] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[21] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[20] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[15] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[14] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[13] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[12] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[11] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[10] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[9] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[8] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_ar_debug_status[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[23] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[22] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[21] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[20] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[15] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[14] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[13] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[12] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[11] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[10] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[9] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[8] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_aw_debug_status[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[23] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[22] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[21] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[20] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[15] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[14] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[13] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[12] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[11] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[10] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[9] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[8] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port tx_w_debug_status[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[31] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[30] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[29] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[28] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[27] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[26] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[25] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[24] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[23] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[22] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[21] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[20] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[15] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[14] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[13] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[12] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[11] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[10] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[9] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_r_debug_status[8] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[31] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[30] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[29] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[28] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[27] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[26] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[25] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[24] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[23] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[22] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[21] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[20] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[15] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[14] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[13] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[12] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[11] driven by constant 1
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[10] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[9] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[8] driven by constant 0
WARNING: [Synth 8-3917] design axi_mm_a32_d128_packet_master_top has port rx_b_debug_status[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port rx_phy0[76] in module axi_mm_a32_d128_packet_master_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_phy0[0] in module axi_mm_a32_d128_packet_master_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_gen2_mode in module axi_mm_a32_d128_packet_master_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 3004.555 ; gain = 147.961 ; free physical = 5954 ; free virtual = 413181
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 7200 ; free virtual = 414421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6986 ; free virtual = 414208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:40 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6684 ; free virtual = 413907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:40 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6672 ; free virtual = 413894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:41 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6947 ; free virtual = 414163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:41 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6953 ; free virtual = 414169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6958 ; free virtual = 414173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6963 ; free virtual = 414180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |     7|
|4     |LUT2   |    91|
|5     |LUT3   |   105|
|6     |LUT4   |   116|
|7     |LUT5   |   248|
|8     |LUT6   |  5109|
|9     |MUXF7  |  2166|
|10    |FDCE   | 17961|
|11    |FDPE   |    11|
|12    |IBUF   |   406|
|13    |OBUF   |   386|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------------+------+
|      |Instance                               |Module                               |Cells |
+------+---------------------------------------+-------------------------------------+------+
|1     |top                                    |                                     | 26633|
|2     |  axi_mm_a32_d128_packet_master_concat |axi_mm_a32_d128_packet_master_concat |   198|
|3     |    rrarb_itx                          |rrarb                                |   127|
|4     |  ll_auto_sync_i                       |ll_auto_sync                         |   181|
|5     |    level_delay_i_xvalue               |level_delay                          |    58|
|6     |    level_delay_i_yvalue               |level_delay_3                        |    41|
|7     |    level_delay_i_zvalue               |level_delay_4                        |    75|
|8     |  ll_receive_ib                        |ll_receive__parameterized0           |   114|
|9     |    ll_rx_ctrl_ii                      |ll_rx_ctrl__parameterized0           |     5|
|10    |    syncfifo_ii                        |syncfifo_ram__parameterized0         |   108|
|11    |      syncfifo_mem1r1w_i               |syncfifo_mem1r1w__parameterized0     |    83|
|12    |  ll_receive_ir                        |ll_receive                           | 24864|
|13    |    ll_rx_ctrl_ii                      |ll_rx_ctrl                           |     6|
|14    |    syncfifo_ii                        |syncfifo_ram                         | 24857|
|15    |      syncfifo_mem1r1w_i               |syncfifo_mem1r1w                     | 24805|
|16    |  ll_transmit_iar                      |ll_transmit                          |   123|
|17    |    ll_tx_cred_ii                      |ll_tx_cred_1                         |    65|
|18    |    syncfifo_ii                        |syncfifo_reg_2                       |    58|
|19    |  ll_transmit_iaw                      |ll_transmit_0                        |   124|
|20    |    ll_tx_cred_ii                      |ll_tx_cred                           |    64|
|21    |    syncfifo_ii                        |syncfifo_reg                         |    60|
|22    |  ll_transmit_iw                       |ll_transmit__parameterized0          |   236|
|23    |    ll_tx_cred_ii                      |ll_tx_cred__parameterized0           |    73|
|24    |    syncfifo_ii                        |syncfifo_reg__parameterized0         |   163|
+------+---------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6949 ; free virtual = 414166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 3004.559 ; gain = 147.965 ; free physical = 6952 ; free virtual = 414169
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 3004.562 ; gain = 147.965 ; free physical = 6952 ; free virtual = 414169
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3004.570 ; gain = 0.000 ; free physical = 6806 ; free virtual = 414026
INFO: [Netlist 29-17] Analyzing 2192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'axi_mm_a32_d128_packet_master_top' is not ideal for floorplanning, since the cellview 'syncfifo_mem1r1w' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.570 ; gain = 0.000 ; free physical = 5801 ; free virtual = 413022
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce5b5e75
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:02:53 . Memory (MB): peak = 3004.570 ; gain = 148.125 ; free physical = 6018 ; free virtual = 413239
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/util_temp_axi_mm_a32_d128_packet_master_top_vivado_synth.log
# report_timing_summary -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/timing_temp_axi_mm_a32_d128_packet_master_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3073.723 ; gain = 69.152 ; free physical = 7331 ; free virtual = 414615
# report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/power_temp_axi_mm_a32_d128_packet_master_top_vivado_synth.log
Command: report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/axi_mm_a32_d128_packet/power_temp_axi_mm_a32_d128_packet_master_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3177.020 ; gain = 103.297 ; free physical = 5875 ; free virtual = 413158
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 18:44:42 2022...
real 219.12
user 223.33
sys 14.96
