Lab 2

Dsign Source
Circuit1.v
Circuit2.v

Simulation Source
Circuit1_tb.v
Circuit2_tb.v