// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_5 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_404_p2;
reg   [0:0] icmp_ln86_reg_1402;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_129_fu_410_p2;
reg   [0:0] icmp_ln86_129_reg_1408;
reg   [0:0] icmp_ln86_129_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_130_fu_416_p2;
reg   [0:0] icmp_ln86_130_reg_1419;
reg   [0:0] icmp_ln86_130_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_131_fu_422_p2;
reg   [0:0] icmp_ln86_131_reg_1425;
wire   [0:0] icmp_ln86_132_fu_428_p2;
reg   [0:0] icmp_ln86_132_reg_1430;
reg   [0:0] icmp_ln86_132_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_133_fu_434_p2;
reg   [0:0] icmp_ln86_133_reg_1436;
reg   [0:0] icmp_ln86_133_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_133_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_134_fu_440_p2;
reg   [0:0] icmp_ln86_134_reg_1442;
reg   [0:0] icmp_ln86_134_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_135_fu_446_p2;
reg   [0:0] icmp_ln86_135_reg_1448;
wire   [0:0] icmp_ln86_136_fu_452_p2;
reg   [0:0] icmp_ln86_136_reg_1454;
reg   [0:0] icmp_ln86_136_reg_1454_pp0_iter1_reg;
wire   [0:0] icmp_ln86_137_fu_458_p2;
reg   [0:0] icmp_ln86_137_reg_1460;
reg   [0:0] icmp_ln86_137_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_137_reg_1460_pp0_iter2_reg;
wire   [0:0] icmp_ln86_138_fu_464_p2;
reg   [0:0] icmp_ln86_138_reg_1466;
reg   [0:0] icmp_ln86_138_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_138_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_139_fu_470_p2;
reg   [0:0] icmp_ln86_139_reg_1472;
reg   [0:0] icmp_ln86_139_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_139_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_139_reg_1472_pp0_iter3_reg;
wire   [0:0] icmp_ln86_140_fu_476_p2;
reg   [0:0] icmp_ln86_140_reg_1478;
reg   [0:0] icmp_ln86_140_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_140_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_140_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_140_reg_1478_pp0_iter4_reg;
wire   [0:0] icmp_ln86_141_fu_482_p2;
reg   [0:0] icmp_ln86_141_reg_1484;
reg   [0:0] icmp_ln86_141_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_141_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_141_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_141_reg_1484_pp0_iter4_reg;
wire   [0:0] icmp_ln86_142_fu_488_p2;
reg   [0:0] icmp_ln86_142_reg_1490;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter4_reg;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter5_reg;
reg   [0:0] icmp_ln86_142_reg_1490_pp0_iter6_reg;
wire   [0:0] icmp_ln86_143_fu_494_p2;
reg   [0:0] icmp_ln86_143_reg_1496;
wire   [0:0] icmp_ln86_144_fu_500_p2;
reg   [0:0] icmp_ln86_144_reg_1501;
wire   [0:0] icmp_ln86_145_fu_506_p2;
reg   [0:0] icmp_ln86_145_reg_1506;
reg   [0:0] icmp_ln86_145_reg_1506_pp0_iter1_reg;
wire   [0:0] icmp_ln86_146_fu_512_p2;
reg   [0:0] icmp_ln86_146_reg_1511;
reg   [0:0] icmp_ln86_146_reg_1511_pp0_iter1_reg;
wire   [0:0] icmp_ln86_147_fu_518_p2;
reg   [0:0] icmp_ln86_147_reg_1516;
reg   [0:0] icmp_ln86_147_reg_1516_pp0_iter1_reg;
wire   [0:0] icmp_ln86_148_fu_524_p2;
reg   [0:0] icmp_ln86_148_reg_1521;
reg   [0:0] icmp_ln86_148_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_148_reg_1521_pp0_iter2_reg;
wire   [0:0] icmp_ln86_149_fu_530_p2;
reg   [0:0] icmp_ln86_149_reg_1526;
reg   [0:0] icmp_ln86_149_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_149_reg_1526_pp0_iter2_reg;
wire   [0:0] icmp_ln86_150_fu_536_p2;
reg   [0:0] icmp_ln86_150_reg_1531;
reg   [0:0] icmp_ln86_150_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_150_reg_1531_pp0_iter2_reg;
wire   [0:0] icmp_ln86_151_fu_542_p2;
reg   [0:0] icmp_ln86_151_reg_1536;
reg   [0:0] icmp_ln86_151_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_151_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_151_reg_1536_pp0_iter3_reg;
wire   [0:0] icmp_ln86_152_fu_548_p2;
reg   [0:0] icmp_ln86_152_reg_1541;
reg   [0:0] icmp_ln86_152_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_152_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_152_reg_1541_pp0_iter3_reg;
wire   [0:0] icmp_ln86_153_fu_554_p2;
reg   [0:0] icmp_ln86_153_reg_1546;
reg   [0:0] icmp_ln86_153_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_153_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_153_reg_1546_pp0_iter3_reg;
wire   [0:0] icmp_ln86_154_fu_560_p2;
reg   [0:0] icmp_ln86_154_reg_1551;
reg   [0:0] icmp_ln86_154_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_154_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_154_reg_1551_pp0_iter3_reg;
reg   [0:0] icmp_ln86_154_reg_1551_pp0_iter4_reg;
wire   [0:0] icmp_ln86_155_fu_566_p2;
reg   [0:0] icmp_ln86_155_reg_1556;
reg   [0:0] icmp_ln86_155_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_155_reg_1556_pp0_iter2_reg;
reg   [0:0] icmp_ln86_155_reg_1556_pp0_iter3_reg;
reg   [0:0] icmp_ln86_155_reg_1556_pp0_iter4_reg;
wire   [0:0] icmp_ln86_156_fu_572_p2;
reg   [0:0] icmp_ln86_156_reg_1561;
reg   [0:0] icmp_ln86_156_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_156_reg_1561_pp0_iter2_reg;
reg   [0:0] icmp_ln86_156_reg_1561_pp0_iter3_reg;
reg   [0:0] icmp_ln86_156_reg_1561_pp0_iter4_reg;
wire   [0:0] icmp_ln86_157_fu_578_p2;
reg   [0:0] icmp_ln86_157_reg_1566;
reg   [0:0] icmp_ln86_157_reg_1566_pp0_iter1_reg;
reg   [0:0] icmp_ln86_157_reg_1566_pp0_iter2_reg;
reg   [0:0] icmp_ln86_157_reg_1566_pp0_iter3_reg;
reg   [0:0] icmp_ln86_157_reg_1566_pp0_iter4_reg;
reg   [0:0] icmp_ln86_157_reg_1566_pp0_iter5_reg;
wire   [0:0] icmp_ln86_158_fu_584_p2;
reg   [0:0] icmp_ln86_158_reg_1571;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter3_reg;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter4_reg;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter5_reg;
reg   [0:0] icmp_ln86_158_reg_1571_pp0_iter6_reg;
wire   [0:0] and_ln102_123_fu_590_p2;
reg   [0:0] and_ln102_123_reg_1576;
reg   [0:0] and_ln102_123_reg_1576_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_601_p2;
reg   [0:0] and_ln104_reg_1585;
wire   [0:0] and_ln104_24_fu_611_p2;
reg   [0:0] and_ln104_24_reg_1591;
wire   [0:0] and_ln102_124_fu_616_p2;
reg   [0:0] and_ln102_124_reg_1596;
reg   [0:0] and_ln102_124_reg_1596_pp0_iter2_reg;
wire   [0:0] and_ln102_128_fu_630_p2;
reg   [0:0] and_ln102_128_reg_1603;
wire   [2:0] select_ln117_127_fu_686_p3;
reg   [2:0] select_ln117_127_reg_1608;
wire   [0:0] or_ln117_122_fu_693_p2;
reg   [0:0] or_ln117_122_reg_1613;
wire   [0:0] xor_ln104_fu_698_p2;
reg   [0:0] xor_ln104_reg_1619;
reg   [0:0] xor_ln104_reg_1619_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_703_p2;
reg   [0:0] and_ln102_reg_1624;
reg   [0:0] and_ln102_reg_1624_pp0_iter3_reg;
wire   [0:0] and_ln104_25_fu_724_p2;
reg   [0:0] and_ln104_25_reg_1631;
wire   [0:0] and_ln102_126_fu_729_p2;
reg   [0:0] and_ln102_126_reg_1636;
reg   [0:0] and_ln102_126_reg_1636_pp0_iter3_reg;
reg   [0:0] and_ln102_126_reg_1636_pp0_iter4_reg;
wire   [0:0] and_ln104_27_fu_739_p2;
reg   [0:0] and_ln104_27_reg_1643;
reg   [0:0] and_ln104_27_reg_1643_pp0_iter3_reg;
reg   [0:0] and_ln104_27_reg_1643_pp0_iter4_reg;
reg   [0:0] and_ln104_27_reg_1643_pp0_iter5_reg;
reg   [0:0] and_ln104_27_reg_1643_pp0_iter6_reg;
wire   [0:0] and_ln102_130_fu_754_p2;
reg   [0:0] and_ln102_130_reg_1649;
wire   [0:0] or_ln117_125_fu_826_p2;
reg   [0:0] or_ln117_125_reg_1655;
wire   [3:0] select_ln117_133_fu_839_p3;
reg   [3:0] select_ln117_133_reg_1660;
wire   [0:0] or_ln117_127_fu_847_p2;
reg   [0:0] or_ln117_127_reg_1665;
wire   [0:0] or_ln117_131_fu_851_p2;
reg   [0:0] or_ln117_131_reg_1672;
reg   [0:0] or_ln117_131_reg_1672_pp0_iter3_reg;
reg   [0:0] or_ln117_131_reg_1672_pp0_iter4_reg;
reg   [0:0] or_ln117_131_reg_1672_pp0_iter5_reg;
reg   [0:0] or_ln117_131_reg_1672_pp0_iter6_reg;
reg   [0:0] or_ln117_131_reg_1672_pp0_iter7_reg;
wire   [0:0] and_ln102_125_fu_855_p2;
reg   [0:0] and_ln102_125_reg_1682;
wire   [0:0] and_ln104_26_fu_864_p2;
reg   [0:0] and_ln104_26_reg_1688;
reg   [0:0] and_ln104_26_reg_1688_pp0_iter4_reg;
wire   [0:0] and_ln102_131_fu_879_p2;
reg   [0:0] and_ln102_131_reg_1694;
wire   [4:0] select_ln117_139_fu_970_p3;
reg   [4:0] select_ln117_139_reg_1699;
wire   [0:0] or_ln117_133_fu_977_p2;
reg   [0:0] or_ln117_133_reg_1704;
wire   [0:0] and_ln102_133_fu_991_p2;
reg   [0:0] and_ln102_133_reg_1710;
wire   [0:0] or_ln117_137_fu_1064_p2;
reg   [0:0] or_ln117_137_reg_1716;
wire   [4:0] select_ln117_145_fu_1078_p3;
reg   [4:0] select_ln117_145_reg_1721;
wire   [0:0] or_ln117_139_fu_1086_p2;
reg   [0:0] or_ln117_139_reg_1726;
wire   [0:0] or_ln117_143_fu_1174_p2;
reg   [0:0] or_ln117_143_reg_1734;
wire   [4:0] select_ln117_151_fu_1186_p3;
reg   [4:0] select_ln117_151_reg_1740;
wire   [0:0] or_ln117_145_fu_1208_p2;
reg   [0:0] or_ln117_145_reg_1745;
wire   [4:0] select_ln117_153_fu_1220_p3;
reg   [4:0] select_ln117_153_reg_1750;
wire   [10:0] tmp_fu_1255_p67;
reg   [10:0] tmp_reg_1755;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_61_fu_596_p2;
wire   [0:0] xor_ln104_63_fu_606_p2;
wire   [0:0] and_ln102_127_fu_621_p2;
wire   [0:0] xor_ln104_67_fu_625_p2;
wire   [0:0] and_ln102_151_fu_640_p2;
wire   [0:0] and_ln102_135_fu_635_p2;
wire   [0:0] xor_ln117_fu_650_p2;
wire   [0:0] and_ln102_136_fu_645_p2;
wire   [1:0] zext_ln117_fu_656_p1;
wire   [0:0] or_ln117_fu_660_p2;
wire   [1:0] select_ln117_fu_666_p3;
wire   [1:0] select_ln117_126_fu_674_p3;
wire   [2:0] zext_ln117_12_fu_682_p1;
wire   [0:0] xor_ln104_62_fu_708_p2;
wire   [0:0] xor_ln104_64_fu_719_p2;
wire   [0:0] and_ln104_23_fu_713_p2;
wire   [0:0] xor_ln104_66_fu_734_p2;
wire   [0:0] xor_ln104_68_fu_745_p2;
wire   [0:0] and_ln102_152_fu_763_p2;
wire   [0:0] and_ln102_129_fu_750_p2;
wire   [0:0] and_ln102_137_fu_759_p2;
wire   [0:0] or_ln117_121_fu_778_p2;
wire   [0:0] and_ln102_138_fu_768_p2;
wire   [2:0] select_ln117_128_fu_783_p3;
wire   [0:0] or_ln117_123_fu_790_p2;
wire   [2:0] select_ln117_129_fu_795_p3;
wire   [2:0] select_ln117_130_fu_802_p3;
wire   [0:0] and_ln102_139_fu_773_p2;
wire   [3:0] zext_ln117_13_fu_810_p1;
wire   [0:0] or_ln117_124_fu_814_p2;
wire   [3:0] select_ln117_131_fu_819_p3;
wire   [3:0] select_ln117_132_fu_831_p3;
wire   [0:0] xor_ln104_65_fu_859_p2;
wire   [0:0] xor_ln104_69_fu_869_p2;
wire   [0:0] and_ln102_153_fu_884_p2;
wire   [0:0] xor_ln104_70_fu_874_p2;
wire   [0:0] and_ln102_154_fu_898_p2;
wire   [0:0] and_ln102_140_fu_889_p2;
wire   [0:0] or_ln117_126_fu_908_p2;
wire   [0:0] and_ln102_141_fu_894_p2;
wire   [3:0] select_ln117_134_fu_913_p3;
wire   [0:0] or_ln117_128_fu_920_p2;
wire   [3:0] select_ln117_135_fu_925_p3;
wire   [0:0] or_ln117_129_fu_932_p2;
wire   [0:0] and_ln102_142_fu_903_p2;
wire   [3:0] select_ln117_136_fu_936_p3;
wire   [0:0] or_ln117_130_fu_944_p2;
wire   [3:0] select_ln117_137_fu_950_p3;
wire   [3:0] select_ln117_138_fu_958_p3;
wire   [4:0] zext_ln117_14_fu_966_p1;
wire   [0:0] xor_ln104_71_fu_982_p2;
wire   [0:0] and_ln102_155_fu_999_p2;
wire   [0:0] and_ln102_132_fu_987_p2;
wire   [0:0] and_ln102_143_fu_995_p2;
wire   [0:0] or_ln117_132_fu_1014_p2;
wire   [0:0] and_ln102_144_fu_1004_p2;
wire   [4:0] select_ln117_140_fu_1019_p3;
wire   [0:0] or_ln117_134_fu_1026_p2;
wire   [4:0] select_ln117_141_fu_1031_p3;
wire   [0:0] or_ln117_135_fu_1038_p2;
wire   [0:0] and_ln102_145_fu_1009_p2;
wire   [4:0] select_ln117_142_fu_1042_p3;
wire   [0:0] or_ln117_136_fu_1050_p2;
wire   [4:0] select_ln117_143_fu_1056_p3;
wire   [4:0] select_ln117_144_fu_1070_p3;
wire   [0:0] xor_ln104_72_fu_1090_p2;
wire   [0:0] and_ln102_156_fu_1100_p2;
wire   [0:0] xor_ln104_73_fu_1095_p2;
wire   [0:0] and_ln102_157_fu_1114_p2;
wire   [0:0] and_ln102_146_fu_1105_p2;
wire   [0:0] or_ln117_138_fu_1124_p2;
wire   [0:0] and_ln102_147_fu_1110_p2;
wire   [4:0] select_ln117_146_fu_1129_p3;
wire   [0:0] or_ln117_140_fu_1136_p2;
wire   [4:0] select_ln117_147_fu_1141_p3;
wire   [0:0] or_ln117_141_fu_1148_p2;
wire   [0:0] and_ln102_148_fu_1119_p2;
wire   [4:0] select_ln117_148_fu_1152_p3;
wire   [0:0] or_ln117_142_fu_1160_p2;
wire   [4:0] select_ln117_149_fu_1166_p3;
wire   [4:0] select_ln117_150_fu_1178_p3;
wire   [0:0] and_ln102_134_fu_1194_p2;
wire   [0:0] and_ln102_149_fu_1198_p2;
wire   [0:0] or_ln117_144_fu_1203_p2;
wire   [4:0] select_ln117_152_fu_1213_p3;
wire   [0:0] xor_ln104_74_fu_1228_p2;
wire   [0:0] and_ln102_158_fu_1233_p2;
wire   [0:0] and_ln102_150_fu_1238_p2;
wire   [0:0] or_ln117_146_fu_1243_p2;
wire   [10:0] tmp_fu_1255_p65;
wire   [4:0] tmp_fu_1255_p66;
wire   [0:0] or_ln117_147_fu_1391_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] tmp_fu_1255_p1;
wire   [4:0] tmp_fu_1255_p3;
wire   [4:0] tmp_fu_1255_p5;
wire   [4:0] tmp_fu_1255_p7;
wire   [4:0] tmp_fu_1255_p9;
wire   [4:0] tmp_fu_1255_p11;
wire   [4:0] tmp_fu_1255_p13;
wire   [4:0] tmp_fu_1255_p15;
wire   [4:0] tmp_fu_1255_p17;
wire   [4:0] tmp_fu_1255_p19;
wire   [4:0] tmp_fu_1255_p21;
wire   [4:0] tmp_fu_1255_p23;
wire   [4:0] tmp_fu_1255_p25;
wire   [4:0] tmp_fu_1255_p27;
wire   [4:0] tmp_fu_1255_p29;
wire   [4:0] tmp_fu_1255_p31;
wire  signed [4:0] tmp_fu_1255_p33;
wire  signed [4:0] tmp_fu_1255_p35;
wire  signed [4:0] tmp_fu_1255_p37;
wire  signed [4:0] tmp_fu_1255_p39;
wire  signed [4:0] tmp_fu_1255_p41;
wire  signed [4:0] tmp_fu_1255_p43;
wire  signed [4:0] tmp_fu_1255_p45;
wire  signed [4:0] tmp_fu_1255_p47;
wire  signed [4:0] tmp_fu_1255_p49;
wire  signed [4:0] tmp_fu_1255_p51;
wire  signed [4:0] tmp_fu_1255_p53;
wire  signed [4:0] tmp_fu_1255_p55;
wire  signed [4:0] tmp_fu_1255_p57;
wire  signed [4:0] tmp_fu_1255_p59;
wire  signed [4:0] tmp_fu_1255_p61;
wire  signed [4:0] tmp_fu_1255_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x3_U2151(
    .din0(11'd515),
    .din1(11'd1776),
    .din2(11'd17),
    .din3(11'd2002),
    .din4(11'd561),
    .din5(11'd1637),
    .din6(11'd505),
    .din7(11'd1559),
    .din8(11'd2016),
    .din9(11'd714),
    .din10(11'd447),
    .din11(11'd1539),
    .din12(11'd137),
    .din13(11'd16),
    .din14(11'd1552),
    .din15(11'd430),
    .din16(11'd1800),
    .din17(11'd22),
    .din18(11'd907),
    .din19(11'd2023),
    .din20(11'd1667),
    .din21(11'd138),
    .din22(11'd1406),
    .din23(11'd43),
    .din24(11'd1972),
    .din25(11'd47),
    .din26(11'd1948),
    .din27(11'd34),
    .din28(11'd373),
    .din29(11'd2004),
    .din30(11'd171),
    .din31(11'd1961),
    .def(tmp_fu_1255_p65),
    .sel(tmp_fu_1255_p66),
    .dout(tmp_fu_1255_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_123_reg_1576 <= and_ln102_123_fu_590_p2;
        and_ln102_123_reg_1576_pp0_iter1_reg <= and_ln102_123_reg_1576;
        and_ln102_124_reg_1596 <= and_ln102_124_fu_616_p2;
        and_ln102_124_reg_1596_pp0_iter2_reg <= and_ln102_124_reg_1596;
        and_ln102_125_reg_1682 <= and_ln102_125_fu_855_p2;
        and_ln102_126_reg_1636 <= and_ln102_126_fu_729_p2;
        and_ln102_126_reg_1636_pp0_iter3_reg <= and_ln102_126_reg_1636;
        and_ln102_126_reg_1636_pp0_iter4_reg <= and_ln102_126_reg_1636_pp0_iter3_reg;
        and_ln102_128_reg_1603 <= and_ln102_128_fu_630_p2;
        and_ln102_130_reg_1649 <= and_ln102_130_fu_754_p2;
        and_ln102_131_reg_1694 <= and_ln102_131_fu_879_p2;
        and_ln102_133_reg_1710 <= and_ln102_133_fu_991_p2;
        and_ln102_reg_1624 <= and_ln102_fu_703_p2;
        and_ln102_reg_1624_pp0_iter3_reg <= and_ln102_reg_1624;
        and_ln104_24_reg_1591 <= and_ln104_24_fu_611_p2;
        and_ln104_25_reg_1631 <= and_ln104_25_fu_724_p2;
        and_ln104_26_reg_1688 <= and_ln104_26_fu_864_p2;
        and_ln104_26_reg_1688_pp0_iter4_reg <= and_ln104_26_reg_1688;
        and_ln104_27_reg_1643 <= and_ln104_27_fu_739_p2;
        and_ln104_27_reg_1643_pp0_iter3_reg <= and_ln104_27_reg_1643;
        and_ln104_27_reg_1643_pp0_iter4_reg <= and_ln104_27_reg_1643_pp0_iter3_reg;
        and_ln104_27_reg_1643_pp0_iter5_reg <= and_ln104_27_reg_1643_pp0_iter4_reg;
        and_ln104_27_reg_1643_pp0_iter6_reg <= and_ln104_27_reg_1643_pp0_iter5_reg;
        and_ln104_reg_1585 <= and_ln104_fu_601_p2;
        icmp_ln86_129_reg_1408 <= icmp_ln86_129_fu_410_p2;
        icmp_ln86_129_reg_1408_pp0_iter1_reg <= icmp_ln86_129_reg_1408;
        icmp_ln86_130_reg_1419 <= icmp_ln86_130_fu_416_p2;
        icmp_ln86_130_reg_1419_pp0_iter1_reg <= icmp_ln86_130_reg_1419;
        icmp_ln86_131_reg_1425 <= icmp_ln86_131_fu_422_p2;
        icmp_ln86_132_reg_1430 <= icmp_ln86_132_fu_428_p2;
        icmp_ln86_132_reg_1430_pp0_iter1_reg <= icmp_ln86_132_reg_1430;
        icmp_ln86_133_reg_1436 <= icmp_ln86_133_fu_434_p2;
        icmp_ln86_133_reg_1436_pp0_iter1_reg <= icmp_ln86_133_reg_1436;
        icmp_ln86_133_reg_1436_pp0_iter2_reg <= icmp_ln86_133_reg_1436_pp0_iter1_reg;
        icmp_ln86_134_reg_1442 <= icmp_ln86_134_fu_440_p2;
        icmp_ln86_134_reg_1442_pp0_iter1_reg <= icmp_ln86_134_reg_1442;
        icmp_ln86_135_reg_1448 <= icmp_ln86_135_fu_446_p2;
        icmp_ln86_136_reg_1454 <= icmp_ln86_136_fu_452_p2;
        icmp_ln86_136_reg_1454_pp0_iter1_reg <= icmp_ln86_136_reg_1454;
        icmp_ln86_137_reg_1460 <= icmp_ln86_137_fu_458_p2;
        icmp_ln86_137_reg_1460_pp0_iter1_reg <= icmp_ln86_137_reg_1460;
        icmp_ln86_137_reg_1460_pp0_iter2_reg <= icmp_ln86_137_reg_1460_pp0_iter1_reg;
        icmp_ln86_138_reg_1466 <= icmp_ln86_138_fu_464_p2;
        icmp_ln86_138_reg_1466_pp0_iter1_reg <= icmp_ln86_138_reg_1466;
        icmp_ln86_138_reg_1466_pp0_iter2_reg <= icmp_ln86_138_reg_1466_pp0_iter1_reg;
        icmp_ln86_139_reg_1472 <= icmp_ln86_139_fu_470_p2;
        icmp_ln86_139_reg_1472_pp0_iter1_reg <= icmp_ln86_139_reg_1472;
        icmp_ln86_139_reg_1472_pp0_iter2_reg <= icmp_ln86_139_reg_1472_pp0_iter1_reg;
        icmp_ln86_139_reg_1472_pp0_iter3_reg <= icmp_ln86_139_reg_1472_pp0_iter2_reg;
        icmp_ln86_140_reg_1478 <= icmp_ln86_140_fu_476_p2;
        icmp_ln86_140_reg_1478_pp0_iter1_reg <= icmp_ln86_140_reg_1478;
        icmp_ln86_140_reg_1478_pp0_iter2_reg <= icmp_ln86_140_reg_1478_pp0_iter1_reg;
        icmp_ln86_140_reg_1478_pp0_iter3_reg <= icmp_ln86_140_reg_1478_pp0_iter2_reg;
        icmp_ln86_140_reg_1478_pp0_iter4_reg <= icmp_ln86_140_reg_1478_pp0_iter3_reg;
        icmp_ln86_141_reg_1484 <= icmp_ln86_141_fu_482_p2;
        icmp_ln86_141_reg_1484_pp0_iter1_reg <= icmp_ln86_141_reg_1484;
        icmp_ln86_141_reg_1484_pp0_iter2_reg <= icmp_ln86_141_reg_1484_pp0_iter1_reg;
        icmp_ln86_141_reg_1484_pp0_iter3_reg <= icmp_ln86_141_reg_1484_pp0_iter2_reg;
        icmp_ln86_141_reg_1484_pp0_iter4_reg <= icmp_ln86_141_reg_1484_pp0_iter3_reg;
        icmp_ln86_142_reg_1490 <= icmp_ln86_142_fu_488_p2;
        icmp_ln86_142_reg_1490_pp0_iter1_reg <= icmp_ln86_142_reg_1490;
        icmp_ln86_142_reg_1490_pp0_iter2_reg <= icmp_ln86_142_reg_1490_pp0_iter1_reg;
        icmp_ln86_142_reg_1490_pp0_iter3_reg <= icmp_ln86_142_reg_1490_pp0_iter2_reg;
        icmp_ln86_142_reg_1490_pp0_iter4_reg <= icmp_ln86_142_reg_1490_pp0_iter3_reg;
        icmp_ln86_142_reg_1490_pp0_iter5_reg <= icmp_ln86_142_reg_1490_pp0_iter4_reg;
        icmp_ln86_142_reg_1490_pp0_iter6_reg <= icmp_ln86_142_reg_1490_pp0_iter5_reg;
        icmp_ln86_143_reg_1496 <= icmp_ln86_143_fu_494_p2;
        icmp_ln86_144_reg_1501 <= icmp_ln86_144_fu_500_p2;
        icmp_ln86_145_reg_1506 <= icmp_ln86_145_fu_506_p2;
        icmp_ln86_145_reg_1506_pp0_iter1_reg <= icmp_ln86_145_reg_1506;
        icmp_ln86_146_reg_1511 <= icmp_ln86_146_fu_512_p2;
        icmp_ln86_146_reg_1511_pp0_iter1_reg <= icmp_ln86_146_reg_1511;
        icmp_ln86_147_reg_1516 <= icmp_ln86_147_fu_518_p2;
        icmp_ln86_147_reg_1516_pp0_iter1_reg <= icmp_ln86_147_reg_1516;
        icmp_ln86_148_reg_1521 <= icmp_ln86_148_fu_524_p2;
        icmp_ln86_148_reg_1521_pp0_iter1_reg <= icmp_ln86_148_reg_1521;
        icmp_ln86_148_reg_1521_pp0_iter2_reg <= icmp_ln86_148_reg_1521_pp0_iter1_reg;
        icmp_ln86_149_reg_1526 <= icmp_ln86_149_fu_530_p2;
        icmp_ln86_149_reg_1526_pp0_iter1_reg <= icmp_ln86_149_reg_1526;
        icmp_ln86_149_reg_1526_pp0_iter2_reg <= icmp_ln86_149_reg_1526_pp0_iter1_reg;
        icmp_ln86_150_reg_1531 <= icmp_ln86_150_fu_536_p2;
        icmp_ln86_150_reg_1531_pp0_iter1_reg <= icmp_ln86_150_reg_1531;
        icmp_ln86_150_reg_1531_pp0_iter2_reg <= icmp_ln86_150_reg_1531_pp0_iter1_reg;
        icmp_ln86_151_reg_1536 <= icmp_ln86_151_fu_542_p2;
        icmp_ln86_151_reg_1536_pp0_iter1_reg <= icmp_ln86_151_reg_1536;
        icmp_ln86_151_reg_1536_pp0_iter2_reg <= icmp_ln86_151_reg_1536_pp0_iter1_reg;
        icmp_ln86_151_reg_1536_pp0_iter3_reg <= icmp_ln86_151_reg_1536_pp0_iter2_reg;
        icmp_ln86_152_reg_1541 <= icmp_ln86_152_fu_548_p2;
        icmp_ln86_152_reg_1541_pp0_iter1_reg <= icmp_ln86_152_reg_1541;
        icmp_ln86_152_reg_1541_pp0_iter2_reg <= icmp_ln86_152_reg_1541_pp0_iter1_reg;
        icmp_ln86_152_reg_1541_pp0_iter3_reg <= icmp_ln86_152_reg_1541_pp0_iter2_reg;
        icmp_ln86_153_reg_1546 <= icmp_ln86_153_fu_554_p2;
        icmp_ln86_153_reg_1546_pp0_iter1_reg <= icmp_ln86_153_reg_1546;
        icmp_ln86_153_reg_1546_pp0_iter2_reg <= icmp_ln86_153_reg_1546_pp0_iter1_reg;
        icmp_ln86_153_reg_1546_pp0_iter3_reg <= icmp_ln86_153_reg_1546_pp0_iter2_reg;
        icmp_ln86_154_reg_1551 <= icmp_ln86_154_fu_560_p2;
        icmp_ln86_154_reg_1551_pp0_iter1_reg <= icmp_ln86_154_reg_1551;
        icmp_ln86_154_reg_1551_pp0_iter2_reg <= icmp_ln86_154_reg_1551_pp0_iter1_reg;
        icmp_ln86_154_reg_1551_pp0_iter3_reg <= icmp_ln86_154_reg_1551_pp0_iter2_reg;
        icmp_ln86_154_reg_1551_pp0_iter4_reg <= icmp_ln86_154_reg_1551_pp0_iter3_reg;
        icmp_ln86_155_reg_1556 <= icmp_ln86_155_fu_566_p2;
        icmp_ln86_155_reg_1556_pp0_iter1_reg <= icmp_ln86_155_reg_1556;
        icmp_ln86_155_reg_1556_pp0_iter2_reg <= icmp_ln86_155_reg_1556_pp0_iter1_reg;
        icmp_ln86_155_reg_1556_pp0_iter3_reg <= icmp_ln86_155_reg_1556_pp0_iter2_reg;
        icmp_ln86_155_reg_1556_pp0_iter4_reg <= icmp_ln86_155_reg_1556_pp0_iter3_reg;
        icmp_ln86_156_reg_1561 <= icmp_ln86_156_fu_572_p2;
        icmp_ln86_156_reg_1561_pp0_iter1_reg <= icmp_ln86_156_reg_1561;
        icmp_ln86_156_reg_1561_pp0_iter2_reg <= icmp_ln86_156_reg_1561_pp0_iter1_reg;
        icmp_ln86_156_reg_1561_pp0_iter3_reg <= icmp_ln86_156_reg_1561_pp0_iter2_reg;
        icmp_ln86_156_reg_1561_pp0_iter4_reg <= icmp_ln86_156_reg_1561_pp0_iter3_reg;
        icmp_ln86_157_reg_1566 <= icmp_ln86_157_fu_578_p2;
        icmp_ln86_157_reg_1566_pp0_iter1_reg <= icmp_ln86_157_reg_1566;
        icmp_ln86_157_reg_1566_pp0_iter2_reg <= icmp_ln86_157_reg_1566_pp0_iter1_reg;
        icmp_ln86_157_reg_1566_pp0_iter3_reg <= icmp_ln86_157_reg_1566_pp0_iter2_reg;
        icmp_ln86_157_reg_1566_pp0_iter4_reg <= icmp_ln86_157_reg_1566_pp0_iter3_reg;
        icmp_ln86_157_reg_1566_pp0_iter5_reg <= icmp_ln86_157_reg_1566_pp0_iter4_reg;
        icmp_ln86_158_reg_1571 <= icmp_ln86_158_fu_584_p2;
        icmp_ln86_158_reg_1571_pp0_iter1_reg <= icmp_ln86_158_reg_1571;
        icmp_ln86_158_reg_1571_pp0_iter2_reg <= icmp_ln86_158_reg_1571_pp0_iter1_reg;
        icmp_ln86_158_reg_1571_pp0_iter3_reg <= icmp_ln86_158_reg_1571_pp0_iter2_reg;
        icmp_ln86_158_reg_1571_pp0_iter4_reg <= icmp_ln86_158_reg_1571_pp0_iter3_reg;
        icmp_ln86_158_reg_1571_pp0_iter5_reg <= icmp_ln86_158_reg_1571_pp0_iter4_reg;
        icmp_ln86_158_reg_1571_pp0_iter6_reg <= icmp_ln86_158_reg_1571_pp0_iter5_reg;
        icmp_ln86_reg_1402 <= icmp_ln86_fu_404_p2;
        icmp_ln86_reg_1402_pp0_iter1_reg <= icmp_ln86_reg_1402;
        or_ln117_122_reg_1613 <= or_ln117_122_fu_693_p2;
        or_ln117_125_reg_1655 <= or_ln117_125_fu_826_p2;
        or_ln117_127_reg_1665 <= or_ln117_127_fu_847_p2;
        or_ln117_131_reg_1672 <= or_ln117_131_fu_851_p2;
        or_ln117_131_reg_1672_pp0_iter3_reg <= or_ln117_131_reg_1672;
        or_ln117_131_reg_1672_pp0_iter4_reg <= or_ln117_131_reg_1672_pp0_iter3_reg;
        or_ln117_131_reg_1672_pp0_iter5_reg <= or_ln117_131_reg_1672_pp0_iter4_reg;
        or_ln117_131_reg_1672_pp0_iter6_reg <= or_ln117_131_reg_1672_pp0_iter5_reg;
        or_ln117_131_reg_1672_pp0_iter7_reg <= or_ln117_131_reg_1672_pp0_iter6_reg;
        or_ln117_133_reg_1704 <= or_ln117_133_fu_977_p2;
        or_ln117_137_reg_1716 <= or_ln117_137_fu_1064_p2;
        or_ln117_139_reg_1726 <= or_ln117_139_fu_1086_p2;
        or_ln117_143_reg_1734 <= or_ln117_143_fu_1174_p2;
        or_ln117_145_reg_1745 <= or_ln117_145_fu_1208_p2;
        select_ln117_127_reg_1608 <= select_ln117_127_fu_686_p3;
        select_ln117_133_reg_1660 <= select_ln117_133_fu_839_p3;
        select_ln117_139_reg_1699 <= select_ln117_139_fu_970_p3;
        select_ln117_145_reg_1721 <= select_ln117_145_fu_1078_p3;
        select_ln117_151_reg_1740 <= select_ln117_151_fu_1186_p3;
        select_ln117_153_reg_1750 <= select_ln117_153_fu_1220_p3;
        tmp_reg_1755 <= tmp_fu_1255_p67;
        xor_ln104_reg_1619 <= xor_ln104_fu_698_p2;
        xor_ln104_reg_1619_pp0_iter3_reg <= xor_ln104_reg_1619;
        xor_ln104_reg_1619_pp0_iter4_reg <= xor_ln104_reg_1619_pp0_iter3_reg;
        xor_ln104_reg_1619_pp0_iter5_reg <= xor_ln104_reg_1619_pp0_iter4_reg;
        xor_ln104_reg_1619_pp0_iter6_reg <= xor_ln104_reg_1619_pp0_iter5_reg;
        xor_ln104_reg_1619_pp0_iter7_reg <= xor_ln104_reg_1619_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_123_fu_590_p2 = (icmp_ln86_131_fu_422_p2 & icmp_ln86_129_fu_410_p2);

assign and_ln102_124_fu_616_p2 = (icmp_ln86_132_reg_1430 & and_ln104_fu_601_p2);

assign and_ln102_125_fu_855_p2 = (icmp_ln86_133_reg_1436_pp0_iter2_reg & and_ln102_reg_1624);

assign and_ln102_126_fu_729_p2 = (icmp_ln86_134_reg_1442_pp0_iter1_reg & and_ln104_23_fu_713_p2);

assign and_ln102_127_fu_621_p2 = (icmp_ln86_135_reg_1448 & and_ln102_123_reg_1576);

assign and_ln102_128_fu_630_p2 = (icmp_ln86_136_reg_1454 & and_ln104_24_fu_611_p2);

assign and_ln102_129_fu_750_p2 = (icmp_ln86_137_reg_1460_pp0_iter1_reg & and_ln102_124_reg_1596);

assign and_ln102_130_fu_754_p2 = (icmp_ln86_138_reg_1466_pp0_iter1_reg & and_ln104_25_fu_724_p2);

assign and_ln102_131_fu_879_p2 = (icmp_ln86_139_reg_1472_pp0_iter2_reg & and_ln102_125_fu_855_p2);

assign and_ln102_132_fu_987_p2 = (icmp_ln86_140_reg_1478_pp0_iter3_reg & and_ln104_26_reg_1688);

assign and_ln102_133_fu_991_p2 = (icmp_ln86_141_reg_1484_pp0_iter3_reg & and_ln102_126_reg_1636_pp0_iter3_reg);

assign and_ln102_134_fu_1194_p2 = (icmp_ln86_142_reg_1490_pp0_iter5_reg & and_ln104_27_reg_1643_pp0_iter5_reg);

assign and_ln102_135_fu_635_p2 = (icmp_ln86_143_reg_1496 & and_ln102_127_fu_621_p2);

assign and_ln102_136_fu_645_p2 = (and_ln102_151_fu_640_p2 & and_ln102_123_reg_1576);

assign and_ln102_137_fu_759_p2 = (icmp_ln86_145_reg_1506_pp0_iter1_reg & and_ln102_128_reg_1603);

assign and_ln102_138_fu_768_p2 = (and_ln104_24_reg_1591 & and_ln102_152_fu_763_p2);

assign and_ln102_139_fu_773_p2 = (icmp_ln86_147_reg_1516_pp0_iter1_reg & and_ln102_129_fu_750_p2);

assign and_ln102_140_fu_889_p2 = (and_ln102_153_fu_884_p2 & and_ln102_124_reg_1596_pp0_iter2_reg);

assign and_ln102_141_fu_894_p2 = (icmp_ln86_149_reg_1526_pp0_iter2_reg & and_ln102_130_reg_1649);

assign and_ln102_142_fu_903_p2 = (and_ln104_25_reg_1631 & and_ln102_154_fu_898_p2);

assign and_ln102_143_fu_995_p2 = (icmp_ln86_151_reg_1536_pp0_iter3_reg & and_ln102_131_reg_1694);

assign and_ln102_144_fu_1004_p2 = (and_ln102_155_fu_999_p2 & and_ln102_125_reg_1682);

assign and_ln102_145_fu_1009_p2 = (icmp_ln86_153_reg_1546_pp0_iter3_reg & and_ln102_132_fu_987_p2);

assign and_ln102_146_fu_1105_p2 = (and_ln104_26_reg_1688_pp0_iter4_reg & and_ln102_156_fu_1100_p2);

assign and_ln102_147_fu_1110_p2 = (icmp_ln86_155_reg_1556_pp0_iter4_reg & and_ln102_133_reg_1710);

assign and_ln102_148_fu_1119_p2 = (and_ln102_157_fu_1114_p2 & and_ln102_126_reg_1636_pp0_iter4_reg);

assign and_ln102_149_fu_1198_p2 = (icmp_ln86_157_reg_1566_pp0_iter5_reg & and_ln102_134_fu_1194_p2);

assign and_ln102_150_fu_1238_p2 = (and_ln104_27_reg_1643_pp0_iter6_reg & and_ln102_158_fu_1233_p2);

assign and_ln102_151_fu_640_p2 = (xor_ln104_67_fu_625_p2 & icmp_ln86_144_reg_1501);

assign and_ln102_152_fu_763_p2 = (xor_ln104_68_fu_745_p2 & icmp_ln86_146_reg_1511_pp0_iter1_reg);

assign and_ln102_153_fu_884_p2 = (xor_ln104_69_fu_869_p2 & icmp_ln86_148_reg_1521_pp0_iter2_reg);

assign and_ln102_154_fu_898_p2 = (xor_ln104_70_fu_874_p2 & icmp_ln86_150_reg_1531_pp0_iter2_reg);

assign and_ln102_155_fu_999_p2 = (xor_ln104_71_fu_982_p2 & icmp_ln86_152_reg_1541_pp0_iter3_reg);

assign and_ln102_156_fu_1100_p2 = (xor_ln104_72_fu_1090_p2 & icmp_ln86_154_reg_1551_pp0_iter4_reg);

assign and_ln102_157_fu_1114_p2 = (xor_ln104_73_fu_1095_p2 & icmp_ln86_156_reg_1561_pp0_iter4_reg);

assign and_ln102_158_fu_1233_p2 = (xor_ln104_74_fu_1228_p2 & icmp_ln86_158_reg_1571_pp0_iter6_reg);

assign and_ln102_fu_703_p2 = (xor_ln104_fu_698_p2 & icmp_ln86_130_reg_1419_pp0_iter1_reg);

assign and_ln104_23_fu_713_p2 = (xor_ln104_fu_698_p2 & xor_ln104_62_fu_708_p2);

assign and_ln104_24_fu_611_p2 = (xor_ln104_63_fu_606_p2 & icmp_ln86_129_reg_1408);

assign and_ln104_25_fu_724_p2 = (xor_ln104_64_fu_719_p2 & and_ln104_reg_1585);

assign and_ln104_26_fu_864_p2 = (xor_ln104_65_fu_859_p2 & and_ln102_reg_1624);

assign and_ln104_27_fu_739_p2 = (xor_ln104_66_fu_734_p2 & and_ln104_23_fu_713_p2);

assign and_ln104_fu_601_p2 = (xor_ln104_61_fu_596_p2 & icmp_ln86_reg_1402);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_147_fu_1391_p2[0:0] == 1'b1) ? tmp_reg_1755 : 11'd0);

assign icmp_ln86_129_fu_410_p2 = (($signed(p_read20_int_reg) < $signed(18'd79143)) ? 1'b1 : 1'b0);

assign icmp_ln86_130_fu_416_p2 = (($signed(p_read16_int_reg) < $signed(18'd8702)) ? 1'b1 : 1'b0);

assign icmp_ln86_131_fu_422_p2 = (($signed(p_read2_int_reg) < $signed(18'd1672)) ? 1'b1 : 1'b0);

assign icmp_ln86_132_fu_428_p2 = (($signed(p_read4_int_reg) < $signed(18'd57931)) ? 1'b1 : 1'b0);

assign icmp_ln86_133_fu_434_p2 = (($signed(p_read15_int_reg) < $signed(18'd80233)) ? 1'b1 : 1'b0);

assign icmp_ln86_134_fu_440_p2 = (($signed(p_read1_int_reg) < $signed(18'd40764)) ? 1'b1 : 1'b0);

assign icmp_ln86_135_fu_446_p2 = (($signed(p_read3_int_reg) < $signed(18'd35958)) ? 1'b1 : 1'b0);

assign icmp_ln86_136_fu_452_p2 = (($signed(p_read7_int_reg) < $signed(18'd486)) ? 1'b1 : 1'b0);

assign icmp_ln86_137_fu_458_p2 = (($signed(p_read15_int_reg) < $signed(18'd56594)) ? 1'b1 : 1'b0);

assign icmp_ln86_138_fu_464_p2 = (($signed(p_read15_int_reg) < $signed(18'd87420)) ? 1'b1 : 1'b0);

assign icmp_ln86_139_fu_470_p2 = (($signed(p_read7_int_reg) < $signed(18'd490)) ? 1'b1 : 1'b0);

assign icmp_ln86_140_fu_476_p2 = (($signed(p_read9_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_141_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd220372)) ? 1'b1 : 1'b0);

assign icmp_ln86_142_fu_488_p2 = (($signed(p_read5_int_reg) < $signed(18'd668)) ? 1'b1 : 1'b0);

assign icmp_ln86_143_fu_494_p2 = (($signed(p_read14_int_reg) < $signed(18'd250)) ? 1'b1 : 1'b0);

assign icmp_ln86_144_fu_500_p2 = (($signed(p_read17_int_reg) < $signed(18'd433)) ? 1'b1 : 1'b0);

assign icmp_ln86_145_fu_506_p2 = (($signed(p_read11_int_reg) < $signed(18'd1022)) ? 1'b1 : 1'b0);

assign icmp_ln86_146_fu_512_p2 = (($signed(p_read13_int_reg) < $signed(18'd59)) ? 1'b1 : 1'b0);

assign icmp_ln86_147_fu_518_p2 = (($signed(p_read10_int_reg) < $signed(18'd144)) ? 1'b1 : 1'b0);

assign icmp_ln86_148_fu_524_p2 = (($signed(p_read6_int_reg) < $signed(18'd314)) ? 1'b1 : 1'b0);

assign icmp_ln86_149_fu_530_p2 = (($signed(p_read8_int_reg) < $signed(18'd57)) ? 1'b1 : 1'b0);

assign icmp_ln86_150_fu_536_p2 = (($signed(p_read21_int_reg) < $signed(18'd86529)) ? 1'b1 : 1'b0);

assign icmp_ln86_151_fu_542_p2 = (($signed(p_read19_int_reg) < $signed(18'd297)) ? 1'b1 : 1'b0);

assign icmp_ln86_152_fu_548_p2 = (($signed(p_read12_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_153_fu_554_p2 = (($signed(p_read16_int_reg) < $signed(18'd8549)) ? 1'b1 : 1'b0);

assign icmp_ln86_154_fu_560_p2 = (($signed(p_read8_int_reg) < $signed(18'd69)) ? 1'b1 : 1'b0);

assign icmp_ln86_155_fu_566_p2 = (($signed(p_read4_int_reg) < $signed(18'd76585)) ? 1'b1 : 1'b0);

assign icmp_ln86_156_fu_572_p2 = (($signed(p_read18_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_157_fu_578_p2 = (($signed(p_read8_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign icmp_ln86_158_fu_584_p2 = (($signed(p_read1_int_reg) < $signed(18'd208002)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_404_p2 = (($signed(p_read20_int_reg) < $signed(18'd91433)) ? 1'b1 : 1'b0);

assign or_ln117_121_fu_778_p2 = (and_ln102_137_fu_759_p2 | and_ln102_123_reg_1576_pp0_iter1_reg);

assign or_ln117_122_fu_693_p2 = (and_ln102_128_fu_630_p2 | and_ln102_123_reg_1576);

assign or_ln117_123_fu_790_p2 = (or_ln117_122_reg_1613 | and_ln102_138_fu_768_p2);

assign or_ln117_124_fu_814_p2 = (icmp_ln86_129_reg_1408_pp0_iter1_reg | and_ln102_139_fu_773_p2);

assign or_ln117_125_fu_826_p2 = (icmp_ln86_129_reg_1408_pp0_iter1_reg | and_ln102_129_fu_750_p2);

assign or_ln117_126_fu_908_p2 = (or_ln117_125_reg_1655 | and_ln102_140_fu_889_p2);

assign or_ln117_127_fu_847_p2 = (icmp_ln86_129_reg_1408_pp0_iter1_reg | and_ln102_124_reg_1596);

assign or_ln117_128_fu_920_p2 = (or_ln117_127_reg_1665 | and_ln102_141_fu_894_p2);

assign or_ln117_129_fu_932_p2 = (or_ln117_127_reg_1665 | and_ln102_130_reg_1649);

assign or_ln117_130_fu_944_p2 = (or_ln117_129_fu_932_p2 | and_ln102_142_fu_903_p2);

assign or_ln117_131_fu_851_p2 = (icmp_ln86_129_reg_1408_pp0_iter1_reg | and_ln104_reg_1585);

assign or_ln117_132_fu_1014_p2 = (or_ln117_131_reg_1672_pp0_iter3_reg | and_ln102_143_fu_995_p2);

assign or_ln117_133_fu_977_p2 = (or_ln117_131_reg_1672 | and_ln102_131_fu_879_p2);

assign or_ln117_134_fu_1026_p2 = (or_ln117_133_reg_1704 | and_ln102_144_fu_1004_p2);

assign or_ln117_135_fu_1038_p2 = (or_ln117_131_reg_1672_pp0_iter3_reg | and_ln102_125_reg_1682);

assign or_ln117_136_fu_1050_p2 = (or_ln117_135_fu_1038_p2 | and_ln102_145_fu_1009_p2);

assign or_ln117_137_fu_1064_p2 = (or_ln117_135_fu_1038_p2 | and_ln102_132_fu_987_p2);

assign or_ln117_138_fu_1124_p2 = (or_ln117_137_reg_1716 | and_ln102_146_fu_1105_p2);

assign or_ln117_139_fu_1086_p2 = (or_ln117_131_reg_1672_pp0_iter3_reg | and_ln102_reg_1624_pp0_iter3_reg);

assign or_ln117_140_fu_1136_p2 = (or_ln117_139_reg_1726 | and_ln102_147_fu_1110_p2);

assign or_ln117_141_fu_1148_p2 = (or_ln117_139_reg_1726 | and_ln102_133_reg_1710);

assign or_ln117_142_fu_1160_p2 = (or_ln117_141_fu_1148_p2 | and_ln102_148_fu_1119_p2);

assign or_ln117_143_fu_1174_p2 = (or_ln117_139_reg_1726 | and_ln102_126_reg_1636_pp0_iter4_reg);

assign or_ln117_144_fu_1203_p2 = (or_ln117_143_reg_1734 | and_ln102_149_fu_1198_p2);

assign or_ln117_145_fu_1208_p2 = (or_ln117_143_reg_1734 | and_ln102_134_fu_1194_p2);

assign or_ln117_146_fu_1243_p2 = (or_ln117_145_reg_1745 | and_ln102_150_fu_1238_p2);

assign or_ln117_147_fu_1391_p2 = (xor_ln104_reg_1619_pp0_iter7_reg | or_ln117_131_reg_1672_pp0_iter7_reg);

assign or_ln117_fu_660_p2 = (and_ln102_136_fu_645_p2 | and_ln102_127_fu_621_p2);

assign select_ln117_126_fu_674_p3 = ((or_ln117_fu_660_p2[0:0] == 1'b1) ? select_ln117_fu_666_p3 : 2'd3);

assign select_ln117_127_fu_686_p3 = ((and_ln102_123_reg_1576[0:0] == 1'b1) ? zext_ln117_12_fu_682_p1 : 3'd4);

assign select_ln117_128_fu_783_p3 = ((or_ln117_121_fu_778_p2[0:0] == 1'b1) ? select_ln117_127_reg_1608 : 3'd5);

assign select_ln117_129_fu_795_p3 = ((or_ln117_122_reg_1613[0:0] == 1'b1) ? select_ln117_128_fu_783_p3 : 3'd6);

assign select_ln117_130_fu_802_p3 = ((or_ln117_123_fu_790_p2[0:0] == 1'b1) ? select_ln117_129_fu_795_p3 : 3'd7);

assign select_ln117_131_fu_819_p3 = ((icmp_ln86_129_reg_1408_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_13_fu_810_p1 : 4'd8);

assign select_ln117_132_fu_831_p3 = ((or_ln117_124_fu_814_p2[0:0] == 1'b1) ? select_ln117_131_fu_819_p3 : 4'd9);

assign select_ln117_133_fu_839_p3 = ((or_ln117_125_fu_826_p2[0:0] == 1'b1) ? select_ln117_132_fu_831_p3 : 4'd10);

assign select_ln117_134_fu_913_p3 = ((or_ln117_126_fu_908_p2[0:0] == 1'b1) ? select_ln117_133_reg_1660 : 4'd11);

assign select_ln117_135_fu_925_p3 = ((or_ln117_127_reg_1665[0:0] == 1'b1) ? select_ln117_134_fu_913_p3 : 4'd12);

assign select_ln117_136_fu_936_p3 = ((or_ln117_128_fu_920_p2[0:0] == 1'b1) ? select_ln117_135_fu_925_p3 : 4'd13);

assign select_ln117_137_fu_950_p3 = ((or_ln117_129_fu_932_p2[0:0] == 1'b1) ? select_ln117_136_fu_936_p3 : 4'd14);

assign select_ln117_138_fu_958_p3 = ((or_ln117_130_fu_944_p2[0:0] == 1'b1) ? select_ln117_137_fu_950_p3 : 4'd15);

assign select_ln117_139_fu_970_p3 = ((or_ln117_131_reg_1672[0:0] == 1'b1) ? zext_ln117_14_fu_966_p1 : 5'd16);

assign select_ln117_140_fu_1019_p3 = ((or_ln117_132_fu_1014_p2[0:0] == 1'b1) ? select_ln117_139_reg_1699 : 5'd17);

assign select_ln117_141_fu_1031_p3 = ((or_ln117_133_reg_1704[0:0] == 1'b1) ? select_ln117_140_fu_1019_p3 : 5'd18);

assign select_ln117_142_fu_1042_p3 = ((or_ln117_134_fu_1026_p2[0:0] == 1'b1) ? select_ln117_141_fu_1031_p3 : 5'd19);

assign select_ln117_143_fu_1056_p3 = ((or_ln117_135_fu_1038_p2[0:0] == 1'b1) ? select_ln117_142_fu_1042_p3 : 5'd20);

assign select_ln117_144_fu_1070_p3 = ((or_ln117_136_fu_1050_p2[0:0] == 1'b1) ? select_ln117_143_fu_1056_p3 : 5'd21);

assign select_ln117_145_fu_1078_p3 = ((or_ln117_137_fu_1064_p2[0:0] == 1'b1) ? select_ln117_144_fu_1070_p3 : 5'd22);

assign select_ln117_146_fu_1129_p3 = ((or_ln117_138_fu_1124_p2[0:0] == 1'b1) ? select_ln117_145_reg_1721 : 5'd23);

assign select_ln117_147_fu_1141_p3 = ((or_ln117_139_reg_1726[0:0] == 1'b1) ? select_ln117_146_fu_1129_p3 : 5'd24);

assign select_ln117_148_fu_1152_p3 = ((or_ln117_140_fu_1136_p2[0:0] == 1'b1) ? select_ln117_147_fu_1141_p3 : 5'd25);

assign select_ln117_149_fu_1166_p3 = ((or_ln117_141_fu_1148_p2[0:0] == 1'b1) ? select_ln117_148_fu_1152_p3 : 5'd26);

assign select_ln117_150_fu_1178_p3 = ((or_ln117_142_fu_1160_p2[0:0] == 1'b1) ? select_ln117_149_fu_1166_p3 : 5'd27);

assign select_ln117_151_fu_1186_p3 = ((or_ln117_143_fu_1174_p2[0:0] == 1'b1) ? select_ln117_150_fu_1178_p3 : 5'd28);

assign select_ln117_152_fu_1213_p3 = ((or_ln117_144_fu_1203_p2[0:0] == 1'b1) ? select_ln117_151_reg_1740 : 5'd29);

assign select_ln117_153_fu_1220_p3 = ((or_ln117_145_fu_1208_p2[0:0] == 1'b1) ? select_ln117_152_fu_1213_p3 : 5'd30);

assign select_ln117_fu_666_p3 = ((and_ln102_127_fu_621_p2[0:0] == 1'b1) ? zext_ln117_fu_656_p1 : 2'd2);

assign tmp_fu_1255_p65 = 'bx;

assign tmp_fu_1255_p66 = ((or_ln117_146_fu_1243_p2[0:0] == 1'b1) ? select_ln117_153_reg_1750 : 5'd31);

assign xor_ln104_61_fu_596_p2 = (icmp_ln86_129_reg_1408 ^ 1'd1);

assign xor_ln104_62_fu_708_p2 = (icmp_ln86_130_reg_1419_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_63_fu_606_p2 = (icmp_ln86_131_reg_1425 ^ 1'd1);

assign xor_ln104_64_fu_719_p2 = (icmp_ln86_132_reg_1430_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_65_fu_859_p2 = (icmp_ln86_133_reg_1436_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_66_fu_734_p2 = (icmp_ln86_134_reg_1442_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_67_fu_625_p2 = (icmp_ln86_135_reg_1448 ^ 1'd1);

assign xor_ln104_68_fu_745_p2 = (icmp_ln86_136_reg_1454_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_69_fu_869_p2 = (icmp_ln86_137_reg_1460_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_70_fu_874_p2 = (icmp_ln86_138_reg_1466_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_71_fu_982_p2 = (icmp_ln86_139_reg_1472_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_72_fu_1090_p2 = (icmp_ln86_140_reg_1478_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_73_fu_1095_p2 = (icmp_ln86_141_reg_1484_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_74_fu_1228_p2 = (icmp_ln86_142_reg_1490_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_698_p2 = (icmp_ln86_reg_1402_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_650_p2 = (1'd1 ^ and_ln102_135_fu_635_p2);

assign zext_ln117_12_fu_682_p1 = select_ln117_126_fu_674_p3;

assign zext_ln117_13_fu_810_p1 = select_ln117_130_fu_802_p3;

assign zext_ln117_14_fu_966_p1 = select_ln117_138_fu_958_p3;

assign zext_ln117_fu_656_p1 = xor_ln117_fu_650_p2;

endmodule //conifer_jettag_accelerator_decision_function_5
