if {![file exists "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/sim_divisor_RDA/sim_divisor_RDA.mpf"]} { 
	project new "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/sim_divisor_RDA" sim_divisor_RDA
	project addfile "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divisor_fsm_RDA.vhd"
	project addfile "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divRDA_FSM_tb.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divisor_fsm_RDA.vhd"
	vcom -work work "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divRDA_FSM_tb.vhd"
} else {
	project open "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/sim_divisor_RDA/sim_divisor_RDA"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  tb_divRDA
view wave
add wave /*
run 1000ns
