

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Mon Apr  3 22:29:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_21
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 5 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_8"   --->   Operation 6 'read' 'zext_ln30_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln30_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln30_7"   --->   Operation 7 'read' 'zext_ln30_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln30_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_6"   --->   Operation 8 'read' 'zext_ln30_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_5"   --->   Operation 9 'read' 'zext_ln30_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln30_4_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_4"   --->   Operation 10 'read' 'zext_ln30_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln30_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln30_3"   --->   Operation 11 'read' 'zext_ln30_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_2"   --->   Operation 12 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln30_1"   --->   Operation 13 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 14 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln30_8_cast = sext i4 %zext_ln30_8_read"   --->   Operation 15 'sext' 'zext_ln30_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln30_8_cast_cast = zext i6 %zext_ln30_8_cast"   --->   Operation 16 'zext' 'zext_ln30_8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_7_cast = sext i5 %zext_ln30_7_read"   --->   Operation 17 'sext' 'zext_ln30_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln30_7_cast_cast = zext i6 %zext_ln30_7_cast"   --->   Operation 18 'zext' 'zext_ln30_7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30_6_cast = zext i6 %zext_ln30_6_read"   --->   Operation 19 'zext' 'zext_ln30_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_5_cast = zext i6 %zext_ln30_5_read"   --->   Operation 20 'zext' 'zext_ln30_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast = sext i4 %zext_ln30_4_read"   --->   Operation 21 'sext' 'zext_ln30_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast_cast = zext i5 %zext_ln30_4_cast"   --->   Operation 22 'zext' 'zext_ln30_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30_3_cast = zext i5 %zext_ln30_3_read"   --->   Operation 23 'zext' 'zext_ln30_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i4 %zext_ln30_2_read"   --->   Operation 24 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i3 %zext_ln30_1_read"   --->   Operation 25 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j_V"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_V_1 = load i4 %j_V"   --->   Operation 29 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %j_V_1, i4 8"   --->   Operation 30 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%j_V_2 = add i4 %j_V_1, i4 1"   --->   Operation 32 'add' 'j_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln1027, void %for.inc25.split, void %for.end27.exitStub" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 33 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1514 = trunc i4 %j_V_1"   --->   Operation 34 'trunc' 'trunc_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1514, i3 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln1514 = add i6 %shl_ln, i6 %trunc_ln_read"   --->   Operation 36 'add' 'add_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %add_ln1514, i32 3, i32 5" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.30ns)   --->   "%bundle1_V = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %zext_ln30_1_cast, i8 %zext_ln30_2_cast, i8 %zext_ln30_3_cast, i8 %zext_ln30_4_cast_cast, i8 %zext_ln30_5_cast, i8 %zext_ln30_6_cast, i8 %zext_ln30_7_cast_cast, i8 %zext_ln30_8_cast_cast, i3 %trunc_ln2" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 38 'mux' 'bundle1_V' <Predicate = (!icmp_ln1027)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %j_V_2, i4 %j_V" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 39 'store' 'store_ln28' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:29]   --->   Operation 40 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 41 'specloopname' 'specloopname_ln1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %bundle1_V" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:31]   --->   Operation 42 'write' 'write_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc25" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 43 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.13ns
The critical path consists of the following:
	'alloca' operation ('j.V') [11]  (0 ns)
	'load' operation ('j.V') on local variable 'j.V' [36]  (0 ns)
	'add' operation ('add_ln1514') [46]  (1.83 ns)
	'mux' operation ('bundle1.V', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30) [48]  (2.3 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
