#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 14 12:56:38 2021
# Process ID: 13396
# Current directory: C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.runs/synth_1
# Command line: vivado.exe -log sistema_completo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_completo.tcl
# Log file: C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.runs/synth_1/sistema_completo.vds
# Journal file: C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema_completo.tcl -notrace
Command: synth_design -top sistema_completo -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 826.793 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_completo' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:42]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb1' of component 'debouncer' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:76]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/debouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 6500000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/debouncer.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/debouncer.vhd:46]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb2' of component 'debouncer' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:82]
INFO: [Synth 8-3491] module 'gestore_dato' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_dato.vhd:34' bound to instance 'gdato' of component 'gestore_dato' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:88]
INFO: [Synth 8-638] synthesizing module 'gestore_dato' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_dato.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gestore_dato' (2#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_dato.vhd:42]
INFO: [Synth 8-3491] module 'gestore_modo' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_modo.vhd:34' bound to instance 'gmodo' of component 'gestore_modo' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:94]
INFO: [Synth 8-638] synthesizing module 'gestore_modo' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_modo.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestore_modo' (3#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_modo.vhd:41]
INFO: [Synth 8-3491] module 'sistema' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:48' bound to instance 'sis' of component 'sistema' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:101]
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:55]
INFO: [Synth 8-3491] module 'riconoscitore1' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore1.vhd:34' bound to instance 'ent1' of component 'riconoscitore1' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:80]
INFO: [Synth 8-638] synthesizing module 'riconoscitore1' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'riconoscitore1' (4#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore1.vhd:41]
INFO: [Synth 8-3491] module 'riconoscitore2' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore2.vhd:34' bound to instance 'ent2' of component 'riconoscitore2' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:86]
INFO: [Synth 8-638] synthesizing module 'riconoscitore2' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'riconoscitore2' (5#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/riconoscitore2.vhd:41]
INFO: [Synth 8-3491] module 'gestore_ric' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_ric.vhd:34' bound to instance 'ent3' of component 'gestore_ric' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:92]
INFO: [Synth 8-638] synthesizing module 'gestore_ric' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_ric.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestore_ric' (6#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_ric.vhd:41]
INFO: [Synth 8-3491] module 'gestore_output' declared at 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_output.vhd:34' bound to instance 'ent4' of component 'gestore_output' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:98]
INFO: [Synth 8-638] synthesizing module 'gestore_output' [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_output.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gestore_output' (7#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/gestore_output.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sistema' (8#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'sistema_completo' (9#1) [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/sources_1/new/sistema_completo.vhd:42]
WARNING: [Synth 8-3331] design gestore_dato has unconnected port cb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.512 ; gain = 240.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.512 ; gain = 240.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.512 ; gain = 240.633
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_completo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_completo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 993.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'riconoscitore1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'riconoscitore2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     q0i |                              000 |                              000
                     q01 |                              001 |                              011
                    q010 |                              010 |                              100
                   q0100 |                              011 |                              110
                     q00 |                              100 |                              001
                    q00d |                              101 |                              010
                   q00dd |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'riconoscitore1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     q1i |                               00 |                               00
                     q11 |                               01 |                               01
                    q110 |                               10 |                               10
                   q1100 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'riconoscitore2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module gestore_dato 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gestore_modo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module riconoscitore1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module riconoscitore2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module gestore_ric 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module gestore_output 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 993.086 ; gain = 343.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.809 ; gain = 355.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1006.578 ; gain = 356.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT4   |    12|
|4     |LUT5   |     9|
|5     |LUT6   |     5|
|6     |FDRE   |    47|
|7     |IBUF   |     4|
|8     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    87|
|2     |  deb2   |debouncer      |    58|
|3     |  gdato  |gestore_dato   |     1|
|4     |  gmodo  |gestore_modo   |     1|
|5     |  sis    |sistema        |    21|
|6     |    ent1 |riconoscitore1 |     8|
|7     |    ent2 |riconoscitore2 |     6|
|8     |    ent3 |gestore_ric    |     6|
|9     |    ent4 |gestore_output |     1|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.395 ; gain = 260.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.395 ; gain = 363.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1031.398 ; gain = 639.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Christian/Desktop/magistrale/progettiarchitetture/riconoscitore3/riconoscitore.runs/synth_1/sistema_completo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_completo_utilization_synth.rpt -pb sistema_completo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 12:57:10 2021...
