Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Apr  1 18:46:38 2021
| Host             : DESKTOP-L5PSEKK running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_module_power_routed.rpt -pb fpga_top_module_power_summary_routed.pb -rpx fpga_top_module_power_routed.rpx
| Design           : fpga_top_module
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.292        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.230        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        6 |       --- |             --- |
| Slice Logic              |     0.055 |    21501 |       --- |             --- |
|   LUT as Logic           |     0.040 |    11420 |     20800 |           54.90 |
|   CARRY4                 |     0.012 |     2803 |      8150 |           34.39 |
|   Register               |     0.003 |     6794 |     41600 |           16.33 |
|   LUT as Shift Register  |    <0.001 |       32 |      9600 |            0.33 |
|   LUT as Distributed RAM |    <0.001 |       12 |      9600 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |        1 |     32600 |           <0.01 |
|   Others                 |     0.000 |       92 |       --- |             --- |
| Signals                  |     0.053 |    12263 |       --- |             --- |
| PLL                      |     0.102 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        8 |       210 |            3.81 |
| Static Power             |     0.062 |          |           |                 |
| Total                    |     0.292 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.150 |       0.143 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.063 |       0.052 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------+-----------------+
| Clock              | Domain                                 | Constraint (ns) |
+--------------------+----------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | i_clk                                  |            10.0 |
| sys_clk_pin        | i_clk_IBUF                             |            10.0 |
+--------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| fpga_top_module                           |     0.230 |
|   clk_wiz_0_inst                          |     0.103 |
|     inst                                  |     0.103 |
|   top_module_inst                         |     0.127 |
|     cordic_sincos_module                  |     0.123 |
|       CORDIC_STAGES_GEN[0].cordic_inst_i  |     0.002 |
|       CORDIC_STAGES_GEN[10].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[11].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[12].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[13].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[14].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[15].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[16].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[17].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[18].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[19].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[1].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[20].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[21].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[22].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[23].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[24].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[25].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[26].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[27].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[28].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[29].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[2].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[30].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[31].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[32].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[33].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[34].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[35].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[36].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[37].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[38].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[39].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[3].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[40].cordic_inst_i |     0.003 |
|       CORDIC_STAGES_GEN[41].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[42].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[43].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[44].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[45].cordic_inst_i |     0.002 |
|       CORDIC_STAGES_GEN[46].cordic_inst_i |     0.004 |
|       CORDIC_STAGES_GEN[4].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[5].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[6].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[7].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[8].cordic_inst_i  |     0.003 |
|       CORDIC_STAGES_GEN[9].cordic_inst_i  |     0.003 |
|       cordic_preprocess_inst              |     0.002 |
|     uart_rx_msg_module                    |     0.001 |
|     uart_tx_msg_module                    |     0.001 |
+-------------------------------------------+-----------+


