<p>Owners: <a class="confluence-userlink user-mention" data-account-id="6377ef4c3e79f12e572009c2" href="https://arterisip.atlassian.net/wiki/people/6377ef4c3e79f12e572009c2?ref=confluence" target="_blank" data-linked-resource-id="90865694" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Vikram Sundaram</a> </p><p>Regression Path: </p><p /><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="c5727daa-4534-401c-ad2e-ad18204bd470" class="confluenceTable"><colgroup><col style="width: 122.0px;"/><col style="width: 75.0px;"/><col style="width: 88.0px;"/><col style="width: 83.0px;"/><col style="width: 163.0px;"/><col style="width: 112.0px;"/><col style="width: 102.0px;"/><col style="width: 311.0px;"/><col style="width: 479.0px;"/><col style="width: 265.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Signature #</strong></p></th><th class="confluenceTh"><p><strong>Count</strong></p></th><th class="confluenceTh"><p><strong>Env</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Test</strong></p></th><th class="confluenceTh"><p><strong>SV Seed</strong></p></th><th class="confluenceTh"><p><strong>Sim Time</strong></p></th><th class="confluenceTh"><p><strong>Signature</strong></p></th><th class="confluenceTh"><p><strong>Path</strong></p></th><th class="confluenceTh"><p><strong>Reason for Waiver</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>1</strong></p></th><td class="confluenceTd"><p>43</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>csr_dmiuuedr_MemErrDetEn_uncorr_DataMem_sram_addr_17089470_0</p></td><td class="confluenceTd"><p>17089470</p></td><td class="confluenceTd"><p>4000000</p></td><td class="confluenceTd"><p>[HBFAIL] Heart Beat Failure Objection:</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/csr_dmiuuedr_MemErrDetEn_uncorr_DataMem_sram_addr_17089470_0/vcs.log</p></td><td class="confluenceTd"><p>This configuration is of memory type SYNOPSYS and error injection has never existed for this memtype. These tests are not applicable to this config<br/></p></td></tr><tr><th class="confluenceTh"><p>2</p></th><td class="confluenceTd"><p>30</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>random_with_dbad_mixed_spad_30544016_28</p></td><td class="confluenceTd"><p>30544016</p></td><td class="confluenceTd"><p>11132</p></td><td class="confluenceTd"><p>[s_to_bbnoc2_0:DMI_SCOREBOARD Print2] dword:4 DTR dbad Exp :0 Recd :1</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/random_with_dbad_mixed_spad_30544016_28/vcs.log</p></td><td class="confluenceTd"><p>DV issue | Poison modeling incomplete in 3.6</p></td></tr><tr><th class="confluenceTh"><p>3</p></th><td class="confluenceTd"><p>21</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_52743800_22</p></td><td class="confluenceTd"><p>52743800</p></td><td class="confluenceTd"><p>11014</p></td><td class="confluenceTd"><p>[s_to_bbnoc2_0:processCacheFillData:4] fill data compare failed</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/random_with_dbad_no_spad_52743800_22/vcs.log</p></td><td class="confluenceTd"><p>DV issue | Poison modeling incomplete in 3.6</p></td></tr><tr><th class="confluenceTh"><p>4</p></th><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_56898535_27</p></td><td class="confluenceTd"><p>56898535</p></td><td class="confluenceTd"><p>12040</p></td><td class="confluenceTd"><p>[s_to_bbnoc2_0:CCP-SCB] Evict Mismatch Addr :0x168a45af6f000 secu :1 Exp:Data0:0x6da123401d27ce203209fa17459f8fb41f9c0d.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/random_with_dbad_no_spad_56898535_27/vcs.log</p></td><td class="confluenceTd"><p>DV issue | Poison modeling incomplete in 3.6</p></td></tr><tr><th class="confluenceTh"><p>5</p></th><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>random_with_dbad_spad_only_21028701_22</p></td><td class="confluenceTd"><p>21028701</p></td><td class="confluenceTd"><p>16193</p></td><td class="confluenceTd"><p>[processSPOutput] Mismatch in rresp coming out for a SP txn | Exp resp :0; Received resp :c; beat :0</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/random_with_dbad_spad_only_21028701_22/vcs.log</p></td><td class="confluenceTd"><p>DV issue | Poison modeling incomplete in 3.6</p></td></tr><tr><th class="confluenceTh"><p>6</p></th><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>csr_bit_bash_36640709_0</p></td><td class="confluenceTd"><p>36640709</p></td><td class="confluenceTd"><p>38647</p></td><td class="confluenceTd"><p>[uvm_reg_bit_bash_seq] Writing a 1 in bit #0 of register &quot;ral_sys_ncore.s_to_bbnoc2_1.DMIUIDR&quot; with initial value 'h0000.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/csr_bit_bash_36640709_0/vcs.log</p></td><td class="confluenceTd"><p>This configuration is of memory type SYNOPSYS and error injection has never existed for this memtype. These tests are not applicable to this config</p></td></tr><tr><th class="confluenceTh"><p>7</p></th><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>csr_hw_reset_16325644_0</p></td><td class="confluenceTd"><p>16325644</p></td><td class="confluenceTd"><p>404</p></td><td class="confluenceTd"><p>[RegModel] Register &quot;ral_sys_ncore.s_to_bbnoc2_1.DMIUIDR&quot; value read from DUT (0x000000008000000b) does not match mirror.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/csr_hw_reset_16325644_0/vcs.log</p></td><td class="confluenceTd"><p>This configuration is of memory type SYNOPSYS and error injection has never existed for this memtype. These tests are not applicable to this config</p></td></tr><tr><th class="confluenceTh"><p>8</p></th><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>random_with_dbad_spad_only_26082669_12</p></td><td class="confluenceTd"><p>26082669</p></td><td class="confluenceTd"><p>46337</p></td><td class="confluenceTd"><p>[s_to_bbnoc2_0_SCB_ERROR] Trying to access the memory on which atomic transaction is pending,Pending atomic transaction .....</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/random_with_dbad_spad_only_26082669_12/vcs.log</p></td><td class="confluenceTd"><p>DV cannot model RTLs expectation. Not an RTL issue

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15814" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15814?src=confmacro" class="jira-issue-key">CONC-15814</a>
                            </span>
 </p></td></tr><tr><th class="confluenceTh"><p>9</p></th><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>hw_config_nxpauto_3p10</p></td><td class="confluenceTd"><p>evt_fill_stall_atomic_50802291_1</p></td><td class="confluenceTd"><p>50802291</p></td><td class="confluenceTd"><p>287178</p></td><td class="confluenceTd"><p>[DMI BASE_TEST] wtt_q not empty</p></td><td class="confluenceTd"><p>/scratch/dv_reg/regr_ncore3.6.4.p11/repository/dmi_coverage/nightly_dmi_2025_06_17_1613/concerto/regression/2025_06_17_161710/debug/dmi/hw_config_nxpauto_3p10/run/evt_fill_stall_atomic_50802291_1/vcs.log</p></td><td class="confluenceTd"><p>This is a DV issue</p></td></tr></tbody></table></div>