// Seed: 3315738672
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    output tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10
);
  initial id_7 = 1;
  id_12(
      .id_0(1)
  );
  assign id_1 = 1 == id_4;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    output uwire id_3,
    input wire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7
    , id_9, id_10
);
  wire id_11;
  xnor (id_0, id_4, id_7, id_5);
  module_0(
      id_2, id_6, id_1, id_7, id_7, id_0, id_3, id_0, id_0, id_0, id_2
  );
endmodule
