--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GD_N_C_RP.twx GD_N_C_RP.ncd -o GD_N_C_RP.twr GD_N_C_RP.pcf
-ucf GD_N_GIGABIT_8P_C.ucf

Design file:              GD_N_C_RP.ncd
Physical constraint file: GD_N_C_RP.pcf
Device,package,speed:     xc6slx16,ftg256,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD 
   = MAXDELAY TO TIMEGRP        "TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD" TS_RX_CLK 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_C125IN = PERIOD TIMEGRP "C125IN" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_C125IN = PERIOD TIMEGRP "C125IN" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.148ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK = PERIOD TIMEGRP "RX_CLK" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17136 paths analyzed, 2150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.173ns.
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22 (SLICE_X5Y60.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DMUX    Tshcko                0.461   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C3      net (fanout=17)       2.107   ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.340   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (1.209ns logic, 5.948ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/WR_x (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/WR_x to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C6      net (fanout=27)       2.029   ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.340   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.139ns logic, 5.870ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.370 - 0.380)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A6      net (fanout=1)        0.674   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A       Tilo                  0.259   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111
    SLICE_X28Y38.C4      net (fanout=11)       0.960   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.340   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (1.398ns logic, 5.475ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21 (SLICE_X5Y60.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.141ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DMUX    Tshcko                0.461   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C3      net (fanout=17)       2.107   ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.324   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (1.193ns logic, 5.948ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/WR_x (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.993ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/WR_x to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C6      net (fanout=27)       2.029   ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.324   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (1.123ns logic, 5.870ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.370 - 0.380)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A6      net (fanout=1)        0.674   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A       Tilo                  0.259   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111
    SLICE_X28Y38.C4      net (fanout=11)       0.960   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.324   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (1.382ns logic, 5.475ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23 (SLICE_X5Y60.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.133ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DMUX    Tshcko                0.461   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C3      net (fanout=17)       2.107   ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.316   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (1.185ns logic, 5.948ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/WR_x (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/WR_x to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/WR_x
                                                       ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C6      net (fanout=27)       2.029   ETH_DRIVEi/ETH_RXi/WR_x
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.316   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.115ns logic, 5.870ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 (FF)
  Destination:          ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.370 - 0.380)
  Source Clock:         XLXN_709 rising at 0.000ns
  Destination Clock:    XLXN_709 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1 to ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A6      net (fanout=1)        0.674   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
    SLICE_X29Y45.A       Tilo                  0.259   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1
                                                       ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In3111
    SLICE_X28Y38.C4      net (fanout=11)       0.960   ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4-In311
    SLICE_X28Y38.C       Tilo                  0.205   ETH_DRIVEi/ETH_RXi/_n1510_inv
                                                       ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT1011
    SLICE_X14Y54.D6      net (fanout=27)       2.156   ETH_DRIVEi/ETH_RXi/Mmux_GND_16_o_GND_16_o_mux_388_OUT101
    SLICE_X14Y54.D       Tilo                  0.203   ETH_DRIVEi/ETH_RXi/_n2023_inv1
                                                       ETH_DRIVEi/ETH_RXi/_n2023_inv11
    SLICE_X5Y60.CE       net (fanout=6)        1.685   ETH_DRIVEi/ETH_RXi/_n2023_inv1
    SLICE_X5Y60.CLK      Tceck                 0.316   ETH_DRIVEi/ETH_RXi/DATA_OUT_WB<23>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (1.374ns logic, 5.475ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK = PERIOD TIMEGRP "RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/ETH_RXi/DATA_3 (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Clock Path Skew:      1.219ns (1.631 - 0.412)
  Source Clock:         XLXN_709 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/ETH_RXi/DATA_3 to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.DQ      Tcko                  0.198   ETH_DRIVEi/ETH_RXi/DATA<3>
                                                       ETH_DRIVEi/ETH_RXi/DATA_3
    SLICE_X25Y18.B1      net (fanout=1)        0.609   ETH_DRIVEi/ETH_RXi/DATA<3>
    SLICE_X25Y18.B       Tilo                  0.156   G_DRIVEi/XLXN_2<3>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181
    RAMB16_X1Y8.DIA1     net (fanout=2)        0.557   G_DRIVEi/XLXN_2<3>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.301ns logic, 1.166ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/ETH_RXi/DATA_19 (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Clock Path Skew:      1.233ns (1.630 - 0.397)
  Source Clock:         XLXN_709 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/ETH_RXi/DATA_19 to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.DQ      Tcko                  0.198   ETH_DRIVEi/ETH_RXi/DATA<19>
                                                       ETH_DRIVEi/ETH_RXi/DATA_19
    SLICE_X18Y21.D5      net (fanout=1)        0.420   ETH_DRIVEi/ETH_RXi/DATA<19>
    SLICE_X18Y21.DMUX    Tilo                  0.191   G_DRIVEi/XLXN_2<18>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT111
    RAMB16_X1Y14.DIA4    net (fanout=8)        0.752   G_DRIVEi/XLXN_2<19>
    RAMB16_X1Y14.CLKA    Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.336ns logic, 1.172ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0 (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      1.224ns (1.622 - 0.398)
  Source Clock:         XLXN_709 rising at 8.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0 to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AQ      Tcko                  0.198   ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY<1>
                                                       ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0
    SLICE_X9Y52.A3       net (fanout=2)        0.567   ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY<0>
    SLICE_X9Y52.A        Tilo                  0.156   ETH_DRIVEi/XLXN_237<0>
                                                       ETH_DRIVEi/ETH_SELECT_LOOPi/Mmux_ODIN111
    RAMB16_X0Y26.DIA0    net (fanout=1)        0.449   ETH_DRIVEi/XLXN_237<0>
    RAMB16_X0Y26.CLKA    Trckd_DIA   (-Th)     0.053   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.301ns logic, 1.016ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK = PERIOD TIMEGRP "RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: XLXN_709
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: XLXN_709
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: XLXN_709
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK2 = PERIOD TIMEGRP "RX_CLK2" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 526 paths analyzed, 323 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.003ns.
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXbi/WR_PHY (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (1.743 - 1.813)
  Source Clock:         ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXbi/WR_PHY to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXbi/WR_PHY
                                                       ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B2      net (fanout=1)        0.840   ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA2    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (1.097ns logic, 3.801ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.370 - 0.361)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.447   ETH_DRIVEi/XLXN_285
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X18Y36.B6      net (fanout=1)        0.549   ETH_DRIVEi/XLXN_285
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA2    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.153ns logic, 3.510ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.370 - 0.365)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.AQ      Tcko                  0.391   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A6      net (fanout=4)        0.603   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA2    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.894ns logic, 3.328ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXbi/WR_PHY (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (1.743 - 1.813)
  Source Clock:         ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXbi/WR_PHY to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXbi/WR_PHY
                                                       ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B2      net (fanout=1)        0.840   ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA3    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (1.097ns logic, 3.801ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.370 - 0.361)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.447   ETH_DRIVEi/XLXN_285
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X18Y36.B6      net (fanout=1)        0.549   ETH_DRIVEi/XLXN_285
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA3    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.153ns logic, 3.510ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.370 - 0.365)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.AQ      Tcko                  0.391   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A6      net (fanout=4)        0.603   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA3    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.300   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.894ns logic, 3.328ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.WEA0), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/ETH_RXbi/WR_PHY (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (1.743 - 1.813)
  Source Clock:         ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/ETH_RXbi/WR_PHY to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.391   ETH_DRIVEi/ETH_RXbi/WR_PHY
                                                       ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B2      net (fanout=1)        0.840   ETH_DRIVEi/ETH_RXbi/WR_PHY
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA0    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.250   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.047ns logic, 3.801ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.370 - 0.361)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.447   ETH_DRIVEi/XLXN_285
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X18Y36.B6      net (fanout=1)        0.549   ETH_DRIVEi/XLXN_285
    SLICE_X18Y36.B       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/XLXI_7
    SLICE_X18Y36.A5      net (fanout=3)        0.236   ETH_DRIVEi/XLXN_284
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA0    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.250   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.103ns logic, 3.510ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.370 - 0.365)
  Source Clock:         ETH_DRIVEi/DB1 rising at 0.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.AQ      Tcko                  0.391   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A6      net (fanout=4)        0.603   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y36.A       Tilo                  0.203   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y26.WEA0    net (fanout=10)       2.725   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y26.CLKA    Trcck_WEA             0.250   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (0.844ns logic, 3.328ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK2 = PERIOD TIMEGRP "RX_CLK2" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X16Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_DRIVEi/DB1 rising at 8.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X16Y34.C5      net (fanout=1)        0.060   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.121   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/RX_DV3 (SLICE_X4Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/ETH_RXbi/RX_DV2 (FF)
  Destination:          ETH_DRIVEi/ETH_RXbi/RX_DV3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_DRIVEi/XLXN_292 rising at 8.000ns
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/ETH_RXbi/RX_DV2 to ETH_DRIVEi/ETH_RXbi/RX_DV3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.CQ       Tcko                  0.200   ETH_DRIVEi/ETH_RXbi/RX_DV3
                                                       ETH_DRIVEi/ETH_RXbi/RX_DV2
    SLICE_X4Y34.DX       net (fanout=4)        0.142   ETH_DRIVEi/ETH_RXbi/RX_DV2
    SLICE_X4Y34.CLK      Tckdi       (-Th)    -0.048   ETH_DRIVEi/ETH_RXbi/RX_DV3
                                                       ETH_DRIVEi/ETH_RXbi/RX_DV3
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.248ns logic, 0.142ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X16Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Destination:          ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_DRIVEi/DB1 rising at 8.000ns
  Destination Clock:    ETH_DRIVEi/DB1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 to ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.200   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    SLICE_X16Y34.B5      net (fanout=1)        0.070   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<1>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.121   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<1>_rt
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK2 = PERIOD TIMEGRP "RX_CLK2" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: ETH_DRIVEi/DB1
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ETH_DRIVEi/XLXI_36/I0
  Logical resource: ETH_DRIVEi/XLXI_36/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: RX_CLK2_IBUFG
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ETH_DRIVEi/ETH_CLK_MUXi/I0
  Logical resource: ETH_DRIVEi/ETH_CLK_MUXi/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: XLXN_709
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP 
"CLKMAINi_XLXI_5_clkout3"         TS_C125IN * 0.533333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout3"
        TS_C125IN * 0.533333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: XLXN_966
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: XLXN_966
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: XLXN_966
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP 
"CLKMAINi_XLXI_5_clkout1"         TS_C125IN * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout1"
        TS_C125IN * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLKMAINi/XLXI_5/clkout2_buf/I0
  Logical resource: CLKMAINi/XLXI_5/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: CLKMAINi/XLXI_5/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP 
"CLKMAINi_XLXI_5_clkout0"         TS_C125IN HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37147 paths analyzed, 4091 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.563ns.
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2 (SLICE_X0Y50.DX), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 (FF)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.155 - 0.157)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.408   ETH_DRIVEi/XLXN_249<10>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9
    SLICE_X1Y53.A3       net (fanout=2)        0.853   ETH_DRIVEi/XLXN_249<9>
    SLICE_X1Y53.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B6       net (fanout=1)        0.279   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y50.A4       net (fanout=10)       0.815   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y50.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31
    SLICE_X0Y50.DX       net (fanout=1)        0.393   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<2>
    SLICE_X0Y50.CLK      Tdick                 0.136   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.321ns logic, 2.340ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.294 - 0.296)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y26.DOB2    Trcko_DOB             1.850   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X3Y50.A5       net (fanout=1)        0.856   ETH_DRIVEi/XLXN_1<2>
    SLICE_X3Y50.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31
    SLICE_X0Y50.DX       net (fanout=1)        0.393   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<2>
    SLICE_X0Y50.CLK      Tdick                 0.136   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (2.245ns logic, 1.249ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5 (FF)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.155 - 0.160)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5 to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.BQ       Tcko                  0.408   ETH_DRIVEi/XLXN_249<7>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5
    SLICE_X1Y53.A1       net (fanout=2)        0.601   ETH_DRIVEi/XLXN_249<5>
    SLICE_X1Y53.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B6       net (fanout=1)        0.279   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y50.A4       net (fanout=10)       0.815   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y50.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT31
    SLICE_X0Y50.DX       net (fanout=1)        0.393   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<2>
    SLICE_X0Y50.CLK      Tdick                 0.136   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.321ns logic, 2.088ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0 (SLICE_X2Y51.DX), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 (FF)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.408   ETH_DRIVEi/XLXN_249<10>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9
    SLICE_X1Y53.A3       net (fanout=2)        0.853   ETH_DRIVEi/XLXN_249<9>
    SLICE_X1Y53.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B6       net (fanout=1)        0.279   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y51.A4       net (fanout=10)       0.654   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y51.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12
    SLICE_X2Y51.DX       net (fanout=1)        0.552   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<0>
    SLICE_X2Y51.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.271ns logic, 2.338ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5 (FF)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.291 - 0.304)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5 to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.BQ       Tcko                  0.408   ETH_DRIVEi/XLXN_249<7>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5
    SLICE_X1Y53.A1       net (fanout=2)        0.601   ETH_DRIVEi/XLXN_249<5>
    SLICE_X1Y53.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B6       net (fanout=1)        0.279   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y51.A4       net (fanout=10)       0.654   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X3Y51.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12
    SLICE_X2Y51.DX       net (fanout=1)        0.552   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<0>
    SLICE_X2Y51.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.271ns logic, 2.086ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.291 - 0.296)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y26.DOPB0   Trcko_DOPB            1.850   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X3Y51.A5       net (fanout=10)       0.563   ETH_DRIVEi/XLXN_1<8>
    SLICE_X3Y51.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT12
    SLICE_X2Y51.DX       net (fanout=1)        0.552   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<0>
    SLICE_X2Y51.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (2.195ns logic, 1.115ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6 (SLICE_X2Y52.AX), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 (FF)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.289 - 0.301)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9 to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.408   ETH_DRIVEi/XLXN_249<10>
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9
    SLICE_X1Y53.A3       net (fanout=2)        0.853   ETH_DRIVEi/XLXN_249<9>
    SLICE_X1Y53.A        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B6       net (fanout=1)        0.279   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o1
    SLICE_X1Y52.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2
                                                       ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X1Y51.B2       net (fanout=10)       0.628   ETH_DRIVEi/ETH_TX1i/DATA_IN[8]_GND_31_o_OR_141_o2
    SLICE_X1Y51.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71
    SLICE_X2Y52.AX       net (fanout=1)        0.464   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<6>
    SLICE_X2Y52.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.271ns logic, 2.224ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.289 - 0.296)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y26.DOPB0   Trcko_DOPB            1.850   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X1Y51.B5       net (fanout=10)       0.812   ETH_DRIVEi/XLXN_1<8>
    SLICE_X1Y51.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71
    SLICE_X2Y52.AX       net (fanout=1)        0.464   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<6>
    SLICE_X2Y52.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (2.195ns logic, 1.276ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.289 - 0.296)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_962 falling at 4.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y26.DOB6    Trcko_DOB             1.850   ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X1Y51.B6       net (fanout=1)        0.713   ETH_DRIVEi/XLXN_1<6>
    SLICE_X1Y51.B        Tilo                  0.259   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6
                                                       ETH_DRIVEi/ETH_TX1i/Mmux_state[4]_PHY_TXD_b[7]_wide_mux_39_OUT71
    SLICE_X2Y52.AX       net (fanout=1)        0.464   ETH_DRIVEi/ETH_TX1i/state[4]_PHY_TXD_b[7]_wide_mux_39_OUT<6>
    SLICE_X2Y52.CLK      Tdick                 0.086   ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
                                                       ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (2.195ns logic, 1.177ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout0"
        TS_C125IN HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.DIA0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/DATA_BUFF2_15 (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Clock Path Skew:      1.114ns (1.522 - 0.408)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/DATA_BUFF2_15 to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DQ      Tcko                  0.198   G_DRIVEi/TEST_MODEi/DATA_BUFF2<15>
                                                       G_DRIVEi/TEST_MODEi/DATA_BUFF2_15
    SLICE_X22Y25.A3      net (fanout=1)        0.149   G_DRIVEi/TEST_MODEi/DATA_BUFF2<15>
    SLICE_X22Y25.A       Tilo                  0.156   G_DRIVEi/TEST_MODEi/ADD<11>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT71
    RAMB16_X1Y16.DIA0    net (fanout=8)        0.758   G_DRIVEi/XLXN_2<15>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.301ns logic, 0.907ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/test_enable (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 1)
  Clock Path Skew:      1.095ns (1.522 - 0.427)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/test_enable to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.DQ      Tcko                  0.234   G_DRIVEi/TEST_MODEi/test_enable
                                                       G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X22Y25.A5      net (fanout=57)       1.383   G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X22Y25.A       Tilo                  0.156   G_DRIVEi/TEST_MODEi/ADD<11>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT71
    RAMB16_X1Y16.DIA0    net (fanout=8)        0.758   G_DRIVEi/XLXN_2<15>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.337ns logic, 2.141ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1 (SLICE_X24Y27.B5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/ADD_13 (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 2)
  Clock Path Skew:      1.076ns (1.487 - 0.411)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/ADD_13 to G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.200   G_DRIVEi/TEST_MODEi/ADD<13>
                                                       G_DRIVEi/TEST_MODEi/ADD_13
    SLICE_X24Y27.C1      net (fanout=1)        0.449   G_DRIVEi/TEST_MODEi/ADD<13>
    SLICE_X24Y27.CMUX    Tilo                  0.183   G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2
                                                       G_DRIVEi/TEST_MODEi/Mmux_ADD_OUT51
    SLICE_X24Y27.B5      net (fanout=3)        0.202   G_DRIVEi/XLXN_1<13>
    SLICE_X24Y27.CLK     Tah         (-Th)    -0.190   G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2
                                                       G_DRIVEi/sch_frame_buffer_i/XLXI_3/Mmux_LED_MODULE_SELECT[3]_WR_IN_Mux_6_o11
                                                       G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.573ns logic, 0.651ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/test_enable (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 2)
  Clock Path Skew:      1.060ns (1.487 - 0.427)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/test_enable to G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.DQ      Tcko                  0.234   G_DRIVEi/TEST_MODEi/test_enable
                                                       G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X24Y27.C2      net (fanout=57)       1.343   G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X24Y27.CMUX    Tilo                  0.183   G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2
                                                       G_DRIVEi/TEST_MODEi/Mmux_ADD_OUT51
    SLICE_X24Y27.B5      net (fanout=3)        0.202   G_DRIVEi/XLXN_1<13>
    SLICE_X24Y27.CLK     Tah         (-Th)    -0.190   G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2
                                                       G_DRIVEi/sch_frame_buffer_i/XLXI_3/Mmux_LED_MODULE_SELECT[3]_WR_IN_Mux_6_o11
                                                       G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.607ns logic, 1.545ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/DATA_BUFF2_3 (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Clock Path Skew:      1.105ns (1.522 - 0.417)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/DATA_BUFF2_3 to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.DQ      Tcko                  0.234   G_DRIVEi/TEST_MODEi/DATA_BUFF2<3>
                                                       G_DRIVEi/TEST_MODEi/DATA_BUFF2_3
    SLICE_X25Y18.B4      net (fanout=1)        0.364   G_DRIVEi/TEST_MODEi/DATA_BUFF2<3>
    SLICE_X25Y18.B       Tilo                  0.156   G_DRIVEi/XLXN_2<3>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181
    RAMB16_X1Y8.DIA1     net (fanout=2)        0.557   G_DRIVEi/XLXN_2<3>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.337ns logic, 0.921ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G_DRIVEi/TEST_MODEi/test_enable (FF)
  Destination:          G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 1)
  Clock Path Skew:      1.095ns (1.522 - 0.427)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    G_DRIVEi/XLXN_487 rising at 8.000ns
  Clock Uncertainty:    0.090ns

  Clock Uncertainty:          0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: G_DRIVEi/TEST_MODEi/test_enable to G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.DQ      Tcko                  0.234   G_DRIVEi/TEST_MODEi/test_enable
                                                       G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X25Y18.B3      net (fanout=57)       1.659   G_DRIVEi/TEST_MODEi/test_enable
    SLICE_X25Y18.B       Tilo                  0.156   G_DRIVEi/XLXN_2<3>
                                                       G_DRIVEi/TEST_MODEi/Mmux_DATA_OUT181
    RAMB16_X1Y8.DIA1     net (fanout=2)        0.557   G_DRIVEi/XLXN_2<3>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (0.337ns logic, 2.216ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout0"
        TS_C125IN HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT/CLKAWRCLK
  Logical resource: MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: XLXN_962
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT/CLKAWRCLK
  Logical resource: MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: XLXN_962
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: G_DRIVEi/XLXN_487
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP 
"CLKMAINi_XLXI_5_clkout2"         TS_C125IN HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22996 paths analyzed, 2942 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.605ns.
--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (SLICE_X15Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MAIN_CONTROLi/CONFIG2_15 (FF)
  Destination:          G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 1)
  Clock Path Skew:      1.356ns (2.975 - 1.619)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_966 falling at 4.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MAIN_CONTROLi/CONFIG2_15 to G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.DQ      Tcko                  0.391   MAIN_CONTROLi/CONFIG2<15>
                                                       MAIN_CONTROLi/CONFIG2_15
    SLICE_X15Y8.A4       net (fanout=153)      4.192   MAIN_CONTROLi/CONFIG2<15>
    SLICE_X15Y8.CLK      Tas                   0.322   G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
                                                       G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_STROBE_C_Mux_8_o11
                                                       G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.713ns logic, 4.192ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (SLICE_X15Y8.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MAIN_CONTROLi/CONFIG2_14 (FF)
  Destination:          G_DRIVEi/g_drive_controller_shif_register_i/STROBE1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 1)
  Clock Path Skew:      1.356ns (2.975 - 1.619)
  Source Clock:         XLXN_962 rising at 0.000ns
  Destination Clock:    XLXN_966 falling at 4.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MAIN_CONTROLi/CONFIG2_14 to G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.CQ      Tcko                  0.391   MAIN_CONTROLi/CONFIG2<15>
                                                       MAIN_CONTROLi/CONFIG2_14
    SLICE_X15Y8.A5       net (fanout=140)      4.050   MAIN_CONTROLi/CONFIG2<14>
    SLICE_X15Y8.CLK      Tas                   0.322   G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
                                                       G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_STROBE_C_Mux_8_o11
                                                       G_DRIVEi/g_drive_controller_shif_register_i/STROBE1
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (0.713ns logic, 4.050ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/Driver_shift_register_i/xR_3 (SLICE_X10Y32.A4), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          G_DRIVEi/Driver_shift_register_i/xR_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.261 - 0.302)
  Source Clock:         XLXN_966 rising at 0.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram to G_DRIVEi/Driver_shift_register_i/xR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y22.DOBDO1   Trcko_DOB             1.850   G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
                                                       G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
    SLICE_X4Y42.C2       net (fanout=4)        1.711   G_DRIVEi/XLXN_1016<41>
    SLICE_X4Y42.C        Tilo                  0.205   G_DRIVEi/Driver_shift_register_i/R_16<8>
                                                       G_DRIVEi/Driver_shift_register_i/R_16<7>1
    SLICE_X4Y41.B2       net (fanout=1)        0.980   G_DRIVEi/Driver_shift_register_i/R_16<8>
    SLICE_X4Y41.BMUX     Topbb                 0.364   G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_5
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_3_f7
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_2_f8
    SLICE_X9Y34.B6       net (fanout=1)        0.995   G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o
    SLICE_X9Y34.B        Tilo                  0.259   G_DRIVEi/Driver_shift_register_i/xR_2
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.A4      net (fanout=8)        0.691   G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.CLK     Tas                   0.289   G_DRIVEi/Driver_shift_register_i/xR_6
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81
                                                       G_DRIVEi/Driver_shift_register_i/xR_3
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (2.967ns logic, 4.377ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          G_DRIVEi/Driver_shift_register_i/xR_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.261 - 0.302)
  Source Clock:         XLXN_966 rising at 0.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram to G_DRIVEi/Driver_shift_register_i/xR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y22.DOBDO0   Trcko_DOB             1.850   G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
                                                       G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
    SLICE_X4Y42.C1       net (fanout=4)        1.526   G_DRIVEi/XLXN_1016<40>
    SLICE_X4Y42.C        Tilo                  0.205   G_DRIVEi/Driver_shift_register_i/R_16<8>
                                                       G_DRIVEi/Driver_shift_register_i/R_16<7>1
    SLICE_X4Y41.B2       net (fanout=1)        0.980   G_DRIVEi/Driver_shift_register_i/R_16<8>
    SLICE_X4Y41.BMUX     Topbb                 0.364   G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_5
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_3_f7
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16_R[3]_R_16[15]_Mux_58_o_2_f8
    SLICE_X9Y34.B6       net (fanout=1)        0.995   G_DRIVEi/Driver_shift_register_i/DATA_16_R[3]_R_16[15]_Mux_58_o
    SLICE_X9Y34.B        Tilo                  0.259   G_DRIVEi/Driver_shift_register_i/xR_2
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.A4      net (fanout=8)        0.691   G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.CLK     Tas                   0.289   G_DRIVEi/Driver_shift_register_i/xR_6
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81
                                                       G_DRIVEi/Driver_shift_register_i/xR_3
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (2.967ns logic, 4.192ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          G_DRIVEi/Driver_shift_register_i/xR_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.141ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.261 - 0.302)
  Source Clock:         XLXN_966 rising at 0.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram to G_DRIVEi/Driver_shift_register_i/xR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y22.DOADO9   Trcko_DOA             1.850   G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
                                                       G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram
    SLICE_X0Y38.B3       net (fanout=4)        1.972   G_DRIVEi/XLXN_1016<37>
    SLICE_X0Y38.B        Tilo                  0.205   G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_7
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_6
    SLICE_X0Y38.A6       net (fanout=1)        0.452   G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_6
    SLICE_X0Y38.A        Tilo                  0.205   G_DRIVEi/Driver_shift_register_i/Mmux_DATA_16[3]_R[15]_Mux_46_o_7
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1013
    SLICE_X9Y34.B1       net (fanout=1)        1.218   G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1013
    SLICE_X9Y34.B        Tilo                  0.259   G_DRIVEi/Driver_shift_register_i/xR_2
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.A4      net (fanout=8)        0.691   G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT1014
    SLICE_X10Y32.CLK     Tas                   0.289   G_DRIVEi/Driver_shift_register_i/xR_6
                                                       G_DRIVEi/Driver_shift_register_i/Mmux_xR[7]_xR[7]_mux_102_OUT81
                                                       G_DRIVEi/Driver_shift_register_i/xR_3
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (2.808ns logic, 4.333ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout2"
        TS_C125IN HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/Driver_shift_register_i/G_o_4 (SLICE_X20Y26.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MAIN_CONTROLi/CONFIG2_13 (FF)
  Destination:          G_DRIVEi/Driver_shift_register_i/G_o_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 1)
  Clock Path Skew:      1.307ns (1.967 - 0.660)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: MAIN_CONTROLi/CONFIG2_13 to G_DRIVEi/Driver_shift_register_i/G_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.BQ      Tcko                  0.198   MAIN_CONTROLi/CONFIG2<15>
                                                       MAIN_CONTROLi/CONFIG2_13
    SLICE_X20Y26.A4      net (fanout=151)      1.144   MAIN_CONTROLi/CONFIG2<13>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.190   G_DRIVEi/Driver_shift_register_i/G_o<7>
                                                       G_DRIVEi/Driver_shift_register_i/mux2611
                                                       G_DRIVEi/Driver_shift_register_i/G_o_4
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.388ns logic, 1.144ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/dimx_4 (SLICE_X13Y25.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MAIN_CONTROLi/CONFIG2_24 (FF)
  Destination:          G_DRIVEi/g_drive_controller_shif_register_i/dimx_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Clock Path Skew:      1.288ns (1.971 - 0.683)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: MAIN_CONTROLi/CONFIG2_24 to G_DRIVEi/g_drive_controller_shif_register_i/dimx_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.198   MAIN_CONTROLi/CONFIG2<25>
                                                       MAIN_CONTROLi/CONFIG2_24
    SLICE_X13Y25.D4      net (fanout=132)      1.164   MAIN_CONTROLi/CONFIG2<24>
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.155   G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_ADD[11]_Mux_714_o24
                                                       G_DRIVEi/g_drive_controller_shif_register_i/Mmux_GND_41_o_GND_41_o_mux_726_OUT51
                                                       G_DRIVEi/g_drive_controller_shif_register_i/dimx_4
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.353ns logic, 1.164ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4 (SLICE_X14Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MAIN_CONTROLi/CONFIG2_24 (FF)
  Destination:          G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Clock Path Skew:      1.286ns (1.969 - 0.683)
  Source Clock:         XLXN_962 rising at 8.000ns
  Destination Clock:    XLXN_966 rising at 8.000ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: MAIN_CONTROLi/CONFIG2_24 to G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.198   MAIN_CONTROLi/CONFIG2<25>
                                                       MAIN_CONTROLi/CONFIG2_24
    SLICE_X14Y26.CX      net (fanout=132)      1.219   MAIN_CONTROLi/CONFIG2<24>
    SLICE_X14Y26.CLK     Tckdi       (-Th)    -0.100   G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4
                                                       G_DRIVEi/g_drive_controller_shif_register_i/Mmux_LED_MODULE_SELECT[3]_GND_41_o_wide_mux_34_OUT155
                                                       G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.298ns logic, 1.219ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout2"
        TS_C125IN HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: XLXN_966
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: XLXN_966
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: XLXN_966
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = MAXDELAY TO TIMEGRP 
        "TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD" TS_RX_CLK DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PHY1_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP 
"RX_CLK" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.244ns.
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0 (SLICE_X10Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.756ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RX<0> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0 (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 1)
  Clock Path Delay:     2.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RX<0> to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D5.I                 Tiopi                 1.310   PHY_RX<0>
                                                       PHY_RX<0>
                                                       PHY_RX_0_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X10Y54.AX      net (fanout=1)        2.759   PHY_RX_0_IBUF
    SLICE_X10Y54.CLK     Tdick                 0.086   ETH_DRIVEi/ETH_RXi/PHY_RXD_b<3>
                                                       ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.396ns logic, 2.759ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 1.126   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.797   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   XLXI_36
                                                       XLXI_36
    SLICE_X10Y54.CLK     net (fanout=139)      0.816   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.323ns logic, 1.613ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1 (SLICE_X10Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.853ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RX<1> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1 (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 1)
  Clock Path Delay:     1.592ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: PHY_RX<1> to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F6.I                 Tiopi                 0.887   PHY_RX<1>
                                                       PHY_RX<1>
                                                       PHY_RX_1_IBUF
                                                       ProtoComp2.IMUX.4
    SLICE_X10Y54.BX      net (fanout=1)        1.769   PHY_RX_1_IBUF
    SLICE_X10Y54.CLK     Tdick                 0.058   ETH_DRIVEi/ETH_RXi/PHY_RXD_b<3>
                                                       ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.945ns logic, 1.769ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path at Fast Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 0.763   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.357   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   XLXI_36
                                                       XLXI_36
    SLICE_X10Y54.CLK     net (fanout=139)      0.413   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.822ns logic, 0.770ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5 (SLICE_X10Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.861ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RX<5> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5 (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Clock Path Delay:     1.595ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: PHY_RX<5> to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 0.887   PHY_RX<5>
                                                       PHY_RX<5>
                                                       PHY_RX_5_IBUF
                                                       ProtoComp2.IMUX.8
    SLICE_X10Y53.BX      net (fanout=1)        1.764   PHY_RX_5_IBUF
    SLICE_X10Y53.CLK     Tdick                 0.058   ETH_DRIVEi/ETH_RXi/PHY_RXD_b<7>
                                                       ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.945ns logic, 1.764ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Fast Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 0.763   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.357   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   XLXI_36
                                                       XLXI_36
    SLICE_X10Y53.CLK     net (fanout=139)      0.416   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.822ns logic, 0.773ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PHY1_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK" "RISING";
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/RX_DV_b (SLICE_X13Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/RX_DV_b (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 1)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV to ETH_DRIVEi/ETH_RXi/RX_DV_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E6.I                 Tiopi                 1.126   RX_DV
                                                       RX_DV
                                                       RX_DV_IBUF
                                                       ProtoComp2.IMUX.11
    SLICE_X13Y56.AX      net (fanout=1)        2.102   RX_DV_IBUF
    SLICE_X13Y56.CLK     Tckdi       (-Th)    -0.048   ETH_DRIVEi/ETH_RXi/RX_DV_b
                                                       ETH_DRIVEi/ETH_RXi/RX_DV_b
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.174ns logic, 2.102ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/RX_DV_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 1.310   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.863   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   XLXI_36
                                                       XLXI_36
    SLICE_X13Y56.CLK     net (fanout=139)      0.858   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6 (SLICE_X10Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.135ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RX<6> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6 (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PHY_RX<6> to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 1.126   PHY_RX<6>
                                                       PHY_RX<6>
                                                       PHY_RX_6_IBUF
                                                       ProtoComp2.IMUX.9
    SLICE_X10Y53.CX      net (fanout=1)        2.233   PHY_RX_6_IBUF
    SLICE_X10Y53.CLK     Tckdi       (-Th)    -0.050   ETH_DRIVEi/ETH_RXi/PHY_RXD_b<7>
                                                       ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.176ns logic, 2.233ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 1.310   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.863   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   XLXI_36
                                                       XLXI_36
    SLICE_X10Y53.CLK     net (fanout=139)      0.867   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7 (SLICE_X10Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.179ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RX<7> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7 (FF)
  Destination Clock:    XLXN_709 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PHY_RX<7> to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A2.I                 Tiopi                 1.126   PHY_RX<7>
                                                       PHY_RX<7>
                                                       PHY_RX_7_IBUF
                                                       ProtoComp2.IMUX.10
    SLICE_X10Y53.DX      net (fanout=1)        2.277   PHY_RX_7_IBUF
    SLICE_X10Y53.CLK     Tckdi       (-Th)    -0.050   ETH_DRIVEi/ETH_RXi/PHY_RXD_b<7>
                                                       ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.176ns logic, 2.277ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK to ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E8.I                 Tiopi                 1.310   RX_CLK
                                                       RX_CLK
                                                       RX_CLK_IBUFG
                                                       ProtoComp2.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.863   RX_CLK_IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   XLXI_36
                                                       XLXI_36
    SLICE_X10Y53.CLK     net (fanout=139)      0.867   XLXN_709
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PHY2_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP 
"RX_CLK2" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.338ns.
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_6 (SLICE_X3Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD2<6> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/DATA_IN_6 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Delay:     2.876ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXD2<6> to ETH_DRIVEi/ETH_RXbi/DATA_IN_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.310   PHY_RXD2<6>
                                                       PHY_RXD2<6>
                                                       PHY_RXD2_6_IBUF
                                                       ProtoComp2.IMUX.18
    SLICE_X3Y35.CX       net (fanout=1)        2.816   PHY_RXD2_6_IBUF
    SLICE_X3Y35.CLK      Tdick                 0.063   ETH_DRIVEi/ETH_RXbi/DATA_IN<7>
                                                       ETH_DRIVEi/ETH_RXbi/DATA_IN_6
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.373ns logic, 2.816ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/DATA_IN_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.126   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.700   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X3Y35.CLK      net (fanout=8)        0.853   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.323ns logic, 1.553ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_7 (SLICE_X3Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD2<7> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/DATA_IN_7 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.584ns (Levels of Logic = 1)
  Clock Path Delay:     1.542ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: PHY_RXD2<7> to ETH_DRIVEi/ETH_RXbi/DATA_IN_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 0.887   PHY_RXD2<7>
                                                       PHY_RXD2<7>
                                                       PHY_RXD2_7_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X3Y35.DX       net (fanout=1)        1.627   PHY_RXD2_7_IBUF
    SLICE_X3Y35.CLK      Tdick                 0.070   ETH_DRIVEi/ETH_RXbi/DATA_IN<7>
                                                       ETH_DRIVEi/ETH_RXbi/DATA_IN_7
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (0.957ns logic, 1.627ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Fast Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/DATA_IN_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.763   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.270   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X3Y35.CLK      net (fanout=8)        0.450   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.822ns logic, 0.720ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/RX_DV2 (SLICE_X4Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.980ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV2 (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/RX_DV2 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Clock Path Delay:     1.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: RX_DV2 to ETH_DRIVEi/ETH_RXbi/RX_DV2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.887   RX_DV2
                                                       RX_DV2
                                                       RX_DV2_IBUF
                                                       ProtoComp2.IMUX
    SLICE_X4Y34.CX       net (fanout=1)        1.549   RX_DV2_IBUF
    SLICE_X4Y34.CLK      Tdick                 0.095   ETH_DRIVEi/ETH_RXbi/RX_DV3
                                                       ETH_DRIVEi/ETH_RXbi/RX_DV2
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.982ns logic, 1.549ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Fast Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/RX_DV2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.763   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.270   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X4Y34.CLK      net (fanout=8)        0.444   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.822ns logic, 0.714ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PHY2_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK2" "RISING";
--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_0 (SLICE_X3Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.668ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD2<0> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/DATA_IN_0 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 1)
  Clock Path Delay:     3.172ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PHY_RXD2<0> to ETH_DRIVEi/ETH_RXbi/DATA_IN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 1.126   PHY_RXD2<0>
                                                       PHY_RXD2<0>
                                                       PHY_RXD2_0_IBUF
                                                       ProtoComp2.IMUX.12
    SLICE_X3Y32.AX       net (fanout=1)        1.691   PHY_RXD2_0_IBUF
    SLICE_X3Y32.CLK      Tckdi       (-Th)    -0.048   ETH_DRIVEi/ETH_RXbi/DATA_IN<3>
                                                       ETH_DRIVEi/ETH_RXbi/DATA_IN_0
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.174ns logic, 1.691ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/DATA_IN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.749   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X3Y32.CLK      net (fanout=8)        0.904   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.519ns logic, 1.653ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_1 (SLICE_X3Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.875ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD2<1> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/DATA_IN_1 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 1)
  Clock Path Delay:     3.172ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PHY_RXD2<1> to ETH_DRIVEi/ETH_RXbi/DATA_IN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.126   PHY_RXD2<1>
                                                       PHY_RXD2<1>
                                                       PHY_RXD2_1_IBUF
                                                       ProtoComp2.IMUX.13
    SLICE_X3Y32.BX       net (fanout=1)        1.898   PHY_RXD2_1_IBUF
    SLICE_X3Y32.CLK      Tckdi       (-Th)    -0.048   ETH_DRIVEi/ETH_RXbi/DATA_IN<3>
                                                       ETH_DRIVEi/ETH_RXbi/DATA_IN_1
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (1.174ns logic, 1.898ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/DATA_IN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.749   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X3Y32.CLK      net (fanout=8)        0.904   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.519ns logic, 1.653ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ETH_DRIVEi/ETH_RXbi/DATA_IN_2 (SLICE_X3Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.983ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD2<2> (PAD)
  Destination:          ETH_DRIVEi/ETH_RXbi/DATA_IN_2 (FF)
  Destination Clock:    ETH_DRIVEi/XLXN_292 rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 1)
  Clock Path Delay:     3.172ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PHY_RXD2<2> to ETH_DRIVEi/ETH_RXbi/DATA_IN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.126   PHY_RXD2<2>
                                                       PHY_RXD2<2>
                                                       PHY_RXD2_2_IBUF
                                                       ProtoComp2.IMUX.14
    SLICE_X3Y32.CX       net (fanout=1)        2.006   PHY_RXD2_2_IBUF
    SLICE_X3Y32.CLK      Tckdi       (-Th)    -0.048   ETH_DRIVEi/ETH_RXbi/DATA_IN<3>
                                                       ETH_DRIVEi/ETH_RXbi/DATA_IN_2
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.174ns logic, 2.006ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK2 to ETH_DRIVEi/ETH_RXbi/DATA_IN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_CLK2
                                                       RX_CLK2
                                                       RX_CLK2_IBUFG
                                                       ProtoComp2.IMUX.2
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.749   RX_CLK2_IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   ETH_DRIVEi/XLXI_36
                                                       ETH_DRIVEi/XLXI_36
    SLICE_X3Y32.CLK      net (fanout=8)        0.904   ETH_DRIVEi/XLXN_292
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.519ns logic, 1.653ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_C125IN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_C125IN                      |      8.000ns|      3.334ns|      7.605ns|            0|            0|            0|        60143|
| TS_CLKMAINi_XLXI_5_clkout3    |     15.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_CLKMAINi_XLXI_5_clkout1    |     40.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_CLKMAINi_XLXI_5_clkout0    |      8.000ns|      7.563ns|          N/A|            0|            0|        37147|            0|
| TS_CLKMAINi_XLXI_5_clkout2    |      8.000ns|      7.605ns|          N/A|            0|            0|        22996|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK                      |      8.000ns|      7.173ns|          N/A|            0|            0|        17136|            0|
| TS_TO_ETH_DRIVEiETH_TX2iPHY_TX|      8.000ns|          N/A|          N/A|            0|            0|            0|            0|
| D_b_6_LD                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PHY_RX<0>   |    1.244(R)|      SLOW  |   -0.520(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<1>   |    1.147(R)|      FAST  |   -0.384(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<2>   |    1.113(R)|      FAST  |   -0.312(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<3>   |    1.043(R)|      FAST  |   -0.209(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<4>   |    1.071(R)|      FAST  |   -0.279(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<5>   |    1.139(R)|      FAST  |   -0.341(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<6>   |    0.980(R)|      FAST  |   -0.135(R)|      SLOW  |XLXN_709          |   0.000|
PHY_RX<7>   |    1.013(R)|      FAST  |   -0.179(R)|      SLOW  |XLXN_709          |   0.000|
RX_DV       |    0.895(R)|      FAST  |   -0.011(R)|      SLOW  |XLXN_709          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK2
------------+------------+------------+------------+------------+-------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
------------+------------+------------+------------+------------+-------------------+--------+
PHY_RXD2<0> |    0.667(R)|      FAST  |    0.332(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<1> |    0.802(R)|      FAST  |    0.125(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<2> |    0.899(R)|      FAST  |    0.017(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<3> |    0.887(R)|      FAST  |   -0.048(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<4> |    0.889(R)|      FAST  |   -0.026(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<5> |    1.017(R)|      FAST  |   -0.225(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<6> |    1.338(R)|      SLOW  |   -0.644(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
PHY_RXD2<7> |    1.067(R)|      FAST  |   -0.300(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
RX_DV2      |    1.020(R)|      FAST  |   -0.219(R)|      SLOW  |ETH_DRIVEi/XLXN_292|   0.000|
------------+------------+------------+------------+------------+-------------------+--------+

Clock to Setup on destination clock C125IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C125IN         |    7.605|    3.138|    3.769|    4.178|
RX_CLK         |    6.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C125IN         |    6.823|         |    1.158|         |
RX_CLK         |    7.173|         |         |         |
RX_CLK2        |    5.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK         |    4.689|         |         |         |
RX_CLK2        |    5.003|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "PHY1_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK" "RISING";
Worst Case Data Window 1.233; Ideal Clock Offset To Actual Clock 0.628; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
PHY_RX<0>         |    1.244(R)|      SLOW  |   -0.520(R)|      SLOW  |    2.756|    4.520|       -0.882|
PHY_RX<1>         |    1.147(R)|      FAST  |   -0.384(R)|      SLOW  |    2.853|    4.384|       -0.766|
PHY_RX<2>         |    1.113(R)|      FAST  |   -0.312(R)|      SLOW  |    2.887|    4.312|       -0.713|
PHY_RX<3>         |    1.043(R)|      FAST  |   -0.209(R)|      SLOW  |    2.957|    4.209|       -0.626|
PHY_RX<4>         |    1.071(R)|      FAST  |   -0.279(R)|      SLOW  |    2.929|    4.279|       -0.675|
PHY_RX<5>         |    1.139(R)|      FAST  |   -0.341(R)|      SLOW  |    2.861|    4.341|       -0.740|
PHY_RX<6>         |    0.980(R)|      FAST  |   -0.135(R)|      SLOW  |    3.020|    4.135|       -0.557|
PHY_RX<7>         |    1.013(R)|      FAST  |   -0.179(R)|      SLOW  |    2.987|    4.179|       -0.596|
RX_DV             |    0.895(R)|      FAST  |   -0.011(R)|      SLOW  |    3.105|    4.011|       -0.453|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.244|         -  |      -0.011|         -  |    2.756|    4.011|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "PHY2_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK2" "RISING";
Worst Case Data Window 1.670; Ideal Clock Offset To Actual Clock 0.503; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
PHY_RXD2<0>       |    0.667(R)|      FAST  |    0.332(R)|      SLOW  |    3.333|    3.668|       -0.167|
PHY_RXD2<1>       |    0.802(R)|      FAST  |    0.125(R)|      SLOW  |    3.198|    3.875|       -0.339|
PHY_RXD2<2>       |    0.899(R)|      FAST  |    0.017(R)|      SLOW  |    3.101|    3.983|       -0.441|
PHY_RXD2<3>       |    0.887(R)|      FAST  |   -0.048(R)|      SLOW  |    3.113|    4.048|       -0.468|
PHY_RXD2<4>       |    0.889(R)|      FAST  |   -0.026(R)|      SLOW  |    3.111|    4.026|       -0.457|
PHY_RXD2<5>       |    1.017(R)|      FAST  |   -0.225(R)|      SLOW  |    2.983|    4.225|       -0.621|
PHY_RXD2<6>       |    1.338(R)|      SLOW  |   -0.644(R)|      SLOW  |    2.662|    4.644|       -0.991|
PHY_RXD2<7>       |    1.067(R)|      FAST  |   -0.300(R)|      SLOW  |    2.933|    4.300|       -0.684|
RX_DV2            |    1.020(R)|      FAST  |   -0.219(R)|      SLOW  |    2.980|    4.219|       -0.620|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.338|         -  |       0.332|         -  |    2.662|    3.668|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77823 paths, 0 nets, and 12741 connections

Design statistics:
   Minimum period:   7.605ns{1}   (Maximum frequency: 131.492MHz)
   Minimum input required time before clock:   1.338ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 07 17:15:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 282 MB



