\hypertarget{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s}{}\section{A\+L\+T\+\_\+\+C\+L\+K\+M\+G\+R\+\_\+\+S\+D\+R\+P\+L\+L\+\_\+\+D\+D\+R2\+X\+D\+Q\+S\+C\+L\+K\+\_\+s Struct Reference}
\label{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s}\index{ALT\_CLKMGR\_SDRPLL\_DDR2XDQSCLK\_s@{ALT\_CLKMGR\_SDRPLL\_DDR2XDQSCLK\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_a4c546b34ca53e1bb5c82071bf3a2cd65}\label{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_a4c546b34ca53e1bb5c82071bf3a2cd65}} 
uint32\+\_\+t {\bfseries cnt}\+: 9
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_a3dce0271d3e3512794a9ab4cb16fb149}\label{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_a3dce0271d3e3512794a9ab4cb16fb149}} 
uint32\+\_\+t {\bfseries phase}\+: 12
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_ab16e34e4d3f0f76e5d62ba4e3f468675}\label{structALT__CLKMGR__SDRPLL__DDR2XDQSCLK__s_ab16e34e4d3f0f76e5d62ba4e3f468675}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 11
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__clkmgr_8h}{alt\+\_\+clkmgr.\+h}}\end{DoxyCompactItemize}
