#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb  2 20:49:42 2023
# Process ID: 6304
# Current directory: C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.runs/synth_1
# Command line: vivado.exe -log conv_node.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_node.tcl
# Log file: C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.runs/synth_1/conv_node.vds
# Journal file: C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source conv_node.tcl -notrace
Command: synth_design -top conv_node -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7292
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1019.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_node' [C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.srcs/sources_1/new/conv_node.sv:1]
	Parameter WORD_SIZE bound to: 16 - type: integer 
	Parameter KERNEL_HEIGHT bound to: 3 - type: integer 
	Parameter KERNEL_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_node' (1#1) [C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.srcs/sources_1/new/conv_node.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.207 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP biased_sum1, operation Mode is: A*B.
DSP Report: operator biased_sum1 is absorbed into DSP biased_sum1.
DSP Report: Generating DSP biased_sum, operation Mode is: C+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum11 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum2 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum3 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum4 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum5 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum6 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum7 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum8 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum9 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum10 is absorbed into DSP biased_sum.
DSP Report: Generating DSP biased_sum, operation Mode is: PCIN+A*B.
DSP Report: operator biased_sum is absorbed into DSP biased_sum.
DSP Report: operator biased_sum11 is absorbed into DSP biased_sum.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_node   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | C+A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_node   | PCIN+A*B    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |     2|
|3     |DSP48E2 |    12|
|4     |LUT2    |     1|
|5     |LUT3    |     5|
|6     |LUT4    |     7|
|7     |LUT5    |     5|
|8     |LUT6    |     7|
|9     |FDRE    |    16|
|10    |IBUF    |   402|
|11    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   474|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.793 ; gain = 625.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1644.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1644.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 415 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 402 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1644.793 ; gain = 625.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.runs/synth_1/conv_node.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_node_utilization_synth.rpt -pb conv_node_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 20:50:12 2023...
