C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A   -part LFE3_70E  -package FN672C  -grade -8    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synlog\report\Ext10GenDvi_A_premap.xml -merge_inferred_clocks 0  -top_level_module  Top  -implementation  A  -oedif  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\Ext10GenDvi_A.edi  -conchk_prepass  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\Ext10GenDvi_A_cck.rpt   -freq 200.000   C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\syntmp\Ext10GenDvi_A.plg  -osyn  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_prem.srd  -prjdir  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\  -prjname  proj_1  -log  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synlog\Ext10GenDvi_A_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\A -part LFE3_70E -package FN672C -grade -8 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Ext10GenDvi_A_premap.xml -merge_inferred_clocks 0 -top_level_module Top -implementation A -oedif ..\Ext10GenDvi_A.edi -conchk_prepass ..\Ext10GenDvi_A_cck.rpt -freq 200.000 ..\synwork\Ext10GenDvi_A_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\Ext10GenDvi_A_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam Ext10GenDvi_A.plg -osyn ..\synwork\Ext10GenDvi_A_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\Ext10GenDvi_A_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\Ext10GenDvi_A.edi|io:o|time:1618492487|size:7555088|exec:0|csum:
file:..\Ext10GenDvi_A_cck.rpt|io:o|time:1618493123|size:5805|exec:0|csum:
file:..\synwork\Ext10GenDvi_A_mult.srs|io:i|time:1618493121|size:8098|exec:0|csum:F1E932A5676323599CC6D7A3094AD377
file:..\synwork\Ext10GenDvi_A_prem.srd|io:o|time:1618493123|size:551179|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v|io:i|time:1603963254|size:120358|exec:0|csum:665379F62F02140575933AC4E19E0F5B
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603963254|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:Ext10GenDvi_A.plg|io:o|time:1618493122|size:0|exec:0|csum:
file:..\synwork\Ext10GenDvi_A_prem.srd|io:o|time:1618493123|size:551179|exec:0|csum:
file:..\synlog\Ext10GenDvi_A_premap.srr|io:o|time:1618493123|size:50370|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604328808|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
