Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 04:56:16 2023
| Host         : LAPTOP-P9RT7UUU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             277 |           76 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             407 |          136 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                               Enable Signal                              |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]_5[0]       | io_button_IBUF[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_4[0]       | io_button_IBUF[0]                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_5[0]       | io_button_IBUF[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_1_n_0        | io_button_IBUF[0]                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                          |                                                           |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | datapath/random_number_start/slowerclock/M_ctr_q_reg[27]_0               | io_button_IBUF[0]                                         |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | datapath/random_number_start/edge_detector_seed/M_edge_detector_seed_out |                                                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | datapath/control_unit/E[0]                                               | io_button_IBUF[0]                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_0[0]       | io_button_IBUF[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_1[0]       | io_button_IBUF[0]                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]_6[0]       | io_button_IBUF[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_3[0]       | io_button_IBUF[0]                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]_2[0]       | io_button_IBUF[0]                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]_1[0]       | io_button_IBUF[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]_0[0]       | io_button_IBUF[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | datapath/random_number_start/slowerclock/M_ctr_q_reg[27]_0               |                                                           |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG |                                                                          | seg/ctr/M_ctr_q[0]_i_1__5_n_0                             |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                          | datapath/led_looper_a/looper/M_ctr_q[0]_i_1__7_n_0        |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | button_cond_1/sel                                                        | button_cond_1/sync/clear                                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_cond_2/M_ctr_q[0]_i_2__2_n_0                                      | button_cond_2/sync/M_pipe_q_reg[1]_0                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_cond_3/M_ctr_q[0]_i_2__3_n_0                                      | button_cond_3/sync/M_pipe_q_reg[1]_0                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                          | datapath/registers/stopping_counter/M_ctr_q[0]_i_1__6_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                                          | datapath/registers/rolling_counter/M_ctr_q[0]_i_1__1_n_0  |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                                          | button_cond_3/M_datapath_io_button_2                      |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG |                                                                          | datapath/registers/reset_buffer/M_ctr_q[0]_i_1__0_n_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | datapath/matrix_led_driver/M_data_b_d                                    | io_button_IBUF[0]                                         |               36 |             90 |         2.50 |
|  clk_IBUF_BUFG | datapath/random_number_start/edge_detector_rng/E[0]                      | io_button_IBUF[0]                                         |               22 |             96 |         4.36 |
|  clk_IBUF_BUFG |                                                                          | io_button_IBUF[0]                                         |               37 |            124 |         3.35 |
+----------------+--------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


