

================================================================
== Vivado HLS Report for 'pointer_arith'
================================================================
* Date:           Tue Nov 21 15:29:37 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        proj_pointer_arith
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         6|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     115|      48|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|     109|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     224|     113|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+-----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+-----+----+------------+------------+
    |i_1_fu_72_p2       |     +    |      0|   14|   9|           3|           1|
    |tmp_1_fu_92_p2     |     +    |      0|  101|  37|          32|          32|
    |exitcond_fu_66_p2  |   icmp   |      0|    0|   2|           3|           4|
    +-------------------+----------+-------+-----+----+------------+------------+
    |Total              |          |      0|  115|  48|          38|          37|
    +-------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    |d_address  |  15|          3|   32|         96|
    |i_reg_54   |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         13|   36|        110|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |acc                  |  32|   0|   32|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |d_addr_read_reg_129  |  32|   0|   32|          0|
    |i_1_reg_117          |   3|   0|    3|          0|
    |i_reg_54             |   3|   0|    3|          0|
    |tmp_1_reg_134        |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 109|   0|  109|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | pointer_arith | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | pointer_arith | return value |
|ap_start       |  in |    1| ap_ctrl_hs | pointer_arith | return value |
|ap_done        | out |    1| ap_ctrl_hs | pointer_arith | return value |
|ap_idle        | out |    1| ap_ctrl_hs | pointer_arith | return value |
|ap_ready       | out |    1| ap_ctrl_hs | pointer_arith | return value |
|d_req_din      | out |    1|   ap_bus   |       d       |    pointer   |
|d_req_full_n   |  in |    1|   ap_bus   |       d       |    pointer   |
|d_req_write    | out |    1|   ap_bus   |       d       |    pointer   |
|d_rsp_empty_n  |  in |    1|   ap_bus   |       d       |    pointer   |
|d_rsp_read     | out |    1|   ap_bus   |       d       |    pointer   |
|d_address      | out |   32|   ap_bus   |       d       |    pointer   |
|d_datain       |  in |   32|   ap_bus   |       d       |    pointer   |
|d_dataout      | out |   32|   ap_bus   |       d       |    pointer   |
|d_size         | out |   32|   ap_bus   |       d       |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.03ns
ST_1: StgValue_8 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %d) nounwind, !map !7

ST_1: StgValue_9 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @pointer_arith_str) nounwind

ST_1: StgValue_10 (5)  [1/1] 0.00ns  loc: pointer_arith.c:95
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %d, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_11 (6)  [1/1] 1.03ns  loc: pointer_arith.c:98
:3  br label %1


 <State 2>: 1.54ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (9)  [1/1] 1.40ns  loc: pointer_arith.c:98
:1  %exitcond = icmp eq i3 %i, -4

ST_2: empty (10)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: i_1 (11)  [1/1] 1.54ns  loc: pointer_arith.c:99
:3  %i_1 = add i3 %i, 1

ST_2: StgValue_16 (12)  [1/1] 0.00ns  loc: pointer_arith.c:98
:4  br i1 %exitcond, label %3, label %2

ST_2: StgValue_17 (27)  [1/1] 0.00ns  loc: pointer_arith.c:102
:0  ret void


 <State 3>: 3.50ns
ST_3: p_sum_cast (15)  [1/1] 0.00ns  loc: pointer_arith.c:99
:1  %p_sum_cast = zext i3 %i_1 to i64

ST_3: d_addr (16)  [1/1] 0.00ns  loc: pointer_arith.c:99
:2  %d_addr = getelementptr inbounds i32* %d, i64 %p_sum_cast

ST_3: d_load_req (17)  [2/2] 3.50ns  loc: pointer_arith.c:99
:3  %d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind


 <State 4>: 3.50ns
ST_4: d_load_req (17)  [1/2] 3.50ns  loc: pointer_arith.c:99
:3  %d_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d_addr, i32 1) nounwind


 <State 5>: 3.50ns
ST_5: d_addr_read (18)  [1/1] 3.50ns  loc: pointer_arith.c:99
:4  %d_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %d_addr) nounwind


 <State 6>: 1.73ns
ST_6: acc_load (19)  [1/1] 0.00ns  loc: pointer_arith.c:99
:5  %acc_load = load i32* @acc, align 4

ST_6: tmp_1 (20)  [1/1] 1.73ns  loc: pointer_arith.c:99
:6  %tmp_1 = add nsw i32 %d_addr_read, %acc_load

ST_6: StgValue_25 (21)  [1/1] 0.00ns  loc: pointer_arith.c:99
:7  store i32 %tmp_1, i32* @acc, align 4


 <State 7>: 3.50ns
ST_7: tmp (14)  [1/1] 0.00ns  loc: pointer_arith.c:99
:0  %tmp = zext i3 %i to i64

ST_7: d_addr_1 (22)  [1/1] 0.00ns  loc: pointer_arith.c:100
:8  %d_addr_1 = getelementptr inbounds i32* %d, i64 %tmp

ST_7: d_addr_1_req (23)  [1/1] 3.50ns  loc: pointer_arith.c:100
:9  %d_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %d_addr_1, i32 1) nounwind

ST_7: StgValue_29 (24)  [1/1] 3.50ns  loc: pointer_arith.c:100
:10  call void @_ssdm_op_Write.ap_bus.i32P(i32* %d_addr_1, i32 %tmp_1) nounwind

ST_7: StgValue_30 (25)  [1/1] 0.00ns  loc: pointer_arith.c:98
:11  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8   (specbitsmap      ) [ 00000000]
StgValue_9   (spectopmodule    ) [ 00000000]
StgValue_10  (specinterface    ) [ 00000000]
StgValue_11  (br               ) [ 01111111]
i            (phi              ) [ 00111111]
exitcond     (icmp             ) [ 00111111]
empty        (speclooptripcount) [ 00000000]
i_1          (add              ) [ 01111111]
StgValue_16  (br               ) [ 00000000]
StgValue_17  (ret              ) [ 00000000]
p_sum_cast   (zext             ) [ 00000000]
d_addr       (getelementptr    ) [ 00001100]
d_load_req   (readreq          ) [ 00000000]
d_addr_read  (read             ) [ 00000010]
acc_load     (load             ) [ 00000000]
tmp_1        (add              ) [ 00000001]
StgValue_25  (store            ) [ 00000000]
tmp          (zext             ) [ 00000000]
d_addr_1     (getelementptr    ) [ 00000000]
d_addr_1_req (writereq         ) [ 00000000]
StgValue_29  (write            ) [ 00000000]
StgValue_30  (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointer_arith_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="grp_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="d_load_req/3 d_addr_1_req/7 StgValue_29/7 "/>
</bind>
</comp>

<comp id="47" class="1004" name="d_addr_read_read_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2"/>
<pin id="50" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_addr_read/5 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="1"/>
<pin id="56" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="exitcond_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_sum_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="d_addr_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_25_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="5"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="d_addr_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_1/7 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="d_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="d_addr_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="30" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="51"><net_src comp="34" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="58" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="70"><net_src comp="58" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="58" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="78" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="92" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="54" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="107" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="120"><net_src comp="72" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="126"><net_src comp="81" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="132"><net_src comp="47" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="40" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d | {7 }
	Port: acc | {6 }
 - Input state : 
	Port: pointer_arith : d | {3 4 5 }
	Port: pointer_arith : acc | {6 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_16 : 2
	State 3
		d_addr : 1
		d_load_req : 2
	State 4
	State 5
	State 6
		tmp_1 : 1
		StgValue_25 : 2
	State 7
		d_addr_1 : 1
		d_addr_1_req : 2
		StgValue_29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        i_1_fu_72       |    14   |    9    |
|          |       tmp_1_fu_92      |   101   |    37   |
|----------|------------------------|---------|---------|
|   icmp   |     exitcond_fu_66     |    0    |    1    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_40    |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   | d_addr_read_read_fu_47 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    p_sum_cast_fu_78    |    0    |    0    |
|          |       tmp_fu_103       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   115   |    47   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|d_addr_read_reg_129|   32   |
|   d_addr_reg_123  |   32   |
|    i_1_reg_117    |    3   |
|      i_reg_54     |    3   |
|   tmp_1_reg_134   |   32   |
+-------------------+--------+
|       Total       |   102  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_40 |  p0  |   3  |   1  |    3   |
| grp_write_fu_40 |  p1  |   3  |  32  |   96   ||    15   |
| grp_write_fu_40 |  p2  |   2  |  32  |   64   ||    9    |
|     i_reg_54    |  p0  |   2  |   3  |    6   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   169  ||  4.347  ||    33   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   115  |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   33   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   217  |   80   |
+-----------+--------+--------+--------+
