# π§  22κ°• λ μ§€μ¤ν„° μ΅°μ‘ μ…μ¶λ ¥ μ‹¤μµ

[β–¶ κ°•μ λ°”λ΅κ°€κΈ°](https://www.youtube.com/watch?v=wKQgERMe2pk)

## λ©μ°¨
- [π§  22κ°• λ μ§€μ¤ν„° μ΅°μ‘ μ…μ¶λ ¥ μ‹¤μµ](#-22κ°•-λ μ§€μ¤ν„°-μ΅°μ‘-μ…μ¶λ ¥-μ‹¤μµ)
  - [λ©μ°¨](#λ©μ°¨)
  - [κ°μ”](#κ°μ”)
  - [1) GPIO ν•µμ‹¬ λ μ§€μ¤ν„° (DDRx / PORTx / PINx)](#1-gpio-ν•µμ‹¬-λ μ§€μ¤ν„°-ddrx--portx--pinx)
    - [β… DDRx (Data Direction Register)](#-ddrx-data-direction-register)
    - [β… PORTx (Port Output Register)](#-portx-port-output-register)
    - [β… PINx (Port Input Register)](#-pinx-port-input-register)
  - [2) μ‹¤μµ λ³΄λ“ ν¬νΈ μ—°κ²°(λ§¤ν•‘) μ”μ•½](#2-μ‹¤μµ-λ³΄λ“-ν¬νΈ-μ—°κ²°λ§¤ν•‘-μ”μ•½)
  - [3) μΈν„°λ½νΈ Enable μ΅°κ±΄ (ν•µμ‹¬)](#3-μΈν„°λ½νΈ-enable-μ΅°κ±΄-ν•µμ‹¬)
  - [4) SREG (Status Register) ν•µμ‹¬ λΉ„νΈ μ •λ¦¬](#4-sreg-status-register-ν•µμ‹¬-λΉ„νΈ-μ •λ¦¬)
  - [5) EIMSK (External Interrupt Mask Register)](#5-eimsk-external-interrupt-mask-register)

## κ°μ”
μ΄λ² κ°•μλ” **ATmega128μ λ μ§€μ¤ν„°(νΉν GPIO/μΈν„°λ½νΈ κ΄€λ ¨)λ¥Ό μ§μ ‘ μ΅°μ‘**ν•λ©΄μ„ μ…μ¶λ ¥μ„ μ‹¤μµν•λ” λ‚΄μ©μ΄λ‹¤.  
μ•„λλ” μ‹¤μµμ— λ°”λ΅ μ¨λ¨Ήμ„ μ μλ„λ΅ **ν•µμ‹¬ λ μ§€μ¤ν„°/ν¬νΈ λ§¤ν•‘/μΈν„°λ½νΈ Enable μ΅°κ±΄**μ„ μ •λ¦¬ν• κ²ƒμ΄λ‹¤.

---

## 1) GPIO ν•µμ‹¬ λ μ§€μ¤ν„° (DDRx / PORTx / PINx)

![ATmega128 GPIO registers](images/01_atmega128_gpio_registers.png)

### β… DDRx (Data Direction Register)
- κ° ν¬νΈ ν•€μ **μ…μ¶λ ¥ λ°©ν–¥**μ„ μ§€μ •ν•λ” λ μ§€μ¤ν„°
- **DDRA ~ DDRG** κ° λΉ„νΈ κΈ°μ¤€
  - `1` β†’ μ¶λ ¥(Output)
  - `0` β†’ μ…λ ¥(Input)

### β… PORTx (Port Output Register)
- μ¶λ ¥μ© λ μ§€μ¤ν„°
- μ¶λ ¥ν•κ³  μ‹¶μ€ κ°’μ„ `PORTx`μ— μ“°λ©΄ ν•΄λ‹Ή ν•€μ— μ¶λ ¥λ¨

### β… PINx (Port Input Register)
- μ…λ ¥μ© λ μ§€μ¤ν„°
- `PINx` κ°’μ„ μ½μΌλ©΄ **ν„μ¬ ν•€μ— λ“¤μ–΄μ¨ μ…λ ¥ κ°’**μ„ μ½μ„ μ μμ

---

## 2) μ‹¤μµ λ³΄λ“ ν¬νΈ μ—°κ²°(λ§¤ν•‘) μ”μ•½

![ATmega128 I/O port mapping](images/02_atmega128_io_port_mapping.png)

μ•„λ ν‘λ” μ„ μ΄λ―Έμ§€λ¥Ό κ·Έλ€λ΅ μ½μ–΄μ„ μ •λ¦¬ν• λ§¤ν•‘μ΄λ‹¤.

| ν¬νΈ | μ—°κ²° κΈ°λ¥ | ν¬νΈμ | ν¬νΈ λ²νΈ | μ°Έκ³ μ‚¬ν•­ |
|---|---|---:|---|---|
| A | LED | 8 | PA7~PA0 |  |
| B | λ¶€μ € | 1 | PB4 |  |
| B | Dimmer | 1 | PB5 |  |
| B | λ¨ν„° | 2 | PB7~PB6 | λ¨ν„° λ“λΌμ΄λΈ μ¶λ ¥ |
| C | FND λ°μ΄ν„° | 8 | PC7~PC0 |  |
| D | μ¨λ„μ„Όμ„ TWI | 2 | PD1~PD0 | PD1=SDA, PD0=SCL |
| E | UART(RS232C) | 2 | PE1~PE0 | PE1=TxD0, PE0=RxD0 |
| E | μ¤μ„μΉ | 2 | PE5~PE4 | PE5=SW2, PE4=SW1 |
| F | CDS | 1 | PF0 |  |
| G | FND Select | 4 | PG3~PG0 |  |

> μ‹¤μµμ—μ„ β€μ–΄λ μ¥μΉκ°€ μ–΄λ ν¬νΈ/ν•€μ— λ¶™μ–΄μλ”μ§€β€κ°€ ν—·κ°λ¦¬λ©΄, μ„ ν‘λ¶€ν„° ν™•μΈν•λ©΄ λ¨.

---

## 3) μΈν„°λ½νΈ Enable μ΅°κ±΄ (ν•µμ‹¬)

![ATmega128 interrupt overview](images/03_atmega128_interrupt_overview.png)

νΉμ • μΈν„°λ½νΈλ¥Ό λ™μ‘μ‹ν‚¤λ ¤λ©΄ **λ‘ κ°€μ§€κ°€ λ™μ‹μ— 1λ΅ μ„Έν…**λμ–΄ μμ–΄μ•Ό ν•λ‹¤.

- β… **SREG μƒνƒ λ μ§€μ¤ν„°μ μ „μ²΄ μΈν„°λ½νΈ ν—μ© λΉ„νΈ(I bit)**  
- β… **ν•΄λ‹Ή(νΉμ •) μΈν„°λ½νΈμ Enable λΉ„νΈ**

λν• μΈν„°λ½νΈλ” κ°κ° **κ°λ³„μ μΈ μΈν„°λ½νΈ λ²΅ν„°(ν”„λ΅κ·Έλ¨ λ©”λ¨λ¦¬ κ³µκ°„ λ‚΄)**λ¥Ό κ°€μ§„λ‹¤.

---

## 4) SREG (Status Register) ν•µμ‹¬ λΉ„νΈ μ •λ¦¬

![ATmega128 SREG status register](images/04_atmega128_sreg_status_register.png)

SREG λΉ„νΈ κµ¬μ„±(7~0):

| λΉ„νΈ | μ΄λ¦„ | μλ―Έ |
|---:|---|---|
| 7 | I | Global Interrupt Enable (`sei()`, `cli()`) |
| 6 | T | Bit Copy Storage |
| 5 | H | Half Carry Flag |
| 4 | S | Sign Bit |
| 3 | V | 2β€™s Complement Overflow Flag |
| 2 | N | Negative Flag |
| 1 | Z | Zero Flag |
| 0 | C | Carry Flag |

> μ‹¤μµ κ΄€μ μ—μ„ κ°€μ¥ μ¤‘μ”ν• κ±΄ λ³΄ν†µ **I λΉ„νΈ(μ „μ²΄ μΈν„°λ½νΈ ν—μ©)**.

---

## 5) EIMSK (External Interrupt Mask Register)

![ATmega128 EIMSK external interrupt mask](images/05_atmega128_eimsk_external_interrupt_mask.png)

- **EIMSK**λ” μ™Έλ¶€ μΈν„°λ½νΈ(INT0~INT7)μ κ°λ³„ Enable μ μ–΄ λ μ§€μ¤ν„°
- ν•΄λ‹Ή λΉ„νΈκ°€ `1`μ΄λ©΄ μ™Έλ¶€ μΈν„°λ½νΈ ν—μ©(Enable)

λΉ„νΈ κµ¬μ„±(7~0):
- `INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0`
