#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar 10 02:08:37 2023
# Process ID: 18596
# Current directory: C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.runs/synth_1
# Command line: vivado.exe -log adv_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adv_module.tcl
# Log file: C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.runs/synth_1/adv_module.vds
# Journal file: C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.runs/synth_1\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
source adv_module.tcl -notrace
Command: synth_design -top adv_module -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 945.477 ; gain = 414.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adv_module' [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/adv_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'and_or_gate' [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_or_gate.v:23]
	Parameter MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or_gate' [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/or_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or_gate' (0#1) [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/or_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_or_gate' (0#1) [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_or_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'and_or_gate__parameterized0' [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_or_gate.v:23]
	Parameter MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'and_gate' [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (0#1) [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_or_gate__parameterized0' (0#1) [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/and_or_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adv_module' (0#1) [C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.srcs/sources_1/new/adv_module.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.746 ; gain = 503.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.746 ; gain = 503.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.746 ; gain = 503.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.746 ; gain = 503.785
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.359 ; gain = 686.398
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.359 ; gain = 686.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     5|
|2     |IBUF |    16|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.414 ; gain = 686.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b8a0e907
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1329.090 ; gain = 821.996
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julia/Desktop/SR/Projekty/lab2_advanced_RTL/lab2_advanced_RTL.runs/synth_1/adv_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adv_module_utilization_synth.rpt -pb adv_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 02:09:08 2023...
