{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 06:49:46 2015 " "Info: Processing started: Sat Apr 04 06:49:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev2_8 -c HW2_8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev2_8 -c HW2_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register Decimation_counter:inst13\|Deicimation_reg\[14\] register Decimation_counter:inst13\|Deicimation_reg\[6\] 1.957 ns " "Info: Slack time is 1.957 ns for clock \"IN_CLK\" between source register \"Decimation_counter:inst13\|Deicimation_reg\[14\]\" and destination register \"Decimation_counter:inst13\|Deicimation_reg\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "94.85 MHz 10.543 ns " "Info: Fmax is 94.85 MHz (period= 10.543 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.791 ns + Largest register register " "Info: + Largest register to register requirement is 11.791 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Decimation_counter:inst13\|Deicimation_reg\[6\] 2 REG LC_X3_Y7_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'Decimation_counter:inst13\|Deicimation_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Decimation_counter:inst13\|Deicimation_reg\[14\] 2 REG LC_X4_Y7_N7 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N7; Fanout = 4; REG Node = 'Decimation_counter:inst13\|Deicimation_reg\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[14] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[14] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[14] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.834 ns - Longest register register " "Info: - Longest register to register delay is 9.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decimation_counter:inst13\|Deicimation_reg\[14\] 1 REG LC_X4_Y7_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N7; Fanout = 4; REG Node = 'Decimation_counter:inst13\|Deicimation_reg\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.914 ns) 2.199 ns Decimation_counter:inst13\|Equal0~3 2 COMB LC_X3_Y7_N2 1 " "Info: 2: + IC(1.285 ns) + CELL(0.914 ns) = 2.199 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; COMB Node = 'Decimation_counter:inst13\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { Decimation_counter:inst13|Deicimation_reg[14] Decimation_counter:inst13|Equal0~3 } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.740 ns) 4.123 ns Decimation_counter:inst13\|Equal0~4 3 COMB LC_X2_Y7_N3 2 " "Info: 3: + IC(1.184 ns) + CELL(0.740 ns) = 4.123 ns; Loc. = LC_X2_Y7_N3; Fanout = 2; COMB Node = 'Decimation_counter:inst13\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { Decimation_counter:inst13|Equal0~3 Decimation_counter:inst13|Equal0~4 } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.200 ns) 6.033 ns Decimation_counter:inst13\|always0~0 4 COMB LC_X6_Y7_N0 24 " "Info: 4: + IC(1.710 ns) + CELL(0.200 ns) = 6.033 ns; Loc. = LC_X6_Y7_N0; Fanout = 24; COMB Node = 'Decimation_counter:inst13\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { Decimation_counter:inst13|Equal0~4 Decimation_counter:inst13|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(1.908 ns) 9.834 ns Decimation_counter:inst13\|Deicimation_reg\[6\] 5 REG LC_X3_Y7_N9 3 " "Info: 5: + IC(1.893 ns) + CELL(1.908 ns) = 9.834 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'Decimation_counter:inst13\|Deicimation_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { Decimation_counter:inst13|always0~0 Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Decimation_counter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.762 ns ( 38.26 % ) " "Info: Total cell delay = 3.762 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.072 ns ( 61.74 % ) " "Info: Total interconnect delay = 6.072 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.834 ns" { Decimation_counter:inst13|Deicimation_reg[14] Decimation_counter:inst13|Equal0~3 Decimation_counter:inst13|Equal0~4 Decimation_counter:inst13|always0~0 Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.834 ns" { Decimation_counter:inst13|Deicimation_reg[14] {} Decimation_counter:inst13|Equal0~3 {} Decimation_counter:inst13|Equal0~4 {} Decimation_counter:inst13|always0~0 {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 1.285ns 1.184ns 1.710ns 1.893ns } { 0.000ns 0.914ns 0.740ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Decimation_counter:inst13|Deicimation_reg[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Decimation_counter:inst13|Deicimation_reg[14] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.834 ns" { Decimation_counter:inst13|Deicimation_reg[14] Decimation_counter:inst13|Equal0~3 Decimation_counter:inst13|Equal0~4 Decimation_counter:inst13|always0~0 Decimation_counter:inst13|Deicimation_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.834 ns" { Decimation_counter:inst13|Deicimation_reg[14] {} Decimation_counter:inst13|Equal0~3 {} Decimation_counter:inst13|Equal0~4 {} Decimation_counter:inst13|always0~0 {} Decimation_counter:inst13|Deicimation_reg[6] {} } { 0.000ns 1.285ns 1.184ns 1.710ns 1.893ns } { 0.000ns 0.914ns 0.740ns 0.200ns 1.908ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC_CLK1 " "Info: No valid register-to-register data paths exist for clock \"ADC_CLK1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\] register lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\] 1.382 ns " "Info: Minimum slack time is 1.382 ns for clock \"IN_CLK\" between source register \"lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\]\" and destination register \"lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.227 ns + Shortest register register " "Info: + Shortest register to register delay is 1.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LC_X12_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N0; Fanout = 1; REG Node = 'lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.280 ns) 1.227 ns lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\] 2 REG LC_X12_Y7_N7 1 " "Info: 2: + IC(0.947 ns) + CELL(0.280 ns) = 1.227 ns; Loc. = LC_X12_Y7_N7; Fanout = 1; REG Node = 'lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "db/mux_d7e.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/db/mux_d7e.tdf" 30 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.82 % ) " "Info: Total cell delay = 0.280 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 77.18 % ) " "Info: Total interconnect delay = 0.947 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.227 ns" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.947ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\] 2 REG LC_X12_Y7_N7 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N7; Fanout = 1; REG Node = 'lpm_mux8:inst37\|lpm_mux:lpm_mux_component\|mux_d7e:auto_generated\|external_latency_ffsa\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "db/mux_d7e.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/db/mux_d7e.tdf" 30 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LC_X12_Y7_N0 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N0; Fanout = 1; REG Node = 'lpm_dff_min:inst40\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/mux_d7e.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/db/mux_d7e.tdf" 30 23 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.227 ns" { lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.947ns } { 0.000ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated|external_latency_ffsa[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff_min:inst40|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134 OUT_WIN IN_CLK 8.387 ns register " "Info: tsu for register \"Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134\" (data pin = \"OUT_WIN\", clock pin = \"IN_CLK\") is 8.387 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.735 ns + Longest pin register " "Info: + Longest pin to register delay is 11.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns OUT_WIN 1 PIN PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 2; PIN Node = 'OUT_WIN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_WIN } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1584 -184 -16 -1568 "OUT_WIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.914 ns) 6.144 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN93_BDD94 2 COMB LC_X5_Y5_N7 2 " "Info: 2: + IC(4.098 ns) + CELL(0.914 ns) = 6.144 ns; Loc. = LC_X5_Y5_N7; Fanout = 2; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN93_BDD94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { OUT_WIN Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 7.415 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN95_BDD96 3 COMB LC_X5_Y5_N2 1 " "Info: 3: + IC(0.760 ns) + CELL(0.511 ns) = 7.415 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN95_BDD96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.510 ns) + CELL(0.914 ns) 10.839 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN97_BDD98 4 COMB LC_X7_Y7_N5 1 " "Info: 4: + IC(2.510 ns) + CELL(0.914 ns) = 10.839 ns; Loc. = LC_X7_Y7_N5; Fanout = 1; COMB Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RESYN97_BDD98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.424 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 11.735 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134 5 REG LC_X7_Y7_N6 1 " "Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 11.735 ns; Loc. = LC_X7_Y7_N6; Fanout = 1; REG Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.062 ns ( 34.61 % ) " "Info: Total cell delay = 4.062 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.673 ns ( 65.39 % ) " "Info: Total interconnect delay = 7.673 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.735 ns" { OUT_WIN Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.735 ns" { OUT_WIN {} OUT_WIN~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 {} } { 0.000ns 0.000ns 4.098ns 0.760ns 2.510ns 0.305ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134 2 REG LC_X7_Y7_N6 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y7_N6; Fanout = 1; REG Node = 'Synchronization:inst4\|trigger:trigger_1\|last_event_reg_RTM07_RTM052_RTM1134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.735 ns" { OUT_WIN Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.735 ns" { OUT_WIN {} OUT_WIN~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN93_BDD94 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN95_BDD96 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RESYN97_BDD98 {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 {} } { 0.000ns 0.000ns 4.098ns 0.760ns 2.510ns 0.305ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst4|trigger:trigger_1|last_event_reg_RTM07_RTM052_RTM1134 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN_CLK LA_0 lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\] 14.294 ns register " "Info: tco from clock \"IN_CLK\" to destination pin \"LA_0\" through register \"lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is 14.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X6_Y7_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y7_N9; Fanout = 3; REG Node = 'lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.237 ns + Longest register pin " "Info: + Longest register to pin delay is 10.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LC_X6_Y7_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N9; Fanout = 3; REG Node = 'lpm_dff4:inst21\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.914 ns) 3.005 ns lpm_and1:inst20\|lpm_and:lpm_and_component\|and_node\[4\]\[1\]~3 2 COMB LC_X6_Y7_N3 1 " "Info: 2: + IC(2.091 ns) + CELL(0.914 ns) = 3.005 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; COMB Node = 'lpm_and1:inst20\|lpm_and:lpm_and_component\|and_node\[4\]\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.510 ns lpm_or0:inst9\|lpm_or:lpm_or_component\|or_node\[0\]\[7\]_RESYN87_BDD88 3 COMB LC_X6_Y7_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.510 ns; Loc. = LC_X6_Y7_N4; Fanout = 1; COMB Node = 'lpm_or0:inst9\|lpm_or:lpm_or_component\|or_node\[0\]\[7\]_RESYN87_BDD88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 4.845 ns lpm_or0:inst9\|lpm_or:lpm_or_component\|or_node\[0\]\[7\] 4 COMB LC_X7_Y7_N4 2 " "Info: 4: + IC(1.135 ns) + CELL(0.200 ns) = 4.845 ns; Loc. = LC_X7_Y7_N4; Fanout = 2; COMB Node = 'lpm_or0:inst9\|lpm_or:lpm_or_component\|or_node\[0\]\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.070 ns) + CELL(2.322 ns) 10.237 ns LA_0 5 PIN PIN_98 0 " "Info: 5: + IC(3.070 ns) + CELL(2.322 ns) = 10.237 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'LA_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] LA_0 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1912 248 424 -1896 "LA_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.636 ns ( 35.52 % ) " "Info: Total cell delay = 3.636 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 64.48 % ) " "Info: Total interconnect delay = 6.601 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.237 ns" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] LA_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.237 ns" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] {} lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 {} lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 {} lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] {} LA_0 {} } { 0.000ns 2.091ns 0.305ns 1.135ns 3.070ns } { 0.000ns 0.914ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.237 ns" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] LA_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.237 ns" { lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4] {} lpm_and1:inst20|lpm_and:lpm_and_component|and_node[4][1]~3 {} lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7]_RESYN87_BDD88 {} lpm_or0:inst9|lpm_or:lpm_or_component|or_node[0][7] {} LA_0 {} } { 0.000ns 2.091ns 0.305ns 1.135ns 3.070ns } { 0.000ns 0.914ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS MCU_DATA\[1\] 23.939 ns Longest " "Info: Longest tpd from source pin \"RS\" to destination pin \"MCU_DATA\[1\]\" is 23.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 PIN PIN_107 34 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 34; PIN Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1104 -904 -736 -1088 "RS" "" } { -1672 640 672 -1656 "RS" "" } { -1040 192 256 -1024 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.834 ns) + CELL(0.740 ns) 10.706 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_l9c:auto_generated\|result_node\[1\]~0 2 COMB LC_X2_Y4_N8 1 " "Info: 2: + IC(8.834 ns) + CELL(0.740 ns) = 10.706 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_l9c:auto_generated\|result_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { RS lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated|result_node[1]~0 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.914 ns) 12.322 ns Registers:inst\|Mux6~8 3 COMB LC_X2_Y4_N4 1 " "Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 12.322 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; COMB Node = 'Registers:inst\|Mux6~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated|result_node[1]~0 Registers:inst|Mux6~8 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Registers.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.740 ns) 15.312 ns Registers:inst\|Mux6~9 4 COMB LC_X1_Y5_N5 1 " "Info: 4: + IC(2.250 ns) + CELL(0.740 ns) = 15.312 ns; Loc. = LC_X1_Y5_N5; Fanout = 1; COMB Node = 'Registers:inst\|Mux6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { Registers:inst|Mux6~8 Registers:inst|Mux6~9 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Registers.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.481 ns) + CELL(0.740 ns) 18.533 ns Registers:inst\|Mux6~10 5 COMB LC_X7_Y4_N4 1 " "Info: 5: + IC(2.481 ns) + CELL(0.740 ns) = 18.533 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'Registers:inst\|Mux6~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { Registers:inst|Mux6~9 Registers:inst|Mux6~10 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/Registers.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.084 ns) + CELL(2.322 ns) 23.939 ns MCU_DATA\[1\] 6 PIN PIN_102 0 " "Info: 6: + IC(3.084 ns) + CELL(2.322 ns) = 23.939 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'MCU_DATA\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { Registers:inst|Mux6~10 MCU_DATA[1] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1488 720 896 -1472 "MCU_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.588 ns ( 27.52 % ) " "Info: Total cell delay = 6.588 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.351 ns ( 72.48 % ) " "Info: Total interconnect delay = 17.351 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.939 ns" { RS lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated|result_node[1]~0 Registers:inst|Mux6~8 Registers:inst|Mux6~9 Registers:inst|Mux6~10 MCU_DATA[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.939 ns" { RS {} RS~combout {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated|result_node[1]~0 {} Registers:inst|Mux6~8 {} Registers:inst|Mux6~9 {} Registers:inst|Mux6~10 {} MCU_DATA[1] {} } { 0.000ns 0.000ns 8.834ns 0.702ns 2.250ns 2.481ns 3.084ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MIN_MAX:inst38\|DATA_REG\[5\] ADC_DATA_A\[5\] IN_CLK -1.555 ns register " "Info: th for register \"MIN_MAX:inst38\|DATA_REG\[5\]\" (data pin = \"ADC_DATA_A\[5\]\", clock pin = \"IN_CLK\") is -1.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 225 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 225; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1776 -944 -776 -1760 "IN_CLK" "" } { -1408 632 696 -1392 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX:inst38\|DATA_REG\[5\] 2 REG LC_X9_Y7_N2 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X9_Y7_N2; Fanout = 7; REG Node = 'MIN_MAX:inst38\|DATA_REG\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.457 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DATA_A\[5\] 1 PIN PIN_120 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 1; PIN Node = 'ADC_DATA_A\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DATA_A[5] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/NS3.bdf" { { -1712 -824 -656 -1696 "ADC_DATA_A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.734 ns) + CELL(0.591 ns) 5.457 ns MIN_MAX:inst38\|DATA_REG\[5\] 2 REG LC_X9_Y7_N2 7 " "Info: 2: + IC(3.734 ns) + CELL(0.591 ns) = 5.457 ns; Loc. = LC_X9_Y7_N2; Fanout = 7; REG Node = 'MIN_MAX:inst38\|DATA_REG\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { ADC_DATA_A[5] MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_0____11_12_13/MIN_MAX.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 31.57 % ) " "Info: Total cell delay = 1.723 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 68.43 % ) " "Info: Total interconnect delay = 3.734 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.457 ns" { ADC_DATA_A[5] MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.457 ns" { ADC_DATA_A[5] {} ADC_DATA_A[5]~combout {} MIN_MAX:inst38|DATA_REG[5] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst38|DATA_REG[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.457 ns" { ADC_DATA_A[5] MIN_MAX:inst38|DATA_REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.457 ns" { ADC_DATA_A[5] {} ADC_DATA_A[5]~combout {} MIN_MAX:inst38|DATA_REG[5] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 06:49:49 2015 " "Info: Processing ended: Sat Apr 04 06:49:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
