

================================================================
== Vitis HLS Report for 'load_weights_one_layer'
================================================================
* Date:           Wed Nov  3 22:44:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8760|     8760|  35.040 us|  35.040 us|  8760|  8760|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1   |      264|      264|        66|          -|          -|     4|        no|
        | + VITIS_LOOP_305_2  |       64|       64|         4|          -|          -|    16|        no|
        |- VITIS_LOOP_310_3   |      264|      264|        66|          -|          -|     4|        no|
        | + VITIS_LOOP_311_4  |       64|       64|         4|          -|          -|    16|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 14 10 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 26 22 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 22 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 44 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed"   --->   Operation 45 'read' 'gat_net_scoring_fn_target_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 46 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %layer_read, i8 0" [GAT_compute.cc:304]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i11 %shl_ln" [GAT_compute.cc:304]   --->   Operation 48 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.47ns)   --->   "%add_ln304 = add i64 %zext_ln304, i64 %gat_net_scoring_fn_target_fixed_read" [GAT_compute.cc:304]   --->   Operation 49 'add' 'add_ln304' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln304, i32 2, i32 63" [GAT_compute.cc:304]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i62 %trunc_ln" [GAT_compute.cc:304]   --->   Operation 51 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln304" [GAT_compute.cc:304]   --->   Operation 52 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln304 = store i3 0, i3 %i" [GAT_compute.cc:304]   --->   Operation 53 'store' 'store_ln304' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 54 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 55 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 56 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 57 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 58 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 59 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed"   --->   Operation 60 'read' 'gat_net_skip_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed"   --->   Operation 61 'read' 'gat_net_linear_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed"   --->   Operation 62 'read' 'gat_net_scoring_fn_source_fixed_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0" [GAT_compute.cc:318]   --->   Operation 64 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0" [GAT_compute.cc:312]   --->   Operation 65 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:304]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln304 = br void" [GAT_compute.cc:304]   --->   Operation 67 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [GAT_compute.cc:304]   --->   Operation 68 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i3 %i_2" [GAT_compute.cc:306]   --->   Operation 69 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.87ns)   --->   "%add_ln306 = add i5 %tmp_2, i5 %zext_ln306" [GAT_compute.cc:306]   --->   Operation 70 'add' 'add_ln306' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i5 %add_ln306" [GAT_compute.cc:306]   --->   Operation 71 'zext' 'zext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_0_addr = getelementptr i28 %scoring_fn_target_V_0, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 72 'getelementptr' 'scoring_fn_target_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_1_addr = getelementptr i28 %scoring_fn_target_V_1, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 73 'getelementptr' 'scoring_fn_target_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_10_addr = getelementptr i28 %scoring_fn_target_V_10, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 74 'getelementptr' 'scoring_fn_target_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_11_addr = getelementptr i28 %scoring_fn_target_V_11, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 75 'getelementptr' 'scoring_fn_target_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_12_addr = getelementptr i28 %scoring_fn_target_V_12, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 76 'getelementptr' 'scoring_fn_target_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_13_addr = getelementptr i28 %scoring_fn_target_V_13, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 77 'getelementptr' 'scoring_fn_target_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_14_addr = getelementptr i28 %scoring_fn_target_V_14, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 78 'getelementptr' 'scoring_fn_target_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_15_addr = getelementptr i28 %scoring_fn_target_V_15, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 79 'getelementptr' 'scoring_fn_target_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_2_addr = getelementptr i28 %scoring_fn_target_V_2, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 80 'getelementptr' 'scoring_fn_target_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_3_addr = getelementptr i28 %scoring_fn_target_V_3, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 81 'getelementptr' 'scoring_fn_target_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_4_addr = getelementptr i28 %scoring_fn_target_V_4, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 82 'getelementptr' 'scoring_fn_target_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_5_addr = getelementptr i28 %scoring_fn_target_V_5, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 83 'getelementptr' 'scoring_fn_target_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_6_addr = getelementptr i28 %scoring_fn_target_V_6, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 84 'getelementptr' 'scoring_fn_target_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_7_addr = getelementptr i28 %scoring_fn_target_V_7, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 85 'getelementptr' 'scoring_fn_target_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_8_addr = getelementptr i28 %scoring_fn_target_V_8, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 86 'getelementptr' 'scoring_fn_target_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%scoring_fn_target_V_9_addr = getelementptr i28 %scoring_fn_target_V_9, i64 0, i64 %zext_ln306_1" [GAT_compute.cc:306]   --->   Operation 87 'getelementptr' 'scoring_fn_target_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.69ns)   --->   "%icmp_ln304 = icmp_eq  i3 %i_2, i3 4" [GAT_compute.cc:304]   --->   Operation 88 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 89 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln304_1 = add i3 %i_2, i3 1" [GAT_compute.cc:304]   --->   Operation 90 'add' 'add_ln304_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %.split17, void" [GAT_compute.cc:304]   --->   Operation 91 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [GAT_compute.cc:304]   --->   Operation 92 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.48ns)   --->   "%br_ln305 = br void" [GAT_compute.cc:305]   --->   Operation 93 'br' 'br_ln305' <Predicate = (!icmp_ln304)> <Delay = 0.48>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 94 'alloca' 'i_1' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.47ns)   --->   "%add_ln310 = add i64 %zext_ln304, i64 %gat_net_scoring_fn_source_fixed_read" [GAT_compute.cc:310]   --->   Operation 95 'add' 'add_ln310' <Predicate = (icmp_ln304)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln310, i32 2, i32 63" [GAT_compute.cc:310]   --->   Operation 96 'partselect' 'trunc_ln2' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i62 %trunc_ln2" [GAT_compute.cc:310]   --->   Operation 97 'sext' 'sext_ln310' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln310" [GAT_compute.cc:310]   --->   Operation 98 'getelementptr' 'mem_addr_1' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln310 = store i3 0, i3 %i_1" [GAT_compute.cc:310]   --->   Operation 99 'store' 'store_ln310' <Predicate = (icmp_ln304)> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.36>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln305, void %.split1581, i5 0, void %.split17" [GAT_compute.cc:305]   --->   Operation 100 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.87ns)   --->   "%icmp_ln305 = icmp_eq  i5 %j, i5 16" [GAT_compute.cc:305]   --->   Operation 101 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 102 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.87ns)   --->   "%add_ln305 = add i5 %j, i5 1" [GAT_compute.cc:305]   --->   Operation 103 'add' 'add_ln305' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %.split15, void" [GAT_compute.cc:305]   --->   Operation 104 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i5 %j" [GAT_compute.cc:306]   --->   Operation 105 'trunc' 'trunc_ln306' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln304 = store i3 %add_ln304_1, i3 %i" [GAT_compute.cc:304]   --->   Operation 106 'store' 'store_ln304' <Predicate = (icmp_ln305)> <Delay = 0.48>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [GAT_compute.cc:305]   --->   Operation 108 'specloopname' 'specloopname_ln305' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.92ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GAT_compute.cc:306]   --->   Operation 109 'read' 'mem_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i32 %mem_addr_read" [GAT_compute.cc:306]   --->   Operation 110 'trunc' 'trunc_ln306_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.87ns)   --->   "%switch_ln306 = switch i4 %trunc_ln306, void %branch79, i4 0, void %branch64, i4 1, void %branch65, i4 2, void %branch66, i4 3, void %branch67, i4 4, void %branch68, i4 5, void %branch69, i4 6, void %branch70, i4 7, void %branch71, i4 8, void %branch72, i4 9, void %branch73, i4 10, void %branch74, i4 11, void %branch75, i4 12, void %branch76, i4 13, void %branch77, i4 14, void %branch78" [GAT_compute.cc:306]   --->   Operation 111 'switch' 'switch_ln306' <Predicate = true> <Delay = 0.87>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 112 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_14_addr" [GAT_compute.cc:306]   --->   Operation 112 'store' 'store_ln306' <Predicate = (trunc_ln306 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 113 'br' 'br_ln306' <Predicate = (trunc_ln306 == 14)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_13_addr" [GAT_compute.cc:306]   --->   Operation 114 'store' 'store_ln306' <Predicate = (trunc_ln306 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 115 'br' 'br_ln306' <Predicate = (trunc_ln306 == 13)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_12_addr" [GAT_compute.cc:306]   --->   Operation 116 'store' 'store_ln306' <Predicate = (trunc_ln306 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 117 'br' 'br_ln306' <Predicate = (trunc_ln306 == 12)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_11_addr" [GAT_compute.cc:306]   --->   Operation 118 'store' 'store_ln306' <Predicate = (trunc_ln306 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 119 'br' 'br_ln306' <Predicate = (trunc_ln306 == 11)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_10_addr" [GAT_compute.cc:306]   --->   Operation 120 'store' 'store_ln306' <Predicate = (trunc_ln306 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 121 'br' 'br_ln306' <Predicate = (trunc_ln306 == 10)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_9_addr" [GAT_compute.cc:306]   --->   Operation 122 'store' 'store_ln306' <Predicate = (trunc_ln306 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 123 'br' 'br_ln306' <Predicate = (trunc_ln306 == 9)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_8_addr" [GAT_compute.cc:306]   --->   Operation 124 'store' 'store_ln306' <Predicate = (trunc_ln306 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 125 'br' 'br_ln306' <Predicate = (trunc_ln306 == 8)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_7_addr" [GAT_compute.cc:306]   --->   Operation 126 'store' 'store_ln306' <Predicate = (trunc_ln306 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 127 'br' 'br_ln306' <Predicate = (trunc_ln306 == 7)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_6_addr" [GAT_compute.cc:306]   --->   Operation 128 'store' 'store_ln306' <Predicate = (trunc_ln306 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 129 'br' 'br_ln306' <Predicate = (trunc_ln306 == 6)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_5_addr" [GAT_compute.cc:306]   --->   Operation 130 'store' 'store_ln306' <Predicate = (trunc_ln306 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 131 'br' 'br_ln306' <Predicate = (trunc_ln306 == 5)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_4_addr" [GAT_compute.cc:306]   --->   Operation 132 'store' 'store_ln306' <Predicate = (trunc_ln306 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 133 'br' 'br_ln306' <Predicate = (trunc_ln306 == 4)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_3_addr" [GAT_compute.cc:306]   --->   Operation 134 'store' 'store_ln306' <Predicate = (trunc_ln306 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 135 'br' 'br_ln306' <Predicate = (trunc_ln306 == 3)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_2_addr" [GAT_compute.cc:306]   --->   Operation 136 'store' 'store_ln306' <Predicate = (trunc_ln306 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 137 'br' 'br_ln306' <Predicate = (trunc_ln306 == 2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_1_addr" [GAT_compute.cc:306]   --->   Operation 138 'store' 'store_ln306' <Predicate = (trunc_ln306 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 139 'br' 'br_ln306' <Predicate = (trunc_ln306 == 1)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_0_addr" [GAT_compute.cc:306]   --->   Operation 140 'store' 'store_ln306' <Predicate = (trunc_ln306 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 141 'br' 'br_ln306' <Predicate = (trunc_ln306 == 0)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.79ns)   --->   "%store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_15_addr" [GAT_compute.cc:306]   --->   Operation 142 'store' 'store_ln306' <Predicate = (trunc_ln306 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln306 = br void %.split1581" [GAT_compute.cc:306]   --->   Operation 143 'br' 'br_ln306' <Predicate = (trunc_ln306 == 15)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.92>
ST_14 : Operation 145 [7/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 145 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 2.92>
ST_15 : Operation 146 [6/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 146 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 2.92>
ST_16 : Operation 147 [5/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 147 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 2.92>
ST_17 : Operation 148 [4/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 148 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 2.92>
ST_18 : Operation 149 [3/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 149 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 2.92>
ST_19 : Operation 150 [2/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 150 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 2.92>
ST_20 : Operation 151 [1/7] (2.92ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64" [GAT_compute.cc:310]   --->   Operation 151 'readreq' 'empty_81' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln310 = br void" [GAT_compute.cc:310]   --->   Operation 152 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>

State 21 <SV = 16> <Delay = 1.47>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i_1" [GAT_compute.cc:310]   --->   Operation 153 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i3 %i_3" [GAT_compute.cc:312]   --->   Operation 154 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.87ns)   --->   "%add_ln312 = add i5 %tmp_2, i5 %zext_ln312" [GAT_compute.cc:312]   --->   Operation 155 'add' 'add_ln312' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln312_1 = zext i5 %add_ln312" [GAT_compute.cc:312]   --->   Operation 156 'zext' 'zext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_0_addr = getelementptr i28 %scoring_fn_source_V_0, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 157 'getelementptr' 'scoring_fn_source_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_1_addr = getelementptr i28 %scoring_fn_source_V_1, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 158 'getelementptr' 'scoring_fn_source_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_10_addr = getelementptr i28 %scoring_fn_source_V_10, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 159 'getelementptr' 'scoring_fn_source_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_11_addr = getelementptr i28 %scoring_fn_source_V_11, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 160 'getelementptr' 'scoring_fn_source_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_12_addr = getelementptr i28 %scoring_fn_source_V_12, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 161 'getelementptr' 'scoring_fn_source_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_13_addr = getelementptr i28 %scoring_fn_source_V_13, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 162 'getelementptr' 'scoring_fn_source_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_14_addr = getelementptr i28 %scoring_fn_source_V_14, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 163 'getelementptr' 'scoring_fn_source_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_15_addr = getelementptr i28 %scoring_fn_source_V_15, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 164 'getelementptr' 'scoring_fn_source_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_2_addr = getelementptr i28 %scoring_fn_source_V_2, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 165 'getelementptr' 'scoring_fn_source_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_3_addr = getelementptr i28 %scoring_fn_source_V_3, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 166 'getelementptr' 'scoring_fn_source_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_4_addr = getelementptr i28 %scoring_fn_source_V_4, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 167 'getelementptr' 'scoring_fn_source_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_5_addr = getelementptr i28 %scoring_fn_source_V_5, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 168 'getelementptr' 'scoring_fn_source_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_6_addr = getelementptr i28 %scoring_fn_source_V_6, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 169 'getelementptr' 'scoring_fn_source_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_7_addr = getelementptr i28 %scoring_fn_source_V_7, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 170 'getelementptr' 'scoring_fn_source_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_8_addr = getelementptr i28 %scoring_fn_source_V_8, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 171 'getelementptr' 'scoring_fn_source_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_9_addr = getelementptr i28 %scoring_fn_source_V_9, i64 0, i64 %zext_ln312_1" [GAT_compute.cc:312]   --->   Operation 172 'getelementptr' 'scoring_fn_source_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.69ns)   --->   "%icmp_ln310 = icmp_eq  i3 %i_3, i3 4" [GAT_compute.cc:310]   --->   Operation 173 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 174 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.74ns)   --->   "%add_ln310_1 = add i3 %i_3, i3 1" [GAT_compute.cc:310]   --->   Operation 175 'add' 'add_ln310_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %.split13, void %codeRepl" [GAT_compute.cc:310]   --->   Operation 176 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GAT_compute.cc:310]   --->   Operation 177 'specloopname' 'specloopname_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.48ns)   --->   "%br_ln311 = br void" [GAT_compute.cc:311]   --->   Operation 178 'br' 'br_ln311' <Predicate = (!icmp_ln310)> <Delay = 0.48>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i3.i14, i3 %layer_read, i14 0" [GAT_compute.cc:316]   --->   Operation 179 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i17 %shl_ln1" [GAT_compute.cc:316]   --->   Operation 180 'zext' 'zext_ln316' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (1.47ns)   --->   "%add_ln316 = add i64 %zext_ln316, i64 %gat_net_linear_proj_weight_fixed_read" [GAT_compute.cc:316]   --->   Operation 181 'add' 'add_ln316' <Predicate = (icmp_ln310)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln316, i32 2, i32 63" [GAT_compute.cc:316]   --->   Operation 182 'partselect' 'trunc_ln3' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.47ns)   --->   "%add_ln322 = add i64 %zext_ln316, i64 %gat_net_skip_proj_weight_fixed_read" [GAT_compute.cc:322]   --->   Operation 183 'add' 'add_ln322' <Predicate = (icmp_ln310)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln322, i32 2, i32 63" [GAT_compute.cc:322]   --->   Operation 184 'partselect' 'trunc_ln5' <Predicate = (icmp_ln310)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 1.36>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %add_ln311, void %.split1198, i5 0, void %.split13" [GAT_compute.cc:311]   --->   Operation 185 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.87ns)   --->   "%icmp_ln311 = icmp_eq  i5 %j_1, i5 16" [GAT_compute.cc:311]   --->   Operation 186 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 187 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.87ns)   --->   "%add_ln311 = add i5 %j_1, i5 1" [GAT_compute.cc:311]   --->   Operation 188 'add' 'add_ln311' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void %.split11, void" [GAT_compute.cc:311]   --->   Operation 189 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i5 %j_1" [GAT_compute.cc:312]   --->   Operation 190 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.48ns)   --->   "%store_ln310 = store i3 %add_ln310_1, i3 %i_1" [GAT_compute.cc:310]   --->   Operation 191 'store' 'store_ln310' <Predicate = (icmp_ln311)> <Delay = 0.48>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (icmp_ln311)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 2.92>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [GAT_compute.cc:311]   --->   Operation 193 'specloopname' 'specloopname_ln311' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (2.92ns)   --->   "%mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_1" [GAT_compute.cc:312]   --->   Operation 194 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln312_1 = trunc i32 %mem_addr_1_read" [GAT_compute.cc:312]   --->   Operation 195 'trunc' 'trunc_ln312_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.87ns)   --->   "%switch_ln312 = switch i4 %trunc_ln312, void %branch95, i4 0, void %branch80, i4 1, void %branch81, i4 2, void %branch82, i4 3, void %branch83, i4 4, void %branch84, i4 5, void %branch85, i4 6, void %branch86, i4 7, void %branch87, i4 8, void %branch88, i4 9, void %branch89, i4 10, void %branch90, i4 11, void %branch91, i4 12, void %branch92, i4 13, void %branch93, i4 14, void %branch94" [GAT_compute.cc:312]   --->   Operation 196 'switch' 'switch_ln312' <Predicate = true> <Delay = 0.87>

State 24 <SV = 19> <Delay = 0.79>
ST_24 : Operation 197 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_14_addr" [GAT_compute.cc:312]   --->   Operation 197 'store' 'store_ln312' <Predicate = (trunc_ln312 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 198 'br' 'br_ln312' <Predicate = (trunc_ln312 == 14)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_13_addr" [GAT_compute.cc:312]   --->   Operation 199 'store' 'store_ln312' <Predicate = (trunc_ln312 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 200 'br' 'br_ln312' <Predicate = (trunc_ln312 == 13)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_12_addr" [GAT_compute.cc:312]   --->   Operation 201 'store' 'store_ln312' <Predicate = (trunc_ln312 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 202 'br' 'br_ln312' <Predicate = (trunc_ln312 == 12)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_11_addr" [GAT_compute.cc:312]   --->   Operation 203 'store' 'store_ln312' <Predicate = (trunc_ln312 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 204 'br' 'br_ln312' <Predicate = (trunc_ln312 == 11)> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_10_addr" [GAT_compute.cc:312]   --->   Operation 205 'store' 'store_ln312' <Predicate = (trunc_ln312 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 206 'br' 'br_ln312' <Predicate = (trunc_ln312 == 10)> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_9_addr" [GAT_compute.cc:312]   --->   Operation 207 'store' 'store_ln312' <Predicate = (trunc_ln312 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 208 'br' 'br_ln312' <Predicate = (trunc_ln312 == 9)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_8_addr" [GAT_compute.cc:312]   --->   Operation 209 'store' 'store_ln312' <Predicate = (trunc_ln312 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 210 'br' 'br_ln312' <Predicate = (trunc_ln312 == 8)> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_7_addr" [GAT_compute.cc:312]   --->   Operation 211 'store' 'store_ln312' <Predicate = (trunc_ln312 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 212 'br' 'br_ln312' <Predicate = (trunc_ln312 == 7)> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_6_addr" [GAT_compute.cc:312]   --->   Operation 213 'store' 'store_ln312' <Predicate = (trunc_ln312 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 214 'br' 'br_ln312' <Predicate = (trunc_ln312 == 6)> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_5_addr" [GAT_compute.cc:312]   --->   Operation 215 'store' 'store_ln312' <Predicate = (trunc_ln312 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 216 'br' 'br_ln312' <Predicate = (trunc_ln312 == 5)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_4_addr" [GAT_compute.cc:312]   --->   Operation 217 'store' 'store_ln312' <Predicate = (trunc_ln312 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 218 'br' 'br_ln312' <Predicate = (trunc_ln312 == 4)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_3_addr" [GAT_compute.cc:312]   --->   Operation 219 'store' 'store_ln312' <Predicate = (trunc_ln312 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 220 'br' 'br_ln312' <Predicate = (trunc_ln312 == 3)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_2_addr" [GAT_compute.cc:312]   --->   Operation 221 'store' 'store_ln312' <Predicate = (trunc_ln312 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 222 'br' 'br_ln312' <Predicate = (trunc_ln312 == 2)> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_1_addr" [GAT_compute.cc:312]   --->   Operation 223 'store' 'store_ln312' <Predicate = (trunc_ln312 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 224 'br' 'br_ln312' <Predicate = (trunc_ln312 == 1)> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_0_addr" [GAT_compute.cc:312]   --->   Operation 225 'store' 'store_ln312' <Predicate = (trunc_ln312 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 226 'br' 'br_ln312' <Predicate = (trunc_ln312 == 0)> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.79ns)   --->   "%store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_15_addr" [GAT_compute.cc:312]   --->   Operation 227 'store' 'store_ln312' <Predicate = (trunc_ln312 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split1198" [GAT_compute.cc:312]   --->   Operation 228 'br' 'br_ln312' <Predicate = (trunc_ln312 == 15)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 17> <Delay = 2.92>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i62 %trunc_ln3" [GAT_compute.cc:316]   --->   Operation 230 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln316" [GAT_compute.cc:316]   --->   Operation 231 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [7/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 232 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 18> <Delay = 2.92>
ST_27 : Operation 233 [6/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 233 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 19> <Delay = 2.92>
ST_28 : Operation 234 [5/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 234 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 20> <Delay = 2.92>
ST_29 : Operation 235 [4/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 235 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 21> <Delay = 2.92>
ST_30 : Operation 236 [3/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 236 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 2.92>
ST_31 : Operation 237 [2/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 237 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 2.92>
ST_32 : Operation 238 [1/7] (2.92ns)   --->   "%empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096" [GAT_compute.cc:316]   --->   Operation 238 'readreq' 'empty_84' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 239 [2/2] (0.00ns)   --->   "%call_ln316 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6, i32 %mem, i62 %trunc_ln3, i9 %tmp, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63" [GAT_compute.cc:316]   --->   Operation 239 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 0.00>
ST_34 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln316 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6, i32 %mem, i62 %trunc_ln3, i9 %tmp, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63" [GAT_compute.cc:316]   --->   Operation 240 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 2.92>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln322 = sext i62 %trunc_ln5" [GAT_compute.cc:322]   --->   Operation 241 'sext' 'sext_ln322' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%mem_addr_3 = getelementptr i32 %mem, i64 %sext_ln322" [GAT_compute.cc:322]   --->   Operation 242 'getelementptr' 'mem_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [7/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 243 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 27> <Delay = 2.92>
ST_36 : Operation 244 [6/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 244 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 28> <Delay = 2.92>
ST_37 : Operation 245 [5/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 245 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 29> <Delay = 2.92>
ST_38 : Operation 246 [4/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 246 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 30> <Delay = 2.92>
ST_39 : Operation 247 [3/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 247 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 31> <Delay = 2.92>
ST_40 : Operation 248 [2/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 248 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 32> <Delay = 2.92>
ST_41 : Operation 249 [1/7] (2.92ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096" [GAT_compute.cc:322]   --->   Operation 249 'readreq' 'empty_85' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 33> <Delay = 0.00>
ST_42 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln322 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8, i32 %mem, i62 %trunc_ln5, i9 %tmp, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63" [GAT_compute.cc:322]   --->   Operation 250 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 34> <Delay = 0.00>
ST_43 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln322 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8, i32 %mem, i62 %trunc_ln5, i9 %tmp, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63" [GAT_compute.cc:322]   --->   Operation 251 'call' 'call_ln322' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [GAT_compute.cc:328]   --->   Operation 252 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	wire read operation ('gat_net_scoring_fn_target_fixed_read') on port 'gat_net_scoring_fn_target_fixed' [171]  (0 ns)
	'add' operation ('add_ln304', GAT_compute.cc:304) [178]  (1.47 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:304) on port 'mem' (GAT_compute.cc:304) [182]  (2.92 ns)

 <State 9>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln310', GAT_compute.cc:310) [280]  (1.47 ns)

 <State 10>: 1.37ns
The critical path consists of the following:
	'phi' operation ('j', GAT_compute.cc:305) with incoming values : ('add_ln305', GAT_compute.cc:305) [214]  (0 ns)
	'add' operation ('add_ln305', GAT_compute.cc:305) [217]  (0.878 ns)
	blocking operation 0.488 ns on control path)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', GAT_compute.cc:306) on port 'mem' (GAT_compute.cc:306) [222]  (2.92 ns)

 <State 12>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln306', GAT_compute.cc:306) of variable 'trunc_ln306_1', GAT_compute.cc:306 on array 'scoring_fn_target_V_8' [244]  (0.79 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_81', GAT_compute.cc:310) on port 'mem' (GAT_compute.cc:310) [284]  (2.92 ns)

 <State 21>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln316', GAT_compute.cc:316) [383]  (1.47 ns)

 <State 22>: 1.37ns
The critical path consists of the following:
	'phi' operation ('j', GAT_compute.cc:311) with incoming values : ('add_ln311', GAT_compute.cc:311) [316]  (0 ns)
	'add' operation ('add_ln311', GAT_compute.cc:311) [319]  (0.878 ns)
	blocking operation 0.488 ns on control path)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus read operation ('mem_addr_1_read', GAT_compute.cc:312) on port 'mem' (GAT_compute.cc:312) [324]  (2.92 ns)

 <State 24>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln312', GAT_compute.cc:312) of variable 'trunc_ln312_1', GAT_compute.cc:312 on array 'scoring_fn_source_V_5' [355]  (0.79 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', GAT_compute.cc:316) [386]  (0 ns)
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 27>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 28>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_84', GAT_compute.cc:316) on port 'mem' (GAT_compute.cc:316) [387]  (2.92 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_3', GAT_compute.cc:322) [392]  (0 ns)
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_85', GAT_compute.cc:322) on port 'mem' (GAT_compute.cc:322) [393]  (2.92 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
