[{"DBLP title": "Deploying A Machine Learning Solution As A Surrogate.", "DBLP authors": ["Chuanhe Jay Shan", "Ahmed Wahba", "Li-C. Wang", "Nik Sumikawa"], "year": 2019, "MAG papers": [{"PaperId": 3007683907, "PaperTitle": "deploying a machine learning solution as a surrogate", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa barbara": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Testing of Neuromorphic Circuits: Structural vs Functional.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 3008838787, "PaperTitle": "testing of neuromorphic circuits structural vs functional", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "IEEE International Symposium on Hardware Oriented Security and Trust (HOST): Past, Present, and Future.", "DBLP authors": ["Domenic Forte", "Swarup Bhunia", "Ramesh Karri", "Jim Plusquellic", "Mark Mohammad Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 3007997359, "PaperTitle": "ieee international symposium on hardware oriented security and trust host past present and future", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of new mexico": 1.0, "university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "DARS: An EDA Framework for Reliability and Functional Safety Management of System-on-Chips.", "DBLP authors": ["Ahmed M. Y. Ibrahim", "Hans G. Kerkhoff"], "year": 2019, "MAG papers": [{"PaperId": 3044853482, "PaperTitle": "dars an eda framework for reliability and functional safety management of system on chips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3007195464, "PaperTitle": "dars an eda framework for reliability and functional safety management of system on chips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Breaking Analog Locking Techniques via Satisfiability Modulo Theories.", "DBLP authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Amr Abuellil", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2019, "MAG papers": [{"PaperId": 3006959628, "PaperTitle": "breaking analog locking techniques via satisfiability modulo theories", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 6.0}}], "source": "ES"}, {"DBLP title": "Security Compliance Analysis of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Ahmed Atteya", "Pascal Raiola", "Matthias Sauer", "Bernd Becker", "Hans-Joachim Wunderlich"], "year": 2019, "MAG papers": [{"PaperId": 3008108142, "PaperTitle": "security compliance analysis of reconfigurable scan networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of freiburg": 3.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized Physical DFT Synthesis of Unified Compression and LBIST for Automotive Applications.", "DBLP authors": ["Christos Papameletis", "Vivek Chickermane", "Brian Foutz", "Sarthak Singhal", "Krishna Chakravadhanula"], "year": 2019, "MAG papers": [{"PaperId": 3006802860, "PaperTitle": "optimized physical dft synthesis of unified compression and lbist for automotive applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 5.0}}, {"PaperId": 3045001456, "PaperTitle": "optimized physical dft synthesis of unified compression and lbist for automotive applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Overall Strategy for Online Clock System Checking Supporting Heterogeneous Integration.", "DBLP authors": ["Wei Chu", "Shi-Yu Huang"], "year": 2019, "MAG papers": [{"PaperId": 3006909842, "PaperTitle": "overall strategy for online clock system checking supporting heterogeneous integration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"realtek": 1.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Testing Computation-in-Memory Architectures Based on Emerging Memories.", "DBLP authors": ["Said Hamdioui", "Moritz Fieback", "Surya Nagarajan", "Mottaqiallah Taouil"], "year": 2019, "MAG papers": [{"PaperId": 3005157299, "PaperTitle": "testing computation in memory architectures based on emerging memories", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Recycled Analog and Mixed Signal Chip Detection at Zero Cost Using LDO Degradation.", "DBLP authors": ["Sreeja Chowdhury", "Fatemeh Ganji", "Troy Bryant", "Nima Maghari", "Domenic Forte"], "year": 2019, "MAG papers": [{"PaperId": 3007510053, "PaperTitle": "recycled analog and mixed signal chip detection at zero cost using ldo degradation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "Methodology of Generating Timing-Slack-Based Cell-Aware Tests.", "DBLP authors": ["Yu-Teng Nien", "Kai-Chiang Wu", "Dong-Zhen Lee", "Ying-Yen Chen", "Po-Lin Chen", "Mason Chern", "Jih-Nung Lee", "Shu-Yi Kao", "Mango Chia-Tso Chao"], "year": 2019, "MAG papers": [{"PaperId": 3041111260, "PaperTitle": "methodology of generating timing slack based cell aware tests", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3007373691, "PaperTitle": "methodology of generating timing slack based cell aware tests", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"realtek": 5.0, "national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Built-in self-test and self-calibration for analog and mixed signal circuits.", "DBLP authors": ["Tao Chen", "Degang Chen"], "year": 2019, "MAG papers": [{"PaperId": 2966407044, "PaperTitle": "built in self test and self calibration for analog and mixed signal circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "China Test Conference (CTC) - Extending the Global Test Forum to China.", "DBLP authors": ["Huawei Li", "Xiaowei Li", "Yinhe Han"], "year": 2019, "MAG papers": [{"PaperId": 3006835500, "PaperTitle": "china test conference ctc extending the global test forum to china", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Applying Vstress and defect activation coverage to produce zero-defect mixed-signal automotive ICs.", "DBLP authors": ["Wim Dobbelaere", "Frederik Colle", "Anthony Coyette", "Ronny Vanhooren", "Nektar Xama", "Jhon Gomez", "Georges G. E. Gielen"], "year": 2019, "MAG papers": [{"PaperId": 2973197679, "PaperTitle": "applying vstress and defect activation coverage to produce zero defect mixed signal automotive ics", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"on semiconductor": 4.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Iterative Test Generation for Gate-Exhaustive Faults to Cover the Sites of Undetectable Target Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 3007870148, "PaperTitle": "iterative test generation for gate exhaustive faults to cover the sites of undetectable target faults", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}, {"PaperId": 3087619693, "PaperTitle": "iterative test generation for gate exhaustive faults to cover the sites of undetectable target faults", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficiency Measurement Method for Fully Integrated Voltage Regulators used in 4th and 5th Generation Intel\u00ae Core\u2122 Microprocessors.", "DBLP authors": ["Gerhard Schrom", "Michael J. Hill", "Sarath Makala", "Ravi Sankar Vunnam", "Arun Krishnamoorthy", "Ryan Ferguson"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Is Backside the New Backdoor in Modern SoCs?: Invited Paper.", "DBLP authors": ["Nidish Vashistha", "M. Tanjidur Rahman", "Olivia P. Paradis", "Navid Asadizanjani"], "year": 2019, "MAG papers": [{"PaperId": 3006913805, "PaperTitle": "is backside the new backdoor in modern socs invited paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "A Decentralized Scheduler for On-line Self-test Routines in Multi-core Automotive System-on-Chips.", "DBLP authors": ["Andrea Floridia", "Davide Piumatti", "Annachiara Ruospo", "Ernesto S\u00e1nchez", "Sergio de Luca", "Rosario Martorana"], "year": 2019, "MAG papers": [{"PaperId": 3042754287, "PaperTitle": "a decentralized scheduler for on line self test routines in multi core automotive system on chips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3006825919, "PaperTitle": "a decentralized scheduler for on line self test routines in multi core automotive system on chips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stmicroelectronics": 2.0, "polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Characterization of Locked Combinational Circuits via ATPG.", "DBLP authors": ["Danielle Duvalsaint", "Xiaoxiao Jin", "Benjamin Niewenhuis", "R. D. (Shawn) Blanton"], "year": 2019, "MAG papers": [{"PaperId": 3007804631, "PaperTitle": "characterization of locked combinational circuits via atpg", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving Test Chip Design Efficiency via Machine Learning.", "DBLP authors": ["Zeye Liu", "Qicheng Huang", "Chenlei Fang", "R. D. (Shawn) Blanton"], "year": 2019, "MAG papers": [{"PaperId": 3006728905, "PaperTitle": "improving test chip design efficiency via machine learning", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-cell characterization: Developing robust cells and abstraction for Rapid Single Flux Quantum (RSFQ) Logic.", "DBLP authors": ["Fangzhou Wang", "Sandeep K. Gupta"], "year": 2019, "MAG papers": [{"PaperId": 3007515335, "PaperTitle": "multi cell characterization developing robust cells and abstraction for rapid single flux quantum rsfq logic", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Test Time and Area Optimized BrST Scheme for Automotive ICs.", "DBLP authors": ["Nilanjan Mukherjee", "Jerzy Tyszer", "Daniel Tille", "Mahendar Sapati", "Yingdi Liu", "Jeffrey Mayer", "Sylwester Milewski", "Elham K. Moghaddam", "Janusz Rajski", "Jedrzej Solecki"], "year": 2019, "MAG papers": [{"PaperId": 3007653016, "PaperTitle": "test time and area optimized brst scheme for automotive ics", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 2.0, "siemens": 6.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Device-Aware Test: A New Test Approach Towards DPPB Level.", "DBLP authors": ["Moritz Fieback", "Lizhou Wu", "Guilherme Cardoso Medeiros", "Hassen Aziza", "Siddharth Rao", "Erik Jan Marinissen", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2019, "MAG papers": [{"PaperId": 3007474556, "PaperTitle": "device aware test a new test approach towards dppb level", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"katholieke universiteit leuven": 2.0, "aix marseille university": 1.0, "delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "IEEE Std. P1687.1: Translator and Protocol.", "DBLP authors": ["Erik Larsson", "Prathamesh Murali", "Gani Kumisbek"], "year": 2019, "MAG papers": [{"PaperId": 2989256953, "PaperTitle": "ieee std p1687 1 translator and protocol", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"lund university": 3.0}}], "source": "ES"}, {"DBLP title": "Machine Learning-Based DFT Recommendation System for ATPG QOR.", "DBLP authors": ["Apik Zorian", "Basim Shanyour", "Milir Vaseekar"], "year": 2019, "MAG papers": [{"PaperId": 3008231869, "PaperTitle": "machine learning based dft recommendation system for atpg qor", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 2.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "International Symposium on Design and Diagnostics of Electronic Circuits and Systems.", "DBLP authors": ["Zoran Stamenkovic", "Alberto Bosio", "Gy\u00f6rgy Cserey", "Ondrej Nov\u00e1k", "Witold A. Pleskacz", "Luk\u00e1s Sekanina", "Andreas Steininger", "Goran Stojanovic", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [{"PaperId": 3090986304, "PaperTitle": "international symposium on design and diagnostics of electronic circuits and systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3008391163, "PaperTitle": "international symposium on design and diagnostics of electronic circuits and systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"warsaw university of technology": 1.0, "brno university of technology": 1.0, "university of novi sad": 1.0, "ecole centrale de lyon": 1.0, "vienna university of technology": 1.0, "pazmany peter catholic university": 1.0, "technical university of liberec": 1.0}}], "source": "ES"}, {"DBLP title": "A Jitter Injection Module for Production Test of 52-Gbps PAM4 Signal Interfaces.", "DBLP authors": ["Kiyotaka Ichiyama", "Takashi Kusaka", "Masahiro Ishida"], "year": 2019, "MAG papers": [{"PaperId": 3006907251, "PaperTitle": "a jitter injection module for production test of 52 gbps pam4 signal interfaces", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advantest": 3.0}}], "source": "ES"}, {"DBLP title": "Structural Test and Functional Test for Digital Acoustofluidic Biochips.", "DBLP authors": ["Zhanwei Zhong", "Haodong Zhu", "Peiran Zhang", "Tony Jun Huang", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 3008246973, "PaperTitle": "structural test and functional test for digital acoustofluidic biochips", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient Analog Defect Simulation.", "DBLP authors": ["Stephen Sunter"], "year": 2019, "MAG papers": [{"PaperId": 3007644171, "PaperTitle": "efficient analog defect simulation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 1.0}}], "source": "ES"}, {"DBLP title": "A New Test Method for the Large Current Magnetic Sensors.", "DBLP authors": ["Toshiyuki Omuro", "Shigeo Nakamura Surname", "Takashi Kimura", "Kiyokawa Omuro"], "year": 2019, "MAG papers": [{"PaperId": 3006731190, "PaperTitle": "a new test method for the large current magnetic sensors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advantest": 3.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Small Delay Fault Diagnosis on Compressed Test Responses.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Michael A. Kochte", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2019, "MAG papers": [{"PaperId": 3006835708, "PaperTitle": "variation aware small delay fault diagnosis on compressed test responses", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu institute of technology": 3.0, "university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR).", "DBLP authors": ["Szil\u00e1rd Enyedi", "Liviu Miclea"], "year": 2019, "MAG papers": [{"PaperId": 3087894192, "PaperTitle": "ieee international conference on automation quality and testing robotics aqtr", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3008832281, "PaperTitle": "ieee international conference on automation quality and testing robotics aqtr", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of cluj napoca": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Bitstream Security: A Day in the Life.", "DBLP authors": ["Adam Duncan", "Fahim Rahman", "Andrew Lukefahr", "Farimah Farahmandi", "Mark Mohammad Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 3008388281, "PaperTitle": "fpga bitstream security a day in the life", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university": 2.0, "university of florida": 3.0}}, {"PaperId": 3041565049, "PaperTitle": "fpga bitstream security a day in the life", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Neuromorphic Computing Systems.", "DBLP authors": ["Arjun Chaudhuri", "Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 3007880417, "PaperTitle": "fault tolerant neuromorphic computing systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Advanced Burn-In - An Optimized Product Stress and Test Flow for Automotive Microcontrollers.", "DBLP authors": ["Chen He"], "year": 2019, "MAG papers": [{"PaperId": 3042624400, "PaperTitle": "advanced burn in an optimized product stress and test flow for automotive microcontrollers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3007848906, "PaperTitle": "advanced burn in an optimized product stress and test flow for automotive microcontrollers", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "IEEE European Test Symposium (ETS).", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Said Hamdioui", "Artur Jutman", "Maria K. Michael", "Jaan Raik", "Matteo Sonza Reorda", "Mehdi Baradaran Tahoori", "Elena Ioana Vatajelu"], "year": 2019, "MAG papers": [{"PaperId": 3007999571, "PaperTitle": "ieee european test symposium ets", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 1.0, "delft university of technology": 1.0, "siemens": 1.0, "polytechnic university of turin": 1.0, "university of cyprus": 1.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Safety Design of a Convolutional Neural Network Accelerator with Error Localization and Correction.", "DBLP authors": ["Zheng Xu", "Jacob Abraham"], "year": 2019, "MAG papers": [{"PaperId": 3092117664, "PaperTitle": "safety design of a convolutional neural network accelerator with error localization and correction", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3006692106, "PaperTitle": "safety design of a convolutional neural network accelerator with error localization and correction", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Resiliency of automotive object detection networks on GPU architectures.", "DBLP authors": ["Atieh Lotfi", "Saurabh Hukerikar", "Keshav Balasubramanian", "Paul Racunas", "Nirmal R. Saxena", "Richard Bramley", "Yanxiang Huang"], "year": 2019, "MAG papers": [{"PaperId": 3006951979, "PaperTitle": "resiliency of automotive object detection networks on gpu architectures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nvidia": 7.0}}], "source": "ES"}, {"DBLP title": "Asian Test Symposium - Past, Present and Future -.", "DBLP authors": ["Michiko Inoue", "Xiaowei Li", "Cheng-Wen Wu"], "year": 2019, "MAG papers": [{"PaperId": 3008573772, "PaperTitle": "asian test symposium past present and future", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 1.0, "nara institute of science and technology": 1.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Towards Complete Fault Coverage by Test Point Insertion using Optimization-SAT Techniques.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df"], "year": 2019, "MAG papers": [{"PaperId": 2980614276, "PaperTitle": "towards complete fault coverage by test point insertion using optimization sat techniques", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 1.0}}], "source": "ES"}, {"DBLP title": "Characterization of Library Cells for Open-circuit Defect Exposure: A Systematic Methodology.", "DBLP authors": ["Sujay Pandey", "Sanya Gupta", "Madhu Sudhan L.", "Suriya Natarajan", "Arani Sinha", "Abhijit Chatterjee"], "year": 2019, "MAG papers": [{"PaperId": 3040788834, "PaperTitle": "characterization of library cells for open circuit defect exposure a systematic methodology", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3008582674, "PaperTitle": "characterization of library cells for open circuit defect exposure a systematic methodology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 4.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "A Framework for Design of Self-Repairing Digital Systems.", "DBLP authors": ["Jingchi Yang", "David C. Keezer"], "year": 2019, "MAG papers": [{"PaperId": 3041719514, "PaperTitle": "a framework for design of self repairing digital systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3008099986, "PaperTitle": "a framework for design of self repairing digital systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Applications of Hierarchical Test.", "DBLP authors": ["Kelly Ockunzzi", "Richard Grupp", "Brion Keller", "Mark Taylor", "Sreekanth Pai", "Greeshma Jayakumar"], "year": 2019, "MAG papers": [{"PaperId": 3008534367, "PaperTitle": "applications of hierarchical test", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"globalfoundries": 6.0}}], "source": "ES"}, {"DBLP title": "The Challenges of Implementing an MBIST Interface: A Practical Application.", "DBLP authors": ["Teresa McLaurin", "Rob Knoth"], "year": 2019, "MAG papers": [{"PaperId": 3007104287, "PaperTitle": "the challenges of implementing an mbist interface a practical application", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Memory FIT Rate Mitigation Technique for Automotive SoCs.", "DBLP authors": ["Gabriele Boschi", "Donato Luongo", "Duccio Lazzarotti", "Hanna Shaheen", "Hayk T. Grigoryan", "Gurgen Harutyunyan", "Samvel K. Shoukourian", "Yervant Zorian"], "year": 2019, "MAG papers": [{"PaperId": 3008780171, "PaperTitle": "memory fit rate mitigation technique for automotive socs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0, "synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Space Compactor for Adaptive X-Handling.", "DBLP authors": ["Mohammad Urf Maaz", "Alexander Sprenger", "Sybille Hellebrand"], "year": 2019, "MAG papers": [{"PaperId": 2984310215, "PaperTitle": "a hybrid space compactor for adaptive x handling", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "On Freedom from Interference in Mixed-Criticality Systems: A Causal Learning Approach.", "DBLP authors": ["Fei Su", "Prashant Goteti", "Min Zhang"], "year": 2019, "MAG papers": [{"PaperId": 3008801493, "PaperTitle": "on freedom from interference in mixed criticality systems a causal learning approach", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Compaction of a Functional Broadside Test Set through the Compaction of a Functional Test Sequence without Sequential Fault Simulation.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 3041700504, "PaperTitle": "compaction of a functional broadside test set through the compaction of a functional test sequence without sequential fault simulation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3007941244, "PaperTitle": "compaction of a functional broadside test set through the compaction of a functional test sequence without sequential fault simulation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning-Based Automatic Generation of eFuse Configuration in NAND Flash Chip.", "DBLP authors": ["Jisuk Kim", "Jinyub Lee", "Sungjoo Yoo"], "year": 2019, "MAG papers": [{"PaperId": 3028145058, "PaperTitle": "machine learning based automatic generation of efuse configuration in nand flash chip", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3007335796, "PaperTitle": "machine learning based automatic generation of efuse configuration in nand flash chip", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Effectively Using Machine Learning to Expedite System Level Test Failure Debug.", "DBLP authors": ["Luis D. Rojas", "Kevin Hess", "Christina Carter-Brown"], "year": 2019, "MAG papers": [{"PaperId": 3008351930, "PaperTitle": "effectively using machine learning to expedite system level test failure debug", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Application of Cell-Aware Test on an Advanced 3nm CMOS Technology Library.", "DBLP authors": ["Zhan Gao", "Santosh Malagi", "Min-Chun Hu", "Joe Swenton", "Rogier Baert", "Jos Huisken", "Bilal Chehab", "Kees Goossens", "Erik Jan Marinissen"], "year": 2019, "MAG papers": [{"PaperId": 3007016697, "PaperTitle": "application of cell aware test on an advanced 3nm cmos technology library", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 4.0, "katholieke universiteit leuven": 2.0, "cadence design systems": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "TestDNA: Novel Wafer Defect Signature for Diagnosis and Yield Learning.", "DBLP authors": ["Andrew Yi-Ann Huang", "Katherine Shu-Min Li", "Cheng-Yen Tsai", "Ken Chau-Cheung Cheng", "Sying-Jyan Wang", "Xu-Hao Jiang", "Leon Chou", "Chen-Shiun Lee"], "year": 2019, "MAG papers": [{"PaperId": 3007400697, "PaperTitle": "testdna novel wafer defect signature for diagnosis and yield learning", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 5.0, "national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "Programmable Daisychaining of Microelectrodes for IP Protection in MEDA Biochips.", "DBLP authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 3008880067, "PaperTitle": "programmable daisychaining of microelectrodes for ip protection in meda biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "17th IEEE East-West Design and Test Symposium.", "DBLP authors": ["Yervant Zorian", "Vladimir Hahanov", "Svetlana Chumachenko", "Eugenia Litvinova"], "year": 2019, "MAG papers": [{"PaperId": 3008400960, "PaperTitle": "17th ieee east west design and test symposium", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "VIPER: A Versatile and Intuitive Pattern GenERator for Early Design Space Exploration.", "DBLP authors": ["Gaurav Rajavendra Reddy", "Mohammad-Mahdi Bidmeshki", "Yiorgos Makris"], "year": 2019, "MAG papers": [{"PaperId": 3007628184, "PaperTitle": "viper a versatile and intuitive pattern generator for early design space exploration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "SoC Security Verification using Property Checking.", "DBLP authors": ["Nusrat Farzana", "Fahim Rahman", "Mark Mohammad Tehranipoor", "Farimah Farahmandi"], "year": 2019, "MAG papers": [{"PaperId": 2989579477, "PaperTitle": "soc security verification using property checking", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 4.0}}, {"PaperId": 3041722012, "PaperTitle": "soc security verification using property checking", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Efficient Supervised Learning Method to Predict Power Supply Noise During At-speed Test.", "DBLP authors": ["Seyed Nima Mozaffari", "Bonita Bhaskaran", "Kaushik Narayanun", "Ayub Abdollahian", "Vinod Pagalone", "Shantanu Sarangi", "Jonathon E. Colburn"], "year": 2019, "MAG papers": [{"PaperId": 3008774611, "PaperTitle": "an efficient supervised learning method to predict power supply noise during at speed test", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nvidia": 7.0}}], "source": "ES"}, {"DBLP title": "Knowledge Transfer in Board-Level Functional Fault Identification using Domain Adaptation.", "DBLP authors": ["Mengyun Liu", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2019, "MAG papers": [{"PaperId": 3008494238, "PaperTitle": "knowledge transfer in board level functional fault identification using domain adaptation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 3.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Approach to Minimize System Level Tests Targeting Low Voltage DVFS Failures.", "DBLP authors": ["Adit D. Singh"], "year": 2019, "MAG papers": [{"PaperId": 3007007025, "PaperTitle": "an adaptive approach to minimize system level tests targeting low voltage dvfs failures", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "High Quality Test Methodology for Highly Reliable Devices.", "DBLP authors": ["Hao Chen", "Mincent Lee", "Liang-Yen Chen", "Min-Jer Wang"], "year": 2019, "MAG papers": [{"PaperId": 3087425239, "PaperTitle": "high quality test methodology for highly reliable devices", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3006979109, "PaperTitle": "high quality test methodology for highly reliable devices", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsmc": 4.0}}], "source": "ES"}, {"DBLP title": "Reliability Modeling and Mitigation for Embedded Memories.", "DBLP authors": ["Innocent Okwudili Agbo", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2019, "MAG papers": [{"PaperId": 2811152459, "PaperTitle": "reliability modeling and mitigation for embedded memories", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Fault Recovery in Micro-Electrode-Dot-Array Digital Microfluidic Biochips Using an IJTAG NetworkBehaviors.", "DBLP authors": ["Zhanwei Zhong", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 3008852446, "PaperTitle": "fault recovery in micro electrode dot array digital microfluidic biochips using an ijtag networkbehaviors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "International Test Conference in Asia (ITC-Asia) - Bridging ITC and Test Community in Asia.", "DBLP authors": ["Kuen-Jong Lee", "Shi-Yu Huang", "Huawei Li", "Tomoo Inoue", "Yervant Zorian"], "year": 2019, "MAG papers": [{"PaperId": 3007689782, "PaperTitle": "international test conference in asia itc asia bridging itc and test community in asia", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 1.0, "national cheng kung university": 1.0, "hiroshima city university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging.", "DBLP authors": ["Cheng-Hsien Shen", "Aaron C.-W. Liang", "Charles C.-H. Hsu", "Charles H.-P. Wen"], "year": 2019, "MAG papers": [{"PaperId": 3008941419, "PaperTitle": "fae autoencoder based failure binning of rtl designs for verification and debugging", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Fault Tolerance for Binary RRAM Crossbars.", "DBLP authors": ["Arjun Chaudhuri", "Bonan Yan", "Yiran Chen", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 3007412543, "PaperTitle": "hardware fault tolerance for binary rram crossbars", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 4.0}}], "source": "ES"}, {"DBLP title": "Time-Slicing Soft Error Resilience in Microprocessors for Reliable and Energy-Efficient Execution.", "DBLP authors": ["Yi He", "Yanjing Li"], "year": 2019, "MAG papers": [{"PaperId": 3008928377, "PaperTitle": "time slicing soft error resilience in microprocessors for reliable and energy efficient execution", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Simulation-based Equivalence Checking between IEEE 1687 ICL and RTL.", "DBLP authors": ["Aleksa Damljanovic", "Artur Jutman", "Michele Portolan", "Ernesto S\u00e1nchez", "Giovanni Squillero", "Anton Tsertov"], "year": 2019, "MAG papers": [{"PaperId": 3086853407, "PaperTitle": "simulation based equivalence checking between ieee 1687 icl and rtl", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2990064067, "PaperTitle": "simulation based equivalence checking between ieee 1687 icl and rtl", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}]