LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 

ENTITY rom IS 
	PORT(DIR: IN INTEGER RANGE 0 TO 3; 
	  SALIDA: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)); 
END ENTITY; 

ARCHITECTURE BEAS OF rom IS 
TYPE MEM IS ARRAY 0 TO 3 OF STD_LOGIC_VECTOR(7 DOWNTO 0); 
CONSTANT ROM: MEM := ( X"0A", X"12", X"3F", X"D8");
BEGIN 

  SALIDA <=ROM(DIR); 

END BEAS;
