Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 10 19:57:11 2022
| Host         : DESKTOP-FSNETFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 102 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.043        0.000                      0                  298        0.062        0.000                      0                  298        3.000        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.043        0.000                      0                  298        0.137        0.000                      0                  298        3.750        0.000                       0                   104  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.044        0.000                      0                  298        0.137        0.000                      0                  298        3.750        0.000                       0                   104  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.043        0.000                      0                  298        0.062        0.000                      0                  298  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.043        0.000                      0                  298        0.062        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_dev/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/uart_rx_unit/CLK
    SLICE_X7Y120         FDCE                                         r  uart_dev/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.232    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/DIA0
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.469    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.375    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.982%)  route 0.228ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.664    -0.483    uart_dev/fifo_rx_unit/ctrl_unit/CLK
    SLICE_X7Y119         FDCE                                         r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.128    -0.355 r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.228    -0.127    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.249    -0.470    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y115     uart_dev/baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y120     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y120     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.233    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.700    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.230    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.697    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.230    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.697    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.250    -0.470    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.283    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_dev/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/uart_rx_unit/CLK
    SLICE_X7Y120         FDCE                                         r  uart_dev/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.232    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/DIA0
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.469    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.375    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.982%)  route 0.228ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.664    -0.483    uart_dev/fifo_rx_unit/ctrl_unit/CLK
    SLICE_X7Y119         FDCE                                         r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.128    -0.355 r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.228    -0.127    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.249    -0.470    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.283    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y116     uart_dev/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y115     uart_dev/baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y115     uart_dev/baud_gen_unit/r_reg_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y117     uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y118     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y120     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y120     uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart_dev/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/uart_rx_unit/CLK
    SLICE_X7Y120         FDCE                                         r  uart_dev/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.232    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/DIA0
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.469    
                         clock uncertainty            0.074    -0.394    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.300    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.982%)  route 0.228ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.664    -0.483    uart_dev/fifo_rx_unit/ctrl_unit/CLK
    SLICE_X7Y119         FDCE                                         r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.128    -0.355 r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.228    -0.127    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.249    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.194ns (27.617%)  route 3.129ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 8.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.678     3.656    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.671     8.720    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X6Y117         RAMS32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.587     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X6Y117         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.699    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_dev/baud_gen_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.194ns (27.866%)  route 3.091ns (72.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 8.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.799    -0.668    uart_dev/baud_gen_unit/CLK
    SLICE_X7Y115         FDRE                                         r  uart_dev/baud_gen_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.249 f  uart_dev/baud_gen_unit/r_reg_reg[9]/Q
                         net (fo=4, routed)           0.833     0.584    uart_dev/baud_gen_unit/r_reg_reg[9]
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.297     0.881 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=8, routed)           0.932     1.813    uart_dev/baud_gen_unit/r_reg_reg[10]_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.150     1.963 r  uart_dev/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.687     2.649    uart_dev/uart_rx_unit/tick
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.328     2.977 r  uart_dev/uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=16, routed)          0.640     3.617    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         1.668     8.717    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.587     9.303    
                         clock uncertainty           -0.074     9.229    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.696    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMD32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.909%)  route 0.210ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X5Y120         FDCE                                         r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.210    -0.146    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.935    -0.720    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y120         RAMS32                                       r  uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y120         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187    -0.208    uart_dev/fifo_tx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart_dev/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.663    -0.484    uart_dev/uart_rx_unit/CLK
    SLICE_X7Y120         FDCE                                         r  uart_dev/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.128    -0.356 r  uart_dev/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.232    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/DIA0
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.469    
                         clock uncertainty            0.074    -0.394    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.300    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.982%)  route 0.228ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.664    -0.483    uart_dev/fifo_rx_unit/ctrl_unit/CLK
    SLICE_X7Y119         FDCE                                         r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.128    -0.355 r  uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.228    -0.127    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/ADDRD3
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=102, routed)         0.936    -0.719    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y119         RAMD32                                       r  uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.249    -0.470    
                         clock uncertainty            0.074    -0.395    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.208    uart_dev/fifo_rx_unit/reg_file_unit/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    





