strict digraph "compose( ,  )" {
	node [label="\N"];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0933686550>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f09332d8cd0>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:IF" -> "41:IF"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=36];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09336ea390>",
		fillcolor=turquoise,
		label="37:BL
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0933686150>]",
		style=filled,
		typ=Block];
	"36:IF" -> "37:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=36];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0933664890>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f09333ce550>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "24:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0933677090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0933664610>]",
		style=filled,
		typ=Block];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0933667ad0>",
		fillcolor=turquoise,
		label="32:BL
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0933667550>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"32:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0933672450>",
		fillcolor=turquoise,
		label="27:BL
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f093367dc50>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09333ce290>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:IF" -> "25:BL"	[cond="['ena']",
		label=ena,
		lineno=24];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f093367dd10>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "27:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=26];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0936ae4190>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "31:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=26];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f09336771d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"31:IF" -> "36:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=31];
	"31:IF" -> "32:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=31];
	"Leaf_18:AL" -> "18:AL";
	"25:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"42:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09332d8610>",
		fillcolor=turquoise,
		label="42:BL
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09332d8810>]",
		style=filled,
		typ=Block];
	"41:IF" -> "42:BL"	[cond="['amount']",
		label="(amount == 2'b11)",
		lineno=41];
	"42:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"37:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
