INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Fri Nov 03 00:54:19 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 6.97 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 7.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top resnet_top_3 -name=resnet_top_3 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './resnet_top3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.81 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.52 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.71 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.73 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.97 seconds. CPU system time: 6.62 seconds. Elapsed time: 34.09 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.26 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_3 -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.26 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_3 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.17 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=resnet_top_3 -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,805 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,805 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,693 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,693 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,481 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,481 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,159 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<1024, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<1024>(float (*) [64], float (*) [1024], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>(float (*) [512], float (*) [1024], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>(float (*) [512], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<1024, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<1024>(float (*) [64], float (*) [1024], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>(float (*) [256], float (*) [1024])' (./resnet_util3.h:328:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<1024, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 1024>(float*, float (*) [1024], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>(float (*) [1024], float (*) [256], bool)' (./resnet_util3.h:208:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>(float (*) [256][3][3], float (*) [256])' (./resnet_util3.h:268:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util3.h:147:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util3.h:147:29)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.14 seconds. CPU system time: 1.62 seconds. Elapsed time: 9.82 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top resnet_top_3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.497 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (./resnet_util3.h:85) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (./resnet_batchnorm.cpp:41) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./resnet_util3.h:123) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./resnet_util3.h:123) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (./resnet_util3.h:43) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (./resnet_util3.h:103) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_3' (./resnet_util3.h:164) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (./resnet_util3.h:145) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_3' (./resnet_util3.h:190) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (./resnet_layer3.cpp:52) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_6' (./resnet_layer3.cpp:73) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_9' (./resnet_layer3.cpp:95) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_12' (./resnet_layer3.cpp:118) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_15' (./resnet_layer3.cpp:141) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_18' (./resnet_layer3.cpp:165) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_21' (./resnet_layer3.cpp:187) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_24' (./resnet_layer3.cpp:209) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_27' (./resnet_layer3.cpp:232) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_254_30' (./resnet_layer3.cpp:254) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_33' (./resnet_layer3.cpp:276) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_299_36' (./resnet_layer3.cpp:299) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_39' (./resnet_layer3.cpp:321) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_42' (./resnet_layer3.cpp:343) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_45' (./resnet_layer3.cpp:366) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_48' (./resnet_layer3.cpp:388) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_51' (./resnet_layer3.cpp:410) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_54' (./resnet_layer3.cpp:433) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_57' (./resnet_layer3.cpp:455) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_478_60' (./resnet_layer3.cpp:478) in function 'resnet_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_3' (./resnet_top3.cpp:72) in function 'resnet_top_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_6' (./resnet_top3.cpp:114) in function 'resnet_top_3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' completely with a factor of 64.
Command         transform done; 2.5 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:43:38) to (./resnet_util3.h:43:30) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util3.h:164:39) to (./resnet_util3.h:164:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced.
Command         transform done; 1.03 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.529 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_2' (./resnet_top3.cpp:70:26) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (./resnet_top3.cpp:68:22) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_5' (./resnet_top3.cpp:112:27) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_4' (./resnet_top3.cpp:110:23) in function 'resnet_top_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_2' (./resnet_layer3.cpp:50:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (./resnet_layer3.cpp:48:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_5' (./resnet_layer3.cpp:71:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (./resnet_layer3.cpp:69:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_8' (./resnet_layer3.cpp:93:26) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_7' (./resnet_layer3.cpp:91:22) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_11' (./resnet_layer3.cpp:116:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_10' (./resnet_layer3.cpp:114:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_14' (./resnet_layer3.cpp:139:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_13' (./resnet_layer3.cpp:137:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_17' (./resnet_layer3.cpp:163:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_16' (./resnet_layer3.cpp:161:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_20' (./resnet_layer3.cpp:185:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_19' (./resnet_layer3.cpp:183:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_23' (./resnet_layer3.cpp:207:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_22' (./resnet_layer3.cpp:205:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_230_26' (./resnet_layer3.cpp:230:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_25' (./resnet_layer3.cpp:228:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_29' (./resnet_layer3.cpp:252:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_250_28' (./resnet_layer3.cpp:250:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_32' (./resnet_layer3.cpp:274:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_31' (./resnet_layer3.cpp:272:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_35' (./resnet_layer3.cpp:297:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_34' (./resnet_layer3.cpp:295:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_38' (./resnet_layer3.cpp:319:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_37' (./resnet_layer3.cpp:317:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_41' (./resnet_layer3.cpp:341:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_40' (./resnet_layer3.cpp:339:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_44' (./resnet_layer3.cpp:364:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_43' (./resnet_layer3.cpp:362:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_386_47' (./resnet_layer3.cpp:386:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_384_46' (./resnet_layer3.cpp:384:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_408_50' (./resnet_layer3.cpp:408:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_406_49' (./resnet_layer3.cpp:406:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_431_53' (./resnet_layer3.cpp:431:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_429_52' (./resnet_layer3.cpp:429:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_453_56' (./resnet_layer3.cpp:453:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_55' (./resnet_layer3.cpp:451:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_476_59' (./resnet_layer3.cpp:476:28) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_474_58' (./resnet_layer3.cpp:474:24) in function 'resnet_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_349_5' (./resnet_util3.h:349:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_341_4' (./resnet_util3.h:341:35) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (./resnet_util3.h:83:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (./resnet_util3.h:81:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (./resnet_batchnorm.cpp:39:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (./resnet_batchnorm.cpp:37:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_339_3' (./resnet_util3.h:339:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_334_2' (./resnet_util3.h:334:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_2' (./resnet_util3.h:121:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (./resnet_util3.h:119:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_291_5' (./resnet_util3.h:291:36) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_281_4' (./resnet_util3.h:281:35) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_3' (./resnet_util3.h:279:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_2' (./resnet_util3.h:274:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_1' (./resnet_util3.h:272:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_2' (./resnet_util3.h:121:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (./resnet_util3.h:119:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_291_5' (./resnet_util3.h:291:36) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_281_4' (./resnet_util3.h:281:35) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_3' (./resnet_util3.h:279:31) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_2' (./resnet_util3.h:274:27) in function 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_1' (./resnet_util3.h:212:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_1' (./resnet_util3.h:212:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (./resnet_util3.h:41:26) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (./resnet_util3.h:39:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_5' (./resnet_util3.h:231:36) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_2' (./resnet_util3.h:162:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_1' (./resnet_util3.h:160:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_4' (./resnet_util3.h:221:35) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (./resnet_util3.h:143:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (./resnet_util3.h:188:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (./resnet_util3.h:186:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_3' (./resnet_util3.h:219:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_2' (./resnet_util3.h:214:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>'.
Execute           auto_get_db
Command         transform done; 4.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.68 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.65 seconds; current allocated memory: 2.233 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.9 sec.
Command     elaborate done; 52.82 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_3' ...
Execute       ap_set_top_model resnet_top_3 
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>' to 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>' to 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s'.
Command       ap_set_top_model done; 0.31 sec.
Execute       get_model_list resnet_top_3 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model resnet_top_3 
Execute       preproc_iomode -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       preproc_iomode -model resnet_layer3 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       preproc_iomode -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       get_model_list resnet_top_3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ {resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO-FLOW: Configuring Module : resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 ...
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       apply_spec_resource_limit resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
INFO-FLOW: Configuring Module : resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       apply_spec_resource_limit resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
INFO-FLOW: Configuring Module : resnet_layer3 ...
Execute       set_default_model resnet_layer3 
Execute       apply_spec_resource_limit resnet_layer3 
INFO-FLOW: Configuring Module : resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 ...
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       apply_spec_resource_limit resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
INFO-FLOW: Configuring Module : resnet_top_3 ...
Execute       set_default_model resnet_top_3 
Execute       apply_spec_resource_limit resnet_top_3 
INFO-FLOW: Model list for preprocess: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ {resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO-FLOW: Preprocessing Module: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 ...
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       cdfg_preprocess -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       rtl_gen_preprocess resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
INFO-FLOW: Preprocessing Module: resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 ...
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       cdfg_preprocess -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
INFO-FLOW: Preprocessing Module: resnet_layer3 ...
Execute       set_default_model resnet_layer3 
Execute       cdfg_preprocess -model resnet_layer3 
Execute       rtl_gen_preprocess resnet_layer3 
INFO-FLOW: Preprocessing Module: resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 ...
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       cdfg_preprocess -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       rtl_gen_preprocess resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
INFO-FLOW: Preprocessing Module: resnet_top_3 ...
Execute       set_default_model resnet_top_3 
Execute       cdfg_preprocess -model resnet_top_3 
Execute       rtl_gen_preprocess resnet_top_3 
INFO-FLOW: Model list for synthesis: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ {resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       schedule -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.237 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       bind -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.237 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.238 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.238 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.239 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.239 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.239 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.239 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.37 seconds; current allocated memory: 2.245 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 5.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.55 seconds; current allocated memory: 2.246 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.07 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.247 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.247 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.247 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.247 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.248 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.248 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.248 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.249 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.250 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.47 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.250 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.01 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 2.251 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.251 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.252 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.252 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.252 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.252 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.61 seconds; current allocated memory: 2.258 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.17 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.09 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.35 seconds; current allocated memory: 2.258 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.259 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.260 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.260 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.260 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.260 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.261 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.261 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.262 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.262 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.263 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.79 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.263 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.264 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.264 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.265 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.265 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.266 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.266 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.267 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.267 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.267 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.267 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.267 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util3.h:310) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.66 seconds; current allocated memory: 2.268 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.268 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.269 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.269 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.269 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.270 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.271 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.271 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.272 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.272 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.272 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.272 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:356) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.11 seconds; current allocated memory: 2.277 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.16 seconds; current allocated memory: 2.278 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.279 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:12->./resnet_util3.h:366) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.25 seconds; current allocated memory: 2.280 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.281 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.281 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.281 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.282 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.283 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.284 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.62 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.284 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.284 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.285 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util3.h:238) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.02 seconds; current allocated memory: 2.291 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.97 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.291 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 2.292 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.293 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.293 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.293 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_5', ./resnet_batchnorm.cpp:12->./resnet_util3.h:250) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 2.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.294 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.295 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.295 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.296 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.297 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.298 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.298 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.298 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util3.h:299) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util3.h:299) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.299 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util3.h:310) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.300 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.301 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.302 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.302 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.302 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.303 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.303 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.304 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.304 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.304 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln234) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.304 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.304 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.305 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.305 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln279) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.306 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln323) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln346) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln390) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln413) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.308 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln435) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.309 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln457) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       schedule -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln480_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln480) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.310 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.
Execute       set_default_model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       bind -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer3 
Execute       schedule -model resnet_layer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.311 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer3.
Execute       set_default_model resnet_layer3 
Execute       bind -model resnet_layer3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.95 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       schedule -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.312 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.
Execute       set_default_model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       bind -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_3 
Execute       schedule -model resnet_top_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_3.
Execute       set_default_model resnet_top_3 
Execute       bind -model resnet_top_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.02 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.313 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_3.
Execute       get_model_list resnet_top_3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       rtl_gen_preprocess resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       rtl_gen_preprocess resnet_layer3 
Execute       rtl_gen_preprocess resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       rtl_gen_preprocess resnet_top_3 
INFO-FLOW: Model list for RTL generation: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ {resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.314 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       gen_rtl resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
Execute       syn_report -csynth -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.adb 
Execute       db_write -model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.315 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.318 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.320 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.326 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.73 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.61 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.adb 
Command       db_write done; 0.67 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.94 seconds; current allocated memory: 2.337 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.339 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.341 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.343 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s/grp_fu_498_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.347 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.82 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.351 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.353 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.355 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.362 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.77 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.7 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.373 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.375 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.376 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.379 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s/grp_fu_498_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.383 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.76 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' pipeline 'VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.387 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.389 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.391 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.394 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.397 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.398 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.400 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.402 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.407 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' pipeline 'VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.410 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.412 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.414 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.420 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.72 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.5 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.431 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.434 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.436 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.438 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.440 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.443 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb' using auto RAMs.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.445 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.78 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' pipeline 'VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.449 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.452 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.455 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.459 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.49 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.49 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.73 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.adb 
Command       db_write done; 0.55 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.470 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.476 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.477 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.479 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.482 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.91 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' pipeline 'VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.485 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.489 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.491 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.494 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1' pipeline 'VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.497 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.499 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.501 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.503 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.505 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 2.509 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' pipeline 'VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' pipeline 'VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.514 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' pipeline 'VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' pipeline 'VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.518 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' pipeline 'VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.520 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' pipeline 'VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.521 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' pipeline 'VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.523 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' pipeline 'VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.525 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' pipeline 'VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' pipeline 'VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' pipeline 'VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' pipeline 'VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' pipeline 'VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_7ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       gen_rtl resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
Execute       syn_report -csynth -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.adb 
Execute       db_write -model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer3 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer3'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 8.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.39 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.68 seconds; current allocated memory: 2.562 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_layer3 
Execute       gen_rtl resnet_layer3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_layer3 
Execute       syn_report -csynth -model resnet_layer3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.21 sec.
Execute       db_write -model resnet_layer3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.adb 
Execute       db_write -model resnet_layer3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -top_prefix resnet_top_3_ -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' pipeline 'VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_6ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_7ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.92 seconds; current allocated memory: 2.562 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       gen_rtl resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
Execute       syn_report -csynth -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.adb 
Execute       db_write -model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_3 -top_prefix  -sub_prefix resnet_top_3_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer2_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_3_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_4_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_5_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer3_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_3/resnet_layer4_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_3'.
Command       create_rtl_model done; 1.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.562 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_3 -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_3 
Execute       gen_rtl resnet_top_3 -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_3 
Execute       syn_report -csynth -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.52 sec.
Execute       db_write -model resnet_top_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.adb 
Execute       db_write -model resnet_top_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.constraint.tcl 
Execute       syn_report -designview -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.design.xml 
Command       syn_report done; 5.77 sec.
Execute       syn_report -csynthDesign -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model resnet_top_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.protoinst 
Execute       sc_get_clocks resnet_top_3 
Execute       sc_get_portdomain resnet_top_3 
INFO-FLOW: Model list for RTL component generation: resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<512, 92, 160, 1024, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 256, 92, 160, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {resnet_bottleneck_conv2_bn2_relu<256, 92, 160, 256, 46, 80, 2, 0>} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_ {resnet_bottleneck_conv3_bn3_add_relu<256, 46, 80, 1024, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<1024, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<256, 46, 80, 256, 46, 80, 1, 0>} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO-FLOW: Handling components in module [resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1
INFO-FLOW: Found component resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model resnet_top_3_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model resnet_top_3_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mul_64ns_64ns_128_5_1.
INFO-FLOW: Append model resnet_top_3_mul_64ns_64ns_128_5_1
INFO-FLOW: Found component resnet_top_3_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model resnet_top_3_mul_2ns_7ns_8_1_1
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb.
INFO-FLOW: Append model resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1.
INFO-FLOW: Append model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.compgen.tcl 
INFO-FLOW: Found component resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1.
INFO-FLOW: Append model resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1
INFO-FLOW: Found component resnet_top_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_top_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.compgen.tcl 
INFO-FLOW: Append model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57
INFO-FLOW: Append model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60
INFO-FLOW: Append model resnet_layer3
INFO-FLOW: Append model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6
INFO-FLOW: Append model resnet_top_3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1 resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mul_7ns_7ns_13_1_1 resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1 resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mul_6ns_7ns_12_1_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1 resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mul_64ns_64ns_128_5_1 resnet_top_3_mul_2ns_7ns_8_1_1 resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1 resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1 resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1 resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1 resnet_top_3_flow_control_loop_pipe_sequential_init resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 resnet_layer3 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 resnet_top_3
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mul_64ns_64ns_128_5_1
INFO-FLOW: To file: write model resnet_top_3_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1
INFO-FLOW: To file: write model resnet_top_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57
INFO-FLOW: To file: write model resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60
INFO-FLOW: To file: write model resnet_layer3
INFO-FLOW: To file: write model resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6
INFO-FLOW: To file: write model resnet_top_3
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1
resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_7ns_7ns_13_1_1
resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_6ns_7ns_12_1_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_64ns_64ns_128_5_1
resnet_top_3_mul_2ns_7ns_8_1_1
resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W
resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3
resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s
resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI
resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s
resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s
resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24
resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27
resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30
resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33
resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36
resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39
resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42
resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45
resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48
resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51
resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54
resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57
resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60
resnet_layer3
resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6
resnet_top_3
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.19 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.18 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.18 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.06 seconds. CPU system time: 1.06 seconds. Elapsed time: 13.49 seconds; current allocated memory: 2.562 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='resnet_top_3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name resnet_top_3
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='resnet_top_3_mac_muladd_10ns_8ns_7ns_18_4_1
resnet_top_3_mac_muladd_10ns_7ns_7ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_7ns_7ns_13_1_1
resnet_top_3_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
resnet_top_3_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_6ns_7ns_12_1_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_3_ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_11ns_8ns_6ns_19_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_9ns_8ns_7ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mul_64ns_64ns_128_5_1
resnet_top_3_mul_2ns_7ns_8_1_1
resnet_top_3_mac_muladd_9ns_8ns_6ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_ds_fm_buf_1_Rbkb
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_mac_muladd_11ns_7ns_6ns_18_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_3_resnet_layer3_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_param_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_3_resnet_layer3_weight_buf_3x3_1_RAM_AUTO_1R1W
resnet_top_3_mac_muladd_11ns_6ns_6ns_17_4_1
resnet_top_3_flow_control_loop_pipe_sequential_init
resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3
resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s
resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI
resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s
resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s
resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s
resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24
resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27
resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30
resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33
resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36
resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39
resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42
resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45
resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48
resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51
resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54
resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57
resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60
resnet_layer3
resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6
resnet_top_3
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_3.constraint.tcl 
Execute       sc_get_clocks resnet_top_3 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_3_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_3_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_3_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST resnet_top_3 MODULE2INSTS {resnet_top_3 resnet_top_3 resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 grp_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_126 resnet_layer3 grp_resnet_layer3_fu_134 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 grp_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_fu_162 resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s grp_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_fu_170 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_fu_380 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_395 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_fu_404 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_fu_414 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_423 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_499 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_fu_507 resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 grp_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_fu_192 resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s grp_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_fu_200 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_fu_370 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_384 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_fu_393 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_fu_403 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_412 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_488 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_fu_496 resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 grp_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_fu_222 resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s grp_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_fu_230 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_fu_322 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_338 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_fu_347 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_fu_357 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_366 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_382 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_fu_390 resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 grp_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_fu_252 resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_fu_260 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_fu_358 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_369 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_fu_378 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_fu_388 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_fu_398 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_407 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_483 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_491 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_fu_499 resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 grp_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_fu_296 resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s grp_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_fu_306 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_fu_352 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_fu_363 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_fu_372 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_fu_382 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_391 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_467 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_fu_475 resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 grp_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_fu_336 resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_fu_344 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_fu_296 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_308 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_fu_317 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_fu_327 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_336 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_352 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_fu_360 resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 grp_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_374 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 grp_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_fu_382 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 grp_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_fu_392 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 grp_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_fu_400 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 grp_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_fu_408 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 grp_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_fu_418 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 grp_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_fu_426 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 grp_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_fu_434 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 grp_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_fu_444 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 grp_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_fu_452 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 grp_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_fu_460 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 grp_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_fu_470 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 grp_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_fu_478 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 grp_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_fu_486 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 grp_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_fu_238} INST2MODULE {resnet_top_3 resnet_top_3 grp_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_126 resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 grp_resnet_layer3_fu_134 resnet_layer3 grp_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_fu_162 resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 grp_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_fu_170 resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_fu_380 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_395 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_fu_404 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_fu_414 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_423 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_499 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_fu_507 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 grp_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_fu_192 resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 grp_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_fu_200 resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_fu_370 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_384 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_fu_393 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_fu_403 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_412 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_488 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_fu_496 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO grp_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_fu_222 resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 grp_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_fu_230 resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_fu_322 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_338 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_fu_347 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_fu_357 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_366 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_382 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_fu_390 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI grp_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_fu_252 resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 grp_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_fu_260 resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_fu_358 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_369 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_fu_378 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_fu_388 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_fu_398 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_407 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_483 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_491 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_fu_499 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s grp_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_fu_296 resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 grp_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_fu_306 resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_fu_352 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_fu_363 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_fu_372 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_fu_382 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_391 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_467 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_fu_475 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 grp_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_fu_336 resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 grp_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_fu_344 resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_fu_296 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_308 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_fu_317 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_fu_327 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_336 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_352 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_fu_360 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 grp_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_374 resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 grp_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_fu_382 resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 grp_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_fu_392 resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 grp_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_fu_400 resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 grp_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_fu_408 resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 grp_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_fu_418 resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 grp_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_fu_426 resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 grp_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_fu_434 resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 grp_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_fu_444 resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 grp_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_fu_452 resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 grp_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_fu_460 resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 grp_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_fu_470 resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 grp_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_fu_478 resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 grp_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_fu_486 resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 grp_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_fu_238 resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6} INSTDATA {resnet_top_3 {DEPTH 1 CHILDREN {grp_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_126 grp_resnet_layer3_fu_134 grp_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_fu_238}} grp_resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_126 {DEPTH 2 CHILDREN {}} grp_resnet_layer3_fu_134 {DEPTH 2 CHILDREN {grp_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_fu_162 grp_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_fu_170 grp_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_fu_192 grp_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_fu_200 grp_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_fu_222 grp_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_fu_230 grp_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_fu_252 grp_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_fu_260 grp_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_fu_296 grp_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_fu_306 grp_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_fu_336 grp_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_fu_344 grp_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_374 grp_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_fu_382 grp_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_fu_392 grp_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_fu_400 grp_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_fu_408 grp_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_fu_418 grp_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_fu_426 grp_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_fu_434 grp_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_fu_444 grp_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_fu_452 grp_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_fu_460 grp_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_fu_470 grp_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_fu_478 grp_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_fu_486}} grp_resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3_fu_162 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s_fu_170 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_fu_380 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_395 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_fu_404 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_fu_414 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_423 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_499 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_fu_507}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1_fu_380 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_395 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1_fu_404 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1_fu_414 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_423 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_499 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1_fu_507 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6_fu_192 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s_fu_200 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_fu_370 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_384 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_fu_393 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_fu_403 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_412 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_488 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_fu_496}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s_fu_370 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_384 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_fu_393 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_fu_403 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_412 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_488 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_fu_496 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9_fu_222 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s_fu_230 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_fu_322 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_338 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_fu_347 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_fu_357 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_366 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_382 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_fu_390}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s_fu_322 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_338 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_fu_347 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_fu_357 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_366 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_382 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_fu_390 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12_fu_252 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s_fu_260 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_fu_358 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_369 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_fu_378 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_fu_388 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_fu_398 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_407 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_483 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_491 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_fu_499}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI_fu_358 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_fu_369 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI_fu_378 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1_fu_388 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s_fu_398 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_407 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_483 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_491 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s_fu_499 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15_fu_296 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s_fu_306 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_fu_352 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_fu_363 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_fu_372 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_fu_382 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_391 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_467 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_fu_475}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2_fu_352 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2_fu_363 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2_fu_372 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2_fu_382 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_391 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_467 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2_fu_475 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18_fu_336 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s_fu_344 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_fu_296 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_308 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_fu_317 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_fu_327 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_336 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_352 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_fu_360}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1_fu_296 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1_fu_308 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1_fu_317 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1_fu_327 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_336 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_352 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1_fu_360 {DEPTH 4 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_374 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24_fu_382 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27_fu_392 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30_fu_400 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33_fu_408 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36_fu_418 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39_fu_426 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42_fu_434 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45_fu_444 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48_fu_452 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51_fu_460 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54_fu_470 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57_fu_478 {DEPTH 3 CHILDREN {}} grp_resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60_fu_486 {DEPTH 3 CHILDREN {}} grp_resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6_fu_238 {DEPTH 2 CHILDREN {}}} MODULEDATA {resnet_top_3_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_159_p2 SOURCE ./resnet_top3.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_171_p2 SOURCE ./resnet_top3.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U1 SOURCE ./resnet_top3.cpp:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_7ns_7ns_17_4_1_U2 SOURCE ./resnet_top3.cpp:74 VARIABLE mul_ln74_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_258_p2 SOURCE ./resnet_top3.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U1 SOURCE ./resnet_top3.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_7ns_7ns_17_4_1_U2 SOURCE ./resnet_top3.cpp:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_293_p2 SOURCE ./resnet_top3.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_199_p2 SOURCE ./resnet_top3.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_158_p2 SOURCE ./resnet_layer3.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_170_p2 SOURCE ./resnet_layer3.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U7 SOURCE ./resnet_layer3.cpp:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_7ns_7ns_17_4_1_U8 SOURCE ./resnet_layer3.cpp:54 VARIABLE mul_ln54_1 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_257_p2 SOURCE ./resnet_layer3.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U7 SOURCE ./resnet_layer3.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_7ns_7ns_17_4_1_U8 SOURCE ./resnet_layer3.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_292_p2 SOURCE ./resnet_layer3.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_198_p2 SOURCE ./resnet_layer3.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_360_p2 SOURCE ./resnet_util3.h:41 VARIABLE empty LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_9_fu_230_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_9 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_242_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U11 SOURCE ./resnet_util3.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U12 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_10 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U12 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_325_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U13 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U13 SOURCE ./resnet_util3.h:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_389_p2 SOURCE ./resnet_util3.h:41 VARIABLE p_mid1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U12 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_10 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_466_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_11 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U13 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54_8 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_479_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_488_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_497_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_12 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_422_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_266_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_6 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_102_p2 SOURCE ./resnet_util3.h:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_112_p2 SOURCE ./resnet_util3.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1388_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_1400_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U34 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1480_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_315_fu_1517_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_315 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2595_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_4_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_4 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U104 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U104 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_4_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_4 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_4_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_4 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_205_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U114 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_8_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U114 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_290_p2 SOURCE ./resnet_util3.h:188 VARIABLE empty LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_7_fu_215_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_7 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_227_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U117 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U118 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_8 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U118 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_328_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U117 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_19 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid193_fu_363_p2 SOURCE ./resnet_util3.h:188 VARIABLE p_mid193 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U118 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_21 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_421_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_470_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_425_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_4_fu_251_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_512_92_160_1024_46_80_2_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_667_p2 SOURCE ./resnet_util3.h:212 VARIABLE add_ln212_4 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_676_p2 SOURCE ./resnet_util3.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_846_p2 SOURCE ./resnet_util3.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_974_p2 SOURCE ./resnet_util3.h:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_1033_p2 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231_2 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_1045_p2 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_1055_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_75 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_993_p2 SOURCE ./resnet_util3.h:219 VARIABLE add_ln219 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_2_fu_998_p2 SOURCE ./resnet_util3.h:214 VARIABLE add_ln214_2 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:69 VARIABLE add_ln69_1 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_157_p2 SOURCE ./resnet_layer3.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U141 SOURCE ./resnet_layer3.cpp:75 VARIABLE mul_ln75 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_240_p2 SOURCE ./resnet_layer3.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U141 SOURCE ./resnet_layer3.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_267_p2 SOURCE ./resnet_layer3.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_69_4_VITIS_LOOP_71_5_VITIS_LOOP_73_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./resnet_util3.h:41 VARIABLE empty LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_10_fu_216_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_10 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_228_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U145 SOURCE ./resnet_util3.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U146 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_9 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U146 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_352_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U147 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U147 SOURCE ./resnet_util3.h:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./resnet_util3.h:41 VARIABLE p_mid1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U146 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_10 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_474_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_11 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U147 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54_7 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_429_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_490_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_12 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_434_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_252_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_6 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_102_p2 SOURCE ./resnet_util3.h:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_112_p2 SOURCE ./resnet_util3.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U164 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_189 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_4_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_4 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U233 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U233 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_4_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_4 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_4_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_4 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_202_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_8_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U243 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U243 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_296_p2 SOURCE ./resnet_util3.h:188 VARIABLE empty LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_8_fu_201_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_8 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_213_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U246 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U247 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_7 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U247 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_314_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U246 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_19 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid190_fu_346_p2 SOURCE ./resnet_util3.h:188 VARIABLE p_mid190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U247 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_21 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_22_fu_445_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_22 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_362_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_24_fu_462_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_24 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_367_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_4_fu_237_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_512_92_160_256_92_160_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_3_fu_609_p2 SOURCE ./resnet_util3.h:212 VARIABLE add_ln212_3 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_618_p2 SOURCE ./resnet_util3.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_732_p2 SOURCE ./resnet_util3.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_814_p2 SOURCE ./resnet_util3.h:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_873_p2 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231_1 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_885_p2 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_895_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_69 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_833_p2 SOURCE ./resnet_util3.h:219 VARIABLE add_ln219 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_1_fu_838_p2 SOURCE ./resnet_util3.h:214 VARIABLE add_ln214_1 LOOP VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_157_p2 SOURCE ./resnet_layer3.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U269 SOURCE ./resnet_layer3.cpp:97 VARIABLE mul_ln97 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_240_p2 SOURCE ./resnet_layer3.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U269 SOURCE ./resnet_layer3.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_298_p2 SOURCE ./resnet_layer3.cpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_311_p2 SOURCE ./resnet_layer3.cpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_317_p2 SOURCE ./resnet_layer3.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_91_7_VITIS_LOOP_93_8_VITIS_LOOP_95_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_356_p2 SOURCE ./resnet_util3.h:41 VARIABLE tmp LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_6_fu_226_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_6 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_238_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U273 SOURCE ./resnet_util3.h:48 VARIABLE mul_ln48 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U274 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_5 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U274 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_321_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U275 SOURCE ./resnet_util3.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U275 SOURCE ./resnet_util3.h:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_409_p2 SOURCE ./resnet_util3.h:41 VARIABLE tmp_mid1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_426_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U274 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U275 SOURCE ./resnet_util3.h:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_492_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_567_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_516_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_262_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_4 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_2_fu_166_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119_2 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_178_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_fu_366_p2 SOURCE ./resnet_util3.h:125 VARIABLE sub_ln125 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_243_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_1_fu_272_p2 SOURCE ./resnet_util3.h:125 VARIABLE sub_ln125_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_299_p2 SOURCE ./resnet_util3.h:121 VARIABLE add_ln121 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_379_p2 SOURCE ./resnet_util3.h:125 VARIABLE add_ln125 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_330_p2 SOURCE ./resnet_util3.h:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_336_p2 SOURCE ./resnet_util3.h:123 VARIABLE add_ln123 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_198_p2 SOURCE ./resnet_util3.h:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_239_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_267_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U293 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_302_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_328_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_346_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_390_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_412_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U294 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U294 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U294 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_451_p2 SOURCE ./resnet_conv_3x3.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_456_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_2_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_2 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U307 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U307 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_2_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_2 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_2_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_202_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U317 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U317 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_290_p2 SOURCE ./resnet_util3.h:188 VARIABLE empty LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_215_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_227_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U320 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U321 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_3 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U321 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_328_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U320 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_7 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1193_fu_363_p2 SOURCE ./resnet_util3.h:188 VARIABLE p_mid1193 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U321 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_9 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_10_fu_453_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_10 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_467_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_475_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_12_fu_484_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_12 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_421_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_2_fu_251_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_256_92_160_256_46_80_2_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_2_fu_526_p2 SOURCE ./resnet_util3.h:272 VARIABLE add_ln272_2 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_fu_535_p2 SOURCE ./resnet_util3.h:272 VARIABLE add_ln272 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U331 SOURCE ./resnet_util3.h:274 VARIABLE p_mid2236 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_681_p2 SOURCE ./resnet_util3.h:274 VARIABLE add_ln274 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_811_p2 SOURCE ./resnet_util3.h:281 VARIABLE add_ln281 LOOP VITIS_LOOP_281_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_1_fu_870_p2 SOURCE ./resnet_util3.h:291 VARIABLE add_ln291_1 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_882_p2 SOURCE ./resnet_util3.h:291 VARIABLE add_ln291 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_892_p2 SOURCE ./resnet_conv_3x3.cpp:8 VARIABLE empty_58 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_911_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1072_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_917_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_923_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_929_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_5_fu_1031_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_6_fu_977_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_1110_p2 SOURCE ./resnet_conv_3x3.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_1052_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_1126_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE empty_59 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_5_1_U330 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE mul_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1141_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_1007_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_3_fu_1013_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_4_fu_1058_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_830_p2 SOURCE ./resnet_util3.h:279 VARIABLE add_ln279 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_2_fu_835_p2 SOURCE ./resnet_util3.h:274 VARIABLE add_ln274_2 LOOP VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 23 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_157_p2 SOURCE ./resnet_layer3.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U346 SOURCE ./resnet_layer3.cpp:120 VARIABLE mul_ln120 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_240_p2 SOURCE ./resnet_layer3.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U346 SOURCE ./resnet_layer3.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:120 VARIABLE add_ln120_1 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:120 VARIABLE add_ln120_2 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_271_p2 SOURCE ./resnet_layer3.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_6_fu_181_p2 SOURCE ./resnet_layer3.cpp:116 VARIABLE add_ln116_6 LOOP VITIS_LOOP_114_10_VITIS_LOOP_116_11_VITIS_LOOP_118_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_182_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_194_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U350 SOURCE ./resnet_util3.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U351 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U351 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_298_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U352 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U352 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U351 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_406_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U352 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54_6 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_368_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_419_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_373_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_218_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_103_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_102_p2 SOURCE ./resnet_util3.h:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_112_p2 SOURCE ./resnet_util3.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U366 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_63_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_63 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_5 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_7 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_9 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_10 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_12 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_14 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_18 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_20 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_24 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_26 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_28 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_30 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_31 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_33 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_35 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_37 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_39 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_41 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_43 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_45 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_47 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_49 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_51 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_53 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_55 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_57 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_59 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_61 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U365 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_1_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_1 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U435 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U435 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_1 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_205_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U444 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U444 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_83_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_2_fu_175_p2 SOURCE ./resnet_util3.h:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_187_p2 SOURCE ./resnet_util3.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U448 SOURCE ./resnet_util3.h:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U447 SOURCE ./resnet_util3.h:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U447 SOURCE ./resnet_util3.h:87 VARIABLE mul_ln87_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_273_p2 SOURCE ./resnet_util3.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U447 SOURCE ./resnet_util3.h:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U448 SOURCE ./resnet_util3.h:87 VARIABLE add_ln87_3 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_305_p2 SOURCE ./resnet_util3.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_310_p2 SOURCE ./resnet_util3.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_211_p2 SOURCE ./resnet_util3.h:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_167_p2 SOURCE ./resnet_batchnorm.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_182_p2 SOURCE ./resnet_batchnorm.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U455 SOURCE ./resnet_batchnorm.cpp:43 VARIABLE mul_ln43 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_263_p2 SOURCE ./resnet_batchnorm.cpp:39 VARIABLE add_ln39_1 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U455 SOURCE ./resnet_batchnorm.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_287_p2 SOURCE ./resnet_batchnorm.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_175_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_187_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U458 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U459 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_1 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U459 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_1 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_273_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U458 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U459 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_305_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_310_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_211_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_256_46_80_1024_46_80_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_558_p2 SOURCE ./resnet_util3.h:334 VARIABLE add_ln334 LOOP VITIS_LOOP_334_2_VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_567_p2 SOURCE ./resnet_util3.h:336 VARIABLE add_ln336 LOOP VITIS_LOOP_334_2_VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_651_p2 SOURCE ./resnet_util3.h:341 VARIABLE add_ln341 LOOP VITIS_LOOP_341_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_1_fu_688_p2 SOURCE ./resnet_util3.h:349 VARIABLE add_ln349_1 LOOP VITIS_LOOP_349_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_700_p2 SOURCE ./resnet_util3.h:349 VARIABLE add_ln349 LOOP VITIS_LOOP_349_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U464 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_53 LOOP VITIS_LOOP_349_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_670_p2 SOURCE ./resnet_util3.h:339 VARIABLE add_ln339 LOOP VITIS_LOOP_334_2_VITIS_LOOP_339_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_buf_1_U SOURCE {} VARIABLE ds_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 19 BRAM 256 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_161_p2 SOURCE ./resnet_layer3.cpp:137 VARIABLE add_ln137_1 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_173_p2 SOURCE ./resnet_layer3.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U477 SOURCE ./resnet_layer3.cpp:144 VARIABLE mul_ln144 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_256_p2 SOURCE ./resnet_layer3.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U477 SOURCE ./resnet_layer3.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_283_p2 SOURCE ./resnet_layer3.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_197_p2 SOURCE ./resnet_layer3.cpp:139 VARIABLE add_ln139_1 LOOP VITIS_LOOP_137_13_VITIS_LOOP_139_14_VITIS_LOOP_141_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_7_fu_182_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_7 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_194_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U481 SOURCE ./resnet_util3.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U482 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_8 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U482 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_298_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U483 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U483 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1_U482 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_7 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U483 SOURCE ./resnet_util3.h:54 VARIABLE add_ln54_7 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_368_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_373_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_218_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_103_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_102_p2 SOURCE ./resnet_util3.h:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_112_p2 SOURCE ./resnet_util3.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U497 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_189 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_5 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_7 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_9 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_10 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_12 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_14 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_18 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_20 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_24 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_26 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_28 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_30 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_31 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_33 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_35 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_37 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_39 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_41 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_43 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_45 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_47 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_49 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_51 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_53 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_55 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_57 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_59 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_61 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U496 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i6_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i2_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_3_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_3 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U566 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U566 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_3_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_3 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_3_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_3 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_202_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_5_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U576 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_6_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U576 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_175_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_5 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_187_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U579 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U580 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_6 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U580 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_3 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_273_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U579 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_13 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U580 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_15 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_16_fu_388_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_16 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_305_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_18_fu_405_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_18 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_310_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_3_fu_211_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_3 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_1024_46_80_256_46_80_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_534_p2 SOURCE ./resnet_util3.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_543_p2 SOURCE ./resnet_util3.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_627_p2 SOURCE ./resnet_util3.h:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U585 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231_3 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_676_p2 SOURCE ./resnet_util3.h:231 VARIABLE add_ln231 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_686_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_79 LOOP VITIS_LOOP_231_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_646_p2 SOURCE ./resnet_util3.h:219 VARIABLE add_ln219 LOOP VITIS_LOOP_214_2_VITIS_LOOP_219_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_157_p2 SOURCE ./resnet_layer3.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U596 SOURCE ./resnet_layer3.cpp:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_240_p2 SOURCE ./resnet_layer3.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U596 SOURCE ./resnet_layer3.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:167 VARIABLE add_ln167_2 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_271_p2 SOURCE ./resnet_layer3.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:163 VARIABLE add_ln163_1 LOOP VITIS_LOOP_161_16_VITIS_LOOP_163_17_VITIS_LOOP_165_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_324_p2 SOURCE ./resnet_util3.h:41 VARIABLE empty LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_3_fu_194_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_3 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_206_p2 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U599 SOURCE ./resnet_util3.h:48 VARIABLE mul_ln48 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U600 SOURCE ./resnet_util3.h:39 VARIABLE add_ln39_4 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U600 SOURCE ./resnet_util3.h:65 VARIABLE mul_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_289_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U601 SOURCE ./resnet_util3.h:48 VARIABLE add_ln48 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U601 SOURCE ./resnet_util3.h:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_396_p2 SOURCE ./resnet_util3.h:41 VARIABLE p_mid1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U600 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U601 SOURCE ./resnet_util3.h:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_436_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_495_p2 SOURCE ./resnet_util3.h:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_454_p2 SOURCE ./resnet_util3.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_230_p2 SOURCE ./resnet_util3.h:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_166_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_178_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_fu_366_p2 SOURCE ./resnet_util3.h:125 VARIABLE sub_ln125 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_2_fu_243_p2 SOURCE ./resnet_util3.h:119 VARIABLE add_ln119_2 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln125_1_fu_272_p2 SOURCE ./resnet_util3.h:125 VARIABLE sub_ln125_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_299_p2 SOURCE ./resnet_util3.h:121 VARIABLE add_ln121 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_379_p2 SOURCE ./resnet_util3.h:125 VARIABLE add_ln125 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_330_p2 SOURCE ./resnet_util3.h:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_336_p2 SOURCE ./resnet_util3.h:123 VARIABLE add_ln123 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_198_p2 SOURCE ./resnet_util3.h:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_119_1_VITIS_LOOP_121_2_VITIS_LOOP_123_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_239_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_267_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U615 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_302_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_328_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_346_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_390_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_412_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U616 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U616 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U616 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_451_p2 SOURCE ./resnet_conv_3x3.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_456_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_2_fu_160_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160_2 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_175_p2 SOURCE ./resnet_util3.h:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U628 SOURCE ./resnet_util3.h:167 VARIABLE mul_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_256_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U628 SOURCE ./resnet_util3.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_280_p2 SOURCE ./resnet_util3.h:164 VARIABLE add_ln164 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_2_fu_217_p2 SOURCE ./resnet_util3.h:162 VARIABLE add_ln162_2 LOOP VITIS_LOOP_160_1_VITIS_LOOP_162_2_VITIS_LOOP_164_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_145_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_2_fu_126_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_168_p2 SOURCE ./resnet_util3.h:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_196_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_202_p2 SOURCE ./resnet_util3.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_149_p2 SOURCE ./resnet_util3.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U638 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U638 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_175_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_3 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_187_p2 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U641 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U642 SOURCE ./resnet_util3.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U642 SOURCE ./resnet_util3.h:192 VARIABLE mul_ln192_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_273_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U641 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_7 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U642 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_9 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_10_fu_388_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_10 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_305_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_12_fu_405_p2 SOURCE ./resnet_util3.h:192 VARIABLE add_ln192_12 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_310_p2 SOURCE ./resnet_util3.h:190 VARIABLE add_ln190 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_2_fu_211_p2 SOURCE ./resnet_util3.h:188 VARIABLE add_ln188_2 LOOP VITIS_LOOP_186_1_VITIS_LOOP_188_2_VITIS_LOOP_190_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_256_46_80_256_46_80_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_429_p2 SOURCE ./resnet_util3.h:274 VARIABLE add_ln274 LOOP VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_438_p2 SOURCE ./resnet_util3.h:276 VARIABLE add_ln276 LOOP VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_530_p2 SOURCE ./resnet_util3.h:281 VARIABLE add_ln281 LOOP VITIS_LOOP_281_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_2_fu_567_p2 SOURCE ./resnet_util3.h:291 VARIABLE add_ln291_2 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_579_p2 SOURCE ./resnet_util3.h:291 VARIABLE add_ln291 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U649 SOURCE ./resnet_conv_3x3.cpp:8 VARIABLE empty_63 LOOP VITIS_LOOP_291_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_7_fu_608_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_716_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_8_fu_614_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_9_fu_620_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_9 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_10_fu_626_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_10 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_11_fu_741_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_11 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_12_fu_674_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_12 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_798_p2 SOURCE ./resnet_conv_3x3.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_5_fu_769_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_839_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE empty_64 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_5_1_U647 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE mul_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_775_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_6_fu_704_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_7_fu_710_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_8_fu_781_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_549_p2 SOURCE ./resnet_util3.h:279 VARIABLE add_ln279 LOOP VITIS_LOOP_274_2_VITIS_LOOP_279_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_157_p2 SOURCE ./resnet_layer3.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U659 SOURCE ./resnet_layer3.cpp:189 VARIABLE mul_ln189 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_240_p2 SOURCE ./resnet_layer3.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U659 SOURCE ./resnet_layer3.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:189 VARIABLE add_ln189_2 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_271_p2 SOURCE ./resnet_layer3.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:185 VARIABLE add_ln185_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_161_p2 SOURCE ./resnet_layer3.cpp:205 VARIABLE add_ln205_1 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_173_p2 SOURCE ./resnet_layer3.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U662 SOURCE ./resnet_layer3.cpp:212 VARIABLE mul_ln212 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_256_p2 SOURCE ./resnet_layer3.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U662 SOURCE ./resnet_layer3.cpp:212 VARIABLE add_ln212 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_283_p2 SOURCE ./resnet_layer3.cpp:209 VARIABLE add_ln209 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_197_p2 SOURCE ./resnet_layer3.cpp:207 VARIABLE add_ln207_1 LOOP VITIS_LOOP_205_22_VITIS_LOOP_207_23_VITIS_LOOP_209_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:228 VARIABLE add_ln228_1 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_157_p2 SOURCE ./resnet_layer3.cpp:228 VARIABLE add_ln228 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U666 SOURCE ./resnet_layer3.cpp:234 VARIABLE mul_ln234 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_240_p2 SOURCE ./resnet_layer3.cpp:230 VARIABLE add_ln230 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U666 SOURCE ./resnet_layer3.cpp:234 VARIABLE add_ln234 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:234 VARIABLE add_ln234_1 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:234 VARIABLE add_ln234_2 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_271_p2 SOURCE ./resnet_layer3.cpp:232 VARIABLE add_ln232 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:230 VARIABLE add_ln230_1 LOOP VITIS_LOOP_228_25_VITIS_LOOP_230_26_VITIS_LOOP_232_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:250 VARIABLE add_ln250_1 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_157_p2 SOURCE ./resnet_layer3.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U669 SOURCE ./resnet_layer3.cpp:256 VARIABLE mul_ln256 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_240_p2 SOURCE ./resnet_layer3.cpp:252 VARIABLE add_ln252 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U669 SOURCE ./resnet_layer3.cpp:256 VARIABLE add_ln256 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:256 VARIABLE add_ln256_1 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:256 VARIABLE add_ln256_2 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_271_p2 SOURCE ./resnet_layer3.cpp:254 VARIABLE add_ln254 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:252 VARIABLE add_ln252_1 LOOP VITIS_LOOP_250_28_VITIS_LOOP_252_29_VITIS_LOOP_254_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_1_fu_161_p2 SOURCE ./resnet_layer3.cpp:272 VARIABLE add_ln272_1 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_fu_173_p2 SOURCE ./resnet_layer3.cpp:272 VARIABLE add_ln272 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U672 SOURCE ./resnet_layer3.cpp:279 VARIABLE mul_ln279 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_256_p2 SOURCE ./resnet_layer3.cpp:274 VARIABLE add_ln274 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U672 SOURCE ./resnet_layer3.cpp:279 VARIABLE add_ln279 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_283_p2 SOURCE ./resnet_layer3.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_1_fu_197_p2 SOURCE ./resnet_layer3.cpp:274 VARIABLE add_ln274_1 LOOP VITIS_LOOP_272_31_VITIS_LOOP_274_32_VITIS_LOOP_276_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:295 VARIABLE add_ln295_1 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_157_p2 SOURCE ./resnet_layer3.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U676 SOURCE ./resnet_layer3.cpp:301 VARIABLE mul_ln301 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_240_p2 SOURCE ./resnet_layer3.cpp:297 VARIABLE add_ln297 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U676 SOURCE ./resnet_layer3.cpp:301 VARIABLE add_ln301 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:301 VARIABLE add_ln301_1 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:301 VARIABLE add_ln301_2 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_271_p2 SOURCE ./resnet_layer3.cpp:299 VARIABLE add_ln299 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:297 VARIABLE add_ln297_1 LOOP VITIS_LOOP_295_34_VITIS_LOOP_297_35_VITIS_LOOP_299_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_157_p2 SOURCE ./resnet_layer3.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U679 SOURCE ./resnet_layer3.cpp:323 VARIABLE mul_ln323 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_240_p2 SOURCE ./resnet_layer3.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U679 SOURCE ./resnet_layer3.cpp:323 VARIABLE add_ln323 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:323 VARIABLE add_ln323_1 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:323 VARIABLE add_ln323_2 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_271_p2 SOURCE ./resnet_layer3.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:319 VARIABLE add_ln319_1 LOOP VITIS_LOOP_317_37_VITIS_LOOP_319_38_VITIS_LOOP_321_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_161_p2 SOURCE ./resnet_layer3.cpp:339 VARIABLE add_ln339_1 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_173_p2 SOURCE ./resnet_layer3.cpp:339 VARIABLE add_ln339 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U682 SOURCE ./resnet_layer3.cpp:346 VARIABLE mul_ln346 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_256_p2 SOURCE ./resnet_layer3.cpp:341 VARIABLE add_ln341 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U682 SOURCE ./resnet_layer3.cpp:346 VARIABLE add_ln346 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln343_fu_283_p2 SOURCE ./resnet_layer3.cpp:343 VARIABLE add_ln343 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_1_fu_197_p2 SOURCE ./resnet_layer3.cpp:341 VARIABLE add_ln341_1 LOOP VITIS_LOOP_339_40_VITIS_LOOP_341_41_VITIS_LOOP_343_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:362 VARIABLE add_ln362_1 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_157_p2 SOURCE ./resnet_layer3.cpp:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U686 SOURCE ./resnet_layer3.cpp:368 VARIABLE mul_ln368 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_fu_240_p2 SOURCE ./resnet_layer3.cpp:364 VARIABLE add_ln364 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U686 SOURCE ./resnet_layer3.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:368 VARIABLE add_ln368_1 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:368 VARIABLE add_ln368_2 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_271_p2 SOURCE ./resnet_layer3.cpp:366 VARIABLE add_ln366 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:364 VARIABLE add_ln364_1 LOOP VITIS_LOOP_362_43_VITIS_LOOP_364_44_VITIS_LOOP_366_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:384 VARIABLE add_ln384_1 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_157_p2 SOURCE ./resnet_layer3.cpp:384 VARIABLE add_ln384 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U689 SOURCE ./resnet_layer3.cpp:390 VARIABLE mul_ln390 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_240_p2 SOURCE ./resnet_layer3.cpp:386 VARIABLE add_ln386 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U689 SOURCE ./resnet_layer3.cpp:390 VARIABLE add_ln390 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:390 VARIABLE add_ln390_1 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:390 VARIABLE add_ln390_2 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_271_p2 SOURCE ./resnet_layer3.cpp:388 VARIABLE add_ln388 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:386 VARIABLE add_ln386_1 LOOP VITIS_LOOP_384_46_VITIS_LOOP_386_47_VITIS_LOOP_388_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_1_fu_161_p2 SOURCE ./resnet_layer3.cpp:406 VARIABLE add_ln406_1 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_173_p2 SOURCE ./resnet_layer3.cpp:406 VARIABLE add_ln406 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U692 SOURCE ./resnet_layer3.cpp:413 VARIABLE mul_ln413 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_256_p2 SOURCE ./resnet_layer3.cpp:408 VARIABLE add_ln408 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U692 SOURCE ./resnet_layer3.cpp:413 VARIABLE add_ln413 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_283_p2 SOURCE ./resnet_layer3.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_1_fu_197_p2 SOURCE ./resnet_layer3.cpp:408 VARIABLE add_ln408_1 LOOP VITIS_LOOP_406_49_VITIS_LOOP_408_50_VITIS_LOOP_410_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:429 VARIABLE add_ln429_1 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_fu_157_p2 SOURCE ./resnet_layer3.cpp:429 VARIABLE add_ln429 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U696 SOURCE ./resnet_layer3.cpp:435 VARIABLE mul_ln435 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_240_p2 SOURCE ./resnet_layer3.cpp:431 VARIABLE add_ln431 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U696 SOURCE ./resnet_layer3.cpp:435 VARIABLE add_ln435 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:435 VARIABLE add_ln435_1 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:435 VARIABLE add_ln435_2 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_271_p2 SOURCE ./resnet_layer3.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:431 VARIABLE add_ln431_1 LOOP VITIS_LOOP_429_52_VITIS_LOOP_431_53_VITIS_LOOP_433_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_1_fu_145_p2 SOURCE ./resnet_layer3.cpp:451 VARIABLE add_ln451_1 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_157_p2 SOURCE ./resnet_layer3.cpp:451 VARIABLE add_ln451 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U699 SOURCE ./resnet_layer3.cpp:457 VARIABLE mul_ln457 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_fu_240_p2 SOURCE ./resnet_layer3.cpp:453 VARIABLE add_ln453 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U699 SOURCE ./resnet_layer3.cpp:457 VARIABLE add_ln457 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_1_fu_309_p2 SOURCE ./resnet_layer3.cpp:457 VARIABLE add_ln457_1 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_2_fu_322_p2 SOURCE ./resnet_layer3.cpp:457 VARIABLE add_ln457_2 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln455_fu_271_p2 SOURCE ./resnet_layer3.cpp:455 VARIABLE add_ln455 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln453_1_fu_181_p2 SOURCE ./resnet_layer3.cpp:453 VARIABLE add_ln453_1 LOOP VITIS_LOOP_451_55_VITIS_LOOP_453_56_VITIS_LOOP_455_57 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer3_Pipeline_VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_1_fu_158_p2 SOURCE ./resnet_layer3.cpp:474 VARIABLE add_ln474_1 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_170_p2 SOURCE ./resnet_layer3.cpp:474 VARIABLE add_ln474 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U702 SOURCE ./resnet_layer3.cpp:480 VARIABLE mul_ln480 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_7ns_6ns_18_4_1_U703 SOURCE ./resnet_layer3.cpp:480 VARIABLE mul_ln480_1 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_257_p2 SOURCE ./resnet_layer3.cpp:476 VARIABLE add_ln476 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_8ns_6ns_19_4_1_U702 SOURCE ./resnet_layer3.cpp:480 VARIABLE add_ln480 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_7ns_6ns_18_4_1_U703 SOURCE ./resnet_layer3.cpp:480 VARIABLE add_ln480_2 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_284_p2 SOURCE ./resnet_layer3.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_1_fu_198_p2 SOURCE ./resnet_layer3.cpp:476 VARIABLE add_ln476_1 LOOP VITIS_LOOP_474_58_VITIS_LOOP_476_59_VITIS_LOOP_478_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_in_fm_1_U SOURCE {} VARIABLE resnet_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME param_buf_1_U SOURCE {} VARIABLE param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE {} VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_out_fm_1_U SOURCE {} VARIABLE resnet_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_fm_buf_1_U SOURCE {} VARIABLE in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 512 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_1x1_1_U SOURCE {} VARIABLE weight_buf_1x1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_fm_buf_1_U SOURCE {} VARIABLE out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_1_U SOURCE {} VARIABLE ds_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buf_3x3_1_U SOURCE {} VARIABLE weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 130 BRAM 787718 URAM 0}} resnet_top_3_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_159_p2 SOURCE ./resnet_top3.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_171_p2 SOURCE ./resnet_top3.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_7ns_6ns_18_4_1_U764 SOURCE ./resnet_top3.cpp:116 VARIABLE mul_ln116 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_6ns_6ns_17_4_1_U765 SOURCE ./resnet_top3.cpp:116 VARIABLE mul_ln116_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_258_p2 SOURCE ./resnet_top3.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_7ns_6ns_18_4_1_U764 SOURCE ./resnet_top3.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_6ns_6ns_17_4_1_U765 SOURCE ./resnet_top3.cpp:116 VARIABLE add_ln116_2 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_285_p2 SOURCE ./resnet_top3.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_199_p2 SOURCE ./resnet_top3.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_110_4_VITIS_LOOP_112_5_VITIS_LOOP_114_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_top_3 {AREA {DSP 134 BRAM 787718 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.9 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.32 seconds; current allocated memory: 2.569 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_3.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_3.
Execute       syn_report -model resnet_top_3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
Command       syn_report done; 0.15 sec.
Command     autosyn done; 258.73 sec.
Command   csynth_design done; 311.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 267.3 seconds. CPU system time: 14.46 seconds. Elapsed time: 311.86 seconds; current allocated memory: 1.091 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.38 sec.
