# PWM Generator

This is a **Verilog** code for PWM Generation with duty cycle 0 - 100

## Design
* Output clock period = 100ns
* Input duty_cycle can be varied from 0 to 100%



## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/PWM_generator/Images/simulation.PNG?raw=true)

>Schematic

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/PWM_generator/Images/schematic.PNG?raw=true)

>Post-Synthesis

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/PWM_generator/Images/post-synth.PNG?raw=true)


## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
