(edif Synopsys_edif (edifVersion 2 0 0) (edifLevel 0)
 (keywordMap (keywordLevel 0))
 (status
  (written (timeStamp 2001 9 20 8 50 35)
   (program "Synopsys Design Compiler" (Version "1999.10"))
   (dataOrigin "company") (author "designer")
  )
 )
 (external pdt2 (edifLevel 0) (technology (numberDefinition))
  (cell FLIP_FLOP_D_RESET (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port RESET (direction INPUT)) (port CK (direction INPUT))
     (port D (direction INPUT)) (port Q (direction OUTPUT))
    )
   )
  )
  (cell OR_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell AND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell AND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND4_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port I4 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell INV_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)))
   )
  )
  (cell NAND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
 )
 (library DESIGNS (edifLevel 0) (technology (numberDefinition))
  (cell b06 (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port (rename cc_mux_2_ "cc_mux[2]") (direction OUTPUT))
     (port (rename cc_mux_1_ "cc_mux[1]") (direction OUTPUT))
     (port eql (direction INPUT))
     (port (rename uscite_2_ "uscite[2]") (direction OUTPUT))
     (port (rename uscite_1_ "uscite[1]") (direction OUTPUT))
     (port clock (direction INPUT)) (port enable_count (direction OUTPUT))
     (port ackout (direction OUTPUT)) (port reset (direction INPUT))
     (port cont_eql (direction INPUT))
    )
    (contents
     (instance (rename state_reg_2_ "state_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename state_reg_1_ "state_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename state_reg_0_ "state_reg[0]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename cc_mux_reg_2_ "cc_mux_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename cc_mux_reg_1_ "cc_mux_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename uscite_reg_2_ "uscite_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename uscite_reg_1_ "uscite_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance enable_count_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance ackout_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance U92
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U93
      (viewRef Netlist_representation (cellRef AND_GATE (libraryRef pdt2)))
     )
     (instance U94
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U95
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U96
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U97
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U98
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U99
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U100
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U101
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U102
      (viewRef Netlist_representation (cellRef AND3_GATE (libraryRef pdt2)))
     )
     (instance U103
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U104
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U105
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U106
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U107
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U108
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U109
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U110
      (viewRef Netlist_representation (cellRef NAND4_GATE (libraryRef pdt2)))
     )
     (instance U111
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U112
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U113
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U114
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U115
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U116
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U117
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U118
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U119
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U120
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U121
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U122
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U123
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U124
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U125
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U126
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U127
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U128
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U129
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (net cont_eql (joined (portRef cont_eql) (portRef I1 (instanceRef U121)))
     )
     (net (rename uscite72_1_ "uscite72[1]")
      (joined (portRef D (instanceRef uscite_reg_1_))
       (portRef O (instanceRef U99))
      )
     )
     (net (rename state78_1_ "state78[1]")
      (joined (portRef D (instanceRef state_reg_1_))
       (portRef O (instanceRef U95))
      )
     )
     (net (rename cc_mux_2_ "cc_mux[2]")
      (joined (portRef cc_mux_2_) (portRef Q (instanceRef cc_mux_reg_2_)))
     )
     (net (rename uscite_1_ "uscite[1]")
      (joined (portRef uscite_1_) (portRef Q (instanceRef uscite_reg_1_)))
     )
     (net reset
      (joined (portRef reset) (portRef RESET (instanceRef ackout_reg))
       (portRef RESET (instanceRef enable_count_reg))
       (portRef RESET (instanceRef uscite_reg_1_))
       (portRef RESET (instanceRef uscite_reg_2_))
       (portRef RESET (instanceRef cc_mux_reg_1_))
       (portRef RESET (instanceRef cc_mux_reg_2_))
       (portRef RESET (instanceRef state_reg_0_))
       (portRef RESET (instanceRef state_reg_1_))
       (portRef RESET (instanceRef state_reg_2_))
      )
     )
     (net enable_count
      (joined (portRef enable_count)
       (portRef Q (instanceRef enable_count_reg))
      )
     )
     (net (rename cc_mux66_2_ "cc_mux66[2]")
      (joined (portRef D (instanceRef cc_mux_reg_2_))
       (portRef O (instanceRef U98))
      )
     )
     (net (rename state_2_ "state[2]")
      (joined (portRef I1 (instanceRef U102)) (portRef I1 (instanceRef U106))
       (portRef I1 (instanceRef U108)) (portRef I1 (instanceRef U110))
       (portRef I1 (instanceRef U113)) (portRef I1 (instanceRef U114))
       (portRef I1 (instanceRef U117)) (portRef I1 (instanceRef U123))
       (portRef I2 (instanceRef U125)) (portRef Q (instanceRef state_reg_2_))
      )
     )
     (net (rename state_0_ "state[0]")
      (joined (portRef I3 (instanceRef U102)) (portRef I1 (instanceRef U107))
       (portRef I2 (instanceRef U108)) (portRef I3 (instanceRef U109))
       (portRef I2 (instanceRef U115)) (portRef I3 (instanceRef U118))
       (portRef I1 (instanceRef U125)) (portRef I1 (instanceRef U127))
       (portRef Q (instanceRef state_reg_0_))
      )
     )
     (net ackout
      (joined (portRef ackout) (portRef Q (instanceRef ackout_reg)))
     )
     (net clock
      (joined (portRef clock) (portRef CK (instanceRef ackout_reg))
       (portRef CK (instanceRef enable_count_reg))
       (portRef CK (instanceRef uscite_reg_1_))
       (portRef CK (instanceRef uscite_reg_2_))
       (portRef CK (instanceRef cc_mux_reg_1_))
       (portRef CK (instanceRef cc_mux_reg_2_))
       (portRef CK (instanceRef state_reg_0_))
       (portRef CK (instanceRef state_reg_1_))
       (portRef CK (instanceRef state_reg_2_))
      )
     )
     (net (rename state_1_ "state[1]")
      (joined (portRef I2 (instanceRef U102)) (portRef I1 (instanceRef U103))
       (portRef I2 (instanceRef U105)) (portRef I2 (instanceRef U114))
       (portRef I1 (instanceRef U115)) (portRef I2 (instanceRef U119))
       (portRef I1 (instanceRef U120)) (portRef I2 (instanceRef U127))
       (portRef I1 (instanceRef U129)) (portRef Q (instanceRef state_reg_1_))
      )
     )
     (net (rename cc_mux66_1_ "cc_mux66[1]")
      (joined (portRef D (instanceRef cc_mux_reg_1_))
       (portRef O (instanceRef U97))
      )
     )
     (net enable_count60
      (joined (portRef D (instanceRef ackout_reg))
       (portRef D (instanceRef enable_count_reg))
       (portRef O (instanceRef U101))
      )
     )
     (net eql
      (joined (portRef eql) (portRef I2 (instanceRef U92))
       (portRef I1 (instanceRef U99)) (portRef I1 (instanceRef U104))
       (portRef I1 (instanceRef U105)) (portRef I1 (instanceRef U118))
       (portRef I1 (instanceRef U124)) (portRef I1 (instanceRef U128))
      )
     )
     (net (rename state78_2_ "state78[2]")
      (joined (portRef D (instanceRef state_reg_2_))
       (portRef O (instanceRef U96))
      )
     )
     (net (rename uscite72_2_ "uscite72[2]")
      (joined (portRef D (instanceRef uscite_reg_2_))
       (portRef O (instanceRef U100))
      )
     )
     (net (rename uscite_2_ "uscite[2]")
      (joined (portRef uscite_2_) (portRef Q (instanceRef uscite_reg_2_)))
     )
     (net (rename cc_mux_1_ "cc_mux[1]")
      (joined (portRef cc_mux_1_) (portRef Q (instanceRef cc_mux_reg_1_)))
     )
     (net (rename state78_0_ "state78[0]")
      (joined (portRef D (instanceRef state_reg_0_))
       (portRef O (instanceRef U94))
      )
     )
     (net n204
      (joined (portRef I3 (instanceRef U99)) (portRef I1 (instanceRef U94))
       (portRef O (instanceRef U93))
      )
     )
     (net n205
      (joined (portRef I2 (instanceRef U123)) (portRef I2 (instanceRef U117))
       (portRef I2 (instanceRef U94)) (portRef O (instanceRef U116))
      )
     )
     (net n206
      (joined (portRef I1 (instanceRef U95)) (portRef O (instanceRef U119)))
     )
     (net n207
      (joined (portRef I2 (instanceRef U95)) (portRef O (instanceRef U118)))
     )
     (net n208
      (joined (portRef I1 (instanceRef U112)) (portRef I3 (instanceRef U95))
       (portRef O (instanceRef U105))
      )
     )
     (net n209
      (joined (portRef I1 (instanceRef U100)) (portRef I4 (instanceRef U95))
       (portRef O (instanceRef U110))
      )
     )
     (net n210
      (joined (portRef I1 (instanceRef U96)) (portRef O (instanceRef U117)))
     )
     (net n211
      (joined (portRef I2 (instanceRef U96)) (portRef O (instanceRef U92)))
     )
     (net n212
      (joined (portRef I1 (instanceRef U97)) (portRef O (instanceRef U125)))
     )
     (net n213
      (joined (portRef I1 (instanceRef U111)) (portRef I2 (instanceRef U97))
       (portRef O (instanceRef U108))
      )
     )
     (net n214
      (joined (portRef I3 (instanceRef U97)) (portRef O (instanceRef U129)))
     )
     (net n215
      (joined (portRef I4 (instanceRef U97)) (portRef O (instanceRef U128)))
     )
     (net n216
      (joined (portRef I1 (instanceRef U98)) (portRef O (instanceRef U123)))
     )
     (net n217
      (joined (portRef I1 (instanceRef U92)) (portRef I2 (instanceRef U98))
       (portRef O (instanceRef U109))
      )
     )
     (net n218
      (joined (portRef I3 (instanceRef U98)) (portRef O (instanceRef U122)))
     )
     (net n219
      (joined (portRef I2 (instanceRef U99)) (portRef O (instanceRef U114)))
     )
     (net n220
      (joined (portRef I2 (instanceRef U100)) (portRef O (instanceRef U113)))
     )
     (net n221
      (joined (portRef I1 (instanceRef U101)) (portRef O (instanceRef U121)))
     )
     (net n222
      (joined (portRef I2 (instanceRef U101)) (portRef O (instanceRef U120)))
     )
     (net n223
      (joined (portRef I2 (instanceRef U121)) (portRef O (instanceRef U102)))
     )
     (net n224
      (joined (portRef I2 (instanceRef U128)) (portRef I2 (instanceRef U126))
       (portRef I3 (instanceRef U110)) (portRef I1 (instanceRef U109))
       (portRef O (instanceRef U103))
      )
     )
     (net n225
      (joined (portRef I2 (instanceRef U120)) (portRef I1 (instanceRef U116))
       (portRef I4 (instanceRef U110)) (portRef O (instanceRef U104))
      )
     )
     (net n226
      (joined (portRef I2 (instanceRef U118)) (portRef I2 (instanceRef U109))
       (portRef O (instanceRef U106))
      )
     )
     (net n227
      (joined (portRef I2 (instanceRef U124)) (portRef I2 (instanceRef U122))
       (portRef I2 (instanceRef U110)) (portRef O (instanceRef U107))
      )
     )
     (net n228
      (joined (portRef I1 (instanceRef U93)) (portRef O (instanceRef U127)))
     )
     (net n229
      (joined (portRef I2 (instanceRef U93)) (portRef O (instanceRef U126)))
     )
     (net n230
      (joined (portRef I1 (instanceRef U126)) (portRef I3 (instanceRef U120))
       (portRef I1 (instanceRef U119)) (portRef O (instanceRef U111))
      )
     )
     (net n231
      (joined (portRef I1 (instanceRef U122)) (portRef I2 (instanceRef U113))
       (portRef O (instanceRef U112))
      )
     )
     (net n232
      (joined (portRef I2 (instanceRef U116)) (portRef O (instanceRef U115)))
     )
     (net n233
      (joined (portRef I2 (instanceRef U129)) (portRef O (instanceRef U124)))
     )
    )
   )
  )
 )
 (design Synopsys_edif (cellRef b06 (libraryRef DESIGNS)))
)
