

================================================================
== Vitis HLS Report for 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1'
================================================================
* Date:           Tue Apr 11 11:08:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       50|  30.000 ns|  0.500 us|    3|   50|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_34_1  |        1|       48|         2|          1|          1|  1 ~ 48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      116|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       67|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       67|      161|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_128_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln36_fu_138_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln37_fu_166_p2   |         +|   0|  0|  40|          33|           1|
    |icmp_ln34_fu_122_p2  |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 116|         106|          45|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1     |   9|          2|   31|         62|
    |k_fu_56                  |   9|          2|   33|         66|
    |m_fu_52                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_56                  |  33|   0|   33|          0|
    |m_fu_52                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1|  return value|
|sext_ln34             |   in|   32|     ap_none|                                      sext_ln34|        scalar|
|trunc_ln              |   in|   31|     ap_none|                                       trunc_ln|        scalar|
|phi_mul               |   in|   10|     ap_none|                                        phi_mul|        scalar|
|bucket_address0       |  out|   10|   ap_memory|                                         bucket|         array|
|bucket_ce0            |  out|    1|   ap_memory|                                         bucket|         array|
|bucket_q0             |   in|   32|   ap_memory|                                         bucket|         array|
|sorted_data_address0  |  out|    6|   ap_memory|                                    sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                    sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                    sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                    sorted_data|         array|
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+

