
planar_arm_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d4c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08007ef0  08007ef0  00017ef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008380  08008380  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008380  08008380  00018380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008388  08008388  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008388  08008388  00018388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800838c  0800838c  0001838c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  20000070  08008400  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  08008400  0002072c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcd0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022d3  00000000  00000000  0002fd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00032048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00032e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175d9  00000000  00000000  00033b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fbde  00000000  00000000  0004b0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090286  00000000  00000000  0005acd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eaf5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a4  00000000  00000000  000eafb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007ed4 	.word	0x08007ed4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08007ed4 	.word	0x08007ed4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_uldivmod>:
 8000b9c:	b953      	cbnz	r3, 8000bb4 <__aeabi_uldivmod+0x18>
 8000b9e:	b94a      	cbnz	r2, 8000bb4 <__aeabi_uldivmod+0x18>
 8000ba0:	2900      	cmp	r1, #0
 8000ba2:	bf08      	it	eq
 8000ba4:	2800      	cmpeq	r0, #0
 8000ba6:	bf1c      	itt	ne
 8000ba8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bb0:	f000 b974 	b.w	8000e9c <__aeabi_idiv0>
 8000bb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bbc:	f000 f806 	bl	8000bcc <__udivmoddi4>
 8000bc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc8:	b004      	add	sp, #16
 8000bca:	4770      	bx	lr

08000bcc <__udivmoddi4>:
 8000bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd0:	9d08      	ldr	r5, [sp, #32]
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	468e      	mov	lr, r1
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d14d      	bne.n	8000c76 <__udivmoddi4+0xaa>
 8000bda:	428a      	cmp	r2, r1
 8000bdc:	4694      	mov	ip, r2
 8000bde:	d969      	bls.n	8000cb4 <__udivmoddi4+0xe8>
 8000be0:	fab2 f282 	clz	r2, r2
 8000be4:	b152      	cbz	r2, 8000bfc <__udivmoddi4+0x30>
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	f1c2 0120 	rsb	r1, r2, #32
 8000bee:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf6:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfa:	4094      	lsls	r4, r2
 8000bfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c00:	0c21      	lsrs	r1, r4, #16
 8000c02:	fbbe f6f8 	udiv	r6, lr, r8
 8000c06:	fa1f f78c 	uxth.w	r7, ip
 8000c0a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c12:	fb06 f107 	mul.w	r1, r6, r7
 8000c16:	4299      	cmp	r1, r3
 8000c18:	d90a      	bls.n	8000c30 <__udivmoddi4+0x64>
 8000c1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c22:	f080 811f 	bcs.w	8000e64 <__udivmoddi4+0x298>
 8000c26:	4299      	cmp	r1, r3
 8000c28:	f240 811c 	bls.w	8000e64 <__udivmoddi4+0x298>
 8000c2c:	3e02      	subs	r6, #2
 8000c2e:	4463      	add	r3, ip
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c38:	fb08 3310 	mls	r3, r8, r0, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb00 f707 	mul.w	r7, r0, r7
 8000c44:	42a7      	cmp	r7, r4
 8000c46:	d90a      	bls.n	8000c5e <__udivmoddi4+0x92>
 8000c48:	eb1c 0404 	adds.w	r4, ip, r4
 8000c4c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c50:	f080 810a 	bcs.w	8000e68 <__udivmoddi4+0x29c>
 8000c54:	42a7      	cmp	r7, r4
 8000c56:	f240 8107 	bls.w	8000e68 <__udivmoddi4+0x29c>
 8000c5a:	4464      	add	r4, ip
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c62:	1be4      	subs	r4, r4, r7
 8000c64:	2600      	movs	r6, #0
 8000c66:	b11d      	cbz	r5, 8000c70 <__udivmoddi4+0xa4>
 8000c68:	40d4      	lsrs	r4, r2
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c70:	4631      	mov	r1, r6
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0xc2>
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	f000 80ef 	beq.w	8000e5e <__udivmoddi4+0x292>
 8000c80:	2600      	movs	r6, #0
 8000c82:	e9c5 0100 	strd	r0, r1, [r5]
 8000c86:	4630      	mov	r0, r6
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f683 	clz	r6, r3
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	d14a      	bne.n	8000d2c <__udivmoddi4+0x160>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xd4>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 80f9 	bhi.w	8000e92 <__udivmoddi4+0x2c6>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	469e      	mov	lr, r3
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e0      	beq.n	8000c70 <__udivmoddi4+0xa4>
 8000cae:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb2:	e7dd      	b.n	8000c70 <__udivmoddi4+0xa4>
 8000cb4:	b902      	cbnz	r2, 8000cb8 <__udivmoddi4+0xec>
 8000cb6:	deff      	udf	#255	; 0xff
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	f040 8092 	bne.w	8000de6 <__udivmoddi4+0x21a>
 8000cc2:	eba1 010c 	sub.w	r1, r1, ip
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f fe8c 	uxth.w	lr, ip
 8000cce:	2601      	movs	r6, #1
 8000cd0:	0c20      	lsrs	r0, r4, #16
 8000cd2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cde:	fb0e f003 	mul.w	r0, lr, r3
 8000ce2:	4288      	cmp	r0, r1
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x12c>
 8000ce6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cea:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x12a>
 8000cf0:	4288      	cmp	r0, r1
 8000cf2:	f200 80cb 	bhi.w	8000e8c <__udivmoddi4+0x2c0>
 8000cf6:	4643      	mov	r3, r8
 8000cf8:	1a09      	subs	r1, r1, r0
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d00:	fb07 1110 	mls	r1, r7, r0, r1
 8000d04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d08:	fb0e fe00 	mul.w	lr, lr, r0
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	d908      	bls.n	8000d22 <__udivmoddi4+0x156>
 8000d10:	eb1c 0404 	adds.w	r4, ip, r4
 8000d14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d18:	d202      	bcs.n	8000d20 <__udivmoddi4+0x154>
 8000d1a:	45a6      	cmp	lr, r4
 8000d1c:	f200 80bb 	bhi.w	8000e96 <__udivmoddi4+0x2ca>
 8000d20:	4608      	mov	r0, r1
 8000d22:	eba4 040e 	sub.w	r4, r4, lr
 8000d26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2a:	e79c      	b.n	8000c66 <__udivmoddi4+0x9a>
 8000d2c:	f1c6 0720 	rsb	r7, r6, #32
 8000d30:	40b3      	lsls	r3, r6
 8000d32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d42:	431c      	orrs	r4, r3
 8000d44:	40f9      	lsrs	r1, r7
 8000d46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d52:	0c20      	lsrs	r0, r4, #16
 8000d54:	fa1f fe8c 	uxth.w	lr, ip
 8000d58:	fb09 1118 	mls	r1, r9, r8, r1
 8000d5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d60:	fb08 f00e 	mul.w	r0, r8, lr
 8000d64:	4288      	cmp	r0, r1
 8000d66:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6a:	d90b      	bls.n	8000d84 <__udivmoddi4+0x1b8>
 8000d6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d70:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d74:	f080 8088 	bcs.w	8000e88 <__udivmoddi4+0x2bc>
 8000d78:	4288      	cmp	r0, r1
 8000d7a:	f240 8085 	bls.w	8000e88 <__udivmoddi4+0x2bc>
 8000d7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d82:	4461      	add	r1, ip
 8000d84:	1a09      	subs	r1, r1, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	458e      	cmp	lr, r1
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x1e2>
 8000d9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000da0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000da4:	d26c      	bcs.n	8000e80 <__udivmoddi4+0x2b4>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d96a      	bls.n	8000e80 <__udivmoddi4+0x2b4>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4461      	add	r1, ip
 8000dae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db2:	fba0 9402 	umull	r9, r4, r0, r2
 8000db6:	eba1 010e 	sub.w	r1, r1, lr
 8000dba:	42a1      	cmp	r1, r4
 8000dbc:	46c8      	mov	r8, r9
 8000dbe:	46a6      	mov	lr, r4
 8000dc0:	d356      	bcc.n	8000e70 <__udivmoddi4+0x2a4>
 8000dc2:	d053      	beq.n	8000e6c <__udivmoddi4+0x2a0>
 8000dc4:	b15d      	cbz	r5, 8000dde <__udivmoddi4+0x212>
 8000dc6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dca:	eb61 010e 	sbc.w	r1, r1, lr
 8000dce:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd2:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd6:	40f1      	lsrs	r1, r6
 8000dd8:	431f      	orrs	r7, r3
 8000dda:	e9c5 7100 	strd	r7, r1, [r5]
 8000dde:	2600      	movs	r6, #0
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	f1c2 0320 	rsb	r3, r2, #32
 8000dea:	40d8      	lsrs	r0, r3
 8000dec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df0:	fa21 f303 	lsr.w	r3, r1, r3
 8000df4:	4091      	lsls	r1, r2
 8000df6:	4301      	orrs	r1, r0
 8000df8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfc:	fa1f fe8c 	uxth.w	lr, ip
 8000e00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e04:	fb07 3610 	mls	r6, r7, r0, r3
 8000e08:	0c0b      	lsrs	r3, r1, #16
 8000e0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e12:	429e      	cmp	r6, r3
 8000e14:	fa04 f402 	lsl.w	r4, r4, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x260>
 8000e1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e22:	d22f      	bcs.n	8000e84 <__udivmoddi4+0x2b8>
 8000e24:	429e      	cmp	r6, r3
 8000e26:	d92d      	bls.n	8000e84 <__udivmoddi4+0x2b8>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	4463      	add	r3, ip
 8000e2c:	1b9b      	subs	r3, r3, r6
 8000e2e:	b289      	uxth	r1, r1
 8000e30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e34:	fb07 3316 	mls	r3, r7, r6, r3
 8000e38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e40:	428b      	cmp	r3, r1
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x28a>
 8000e44:	eb1c 0101 	adds.w	r1, ip, r1
 8000e48:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e4c:	d216      	bcs.n	8000e7c <__udivmoddi4+0x2b0>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d914      	bls.n	8000e7c <__udivmoddi4+0x2b0>
 8000e52:	3e02      	subs	r6, #2
 8000e54:	4461      	add	r1, ip
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e5c:	e738      	b.n	8000cd0 <__udivmoddi4+0x104>
 8000e5e:	462e      	mov	r6, r5
 8000e60:	4628      	mov	r0, r5
 8000e62:	e705      	b.n	8000c70 <__udivmoddi4+0xa4>
 8000e64:	4606      	mov	r6, r0
 8000e66:	e6e3      	b.n	8000c30 <__udivmoddi4+0x64>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6f8      	b.n	8000c5e <__udivmoddi4+0x92>
 8000e6c:	454b      	cmp	r3, r9
 8000e6e:	d2a9      	bcs.n	8000dc4 <__udivmoddi4+0x1f8>
 8000e70:	ebb9 0802 	subs.w	r8, r9, r2
 8000e74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e78:	3801      	subs	r0, #1
 8000e7a:	e7a3      	b.n	8000dc4 <__udivmoddi4+0x1f8>
 8000e7c:	4646      	mov	r6, r8
 8000e7e:	e7ea      	b.n	8000e56 <__udivmoddi4+0x28a>
 8000e80:	4620      	mov	r0, r4
 8000e82:	e794      	b.n	8000dae <__udivmoddi4+0x1e2>
 8000e84:	4640      	mov	r0, r8
 8000e86:	e7d1      	b.n	8000e2c <__udivmoddi4+0x260>
 8000e88:	46d0      	mov	r8, sl
 8000e8a:	e77b      	b.n	8000d84 <__udivmoddi4+0x1b8>
 8000e8c:	3b02      	subs	r3, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	e732      	b.n	8000cf8 <__udivmoddi4+0x12c>
 8000e92:	4630      	mov	r0, r6
 8000e94:	e709      	b.n	8000caa <__udivmoddi4+0xde>
 8000e96:	4464      	add	r4, ip
 8000e98:	3802      	subs	r0, #2
 8000e9a:	e742      	b.n	8000d22 <__udivmoddi4+0x156>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <HAL_UART_RxCpltCallback>:
/* reduction values for motors */
const uint8_t reduction1 = 1; //10;
const uint8_t reduction2 = 1; // 5;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
    char *cmd, *data, *value;
    uint8_t i = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	74fb      	strb	r3, [r7, #19]
    /* read the first characters */
    cmd = strtok((char*) &rx_data, ":");
 8000eac:	492b      	ldr	r1, [pc, #172]	; (8000f5c <HAL_UART_RxCpltCallback+0xbc>)
 8000eae:	482c      	ldr	r0, [pc, #176]	; (8000f60 <HAL_UART_RxCpltCallback+0xc0>)
 8000eb0:	f004 fdea 	bl	8005a88 <strtok>
 8000eb4:	60f8      	str	r0, [r7, #12]
    if(strcmp(cmd, "trj")){ /* trj case*/
 8000eb6:	492b      	ldr	r1, [pc, #172]	; (8000f64 <HAL_UART_RxCpltCallback+0xc4>)
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff f991 	bl	80001e0 <strcmp>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d041      	beq.n	8000f48 <HAL_UART_RxCpltCallback+0xa8>
        /* READ the data from the serial and populate the corresponding members of the man_t struct 
           these values will be used to set the reference value for the control loop */
        data = strtok(NULL, ":");
 8000ec4:	4925      	ldr	r1, [pc, #148]	; (8000f5c <HAL_UART_RxCpltCallback+0xbc>)
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f004 fdde 	bl	8005a88 <strtok>
 8000ecc:	6178      	str	r0, [r7, #20]
        while(data != NULL){
 8000ece:	e028      	b.n	8000f22 <HAL_UART_RxCpltCallback+0x82>
            if(i == 6) break; /* reading penup */
 8000ed0:	7cfb      	ldrb	r3, [r7, #19]
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d029      	beq.n	8000f2a <HAL_UART_RxCpltCallback+0x8a>
            value = "0x"; /* will contain the value extracted from the received string */
 8000ed6:	4b24      	ldr	r3, [pc, #144]	; (8000f68 <HAL_UART_RxCpltCallback+0xc8>)
 8000ed8:	60bb      	str	r3, [r7, #8]
            strcat(value, data); /* string concatenation REF: https://www.programiz.com/c-programming/library-function/string.h/strcat */
 8000eda:	6979      	ldr	r1, [r7, #20]
 8000edc:	68b8      	ldr	r0, [r7, #8]
 8000ede:	f004 fdc3 	bl	8005a68 <strcat>
            rbpush((((ringbuffer_t *) &manip)+i),  strtoull(value, NULL, 16)); /* convert from str to ull -> unsigned long long (uint64_t). REF: https://cplusplus.com/reference/cstdlib/strtoull/ */
 8000ee2:	7cfb      	ldrb	r3, [r7, #19]
 8000ee4:	2258      	movs	r2, #88	; 0x58
 8000ee6:	fb02 f303 	mul.w	r3, r2, r3
 8000eea:	4a20      	ldr	r2, [pc, #128]	; (8000f6c <HAL_UART_RxCpltCallback+0xcc>)
 8000eec:	189c      	adds	r4, r3, r2
 8000eee:	2210      	movs	r2, #16
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	68b8      	ldr	r0, [r7, #8]
 8000ef4:	f004 ff48 	bl	8005d88 <strtoull>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	460b      	mov	r3, r1
 8000efc:	4610      	mov	r0, r2
 8000efe:	4619      	mov	r1, r3
 8000f00:	f7ff fb54 	bl	80005ac <__aeabi_ul2d>
 8000f04:	4602      	mov	r2, r0
 8000f06:	460b      	mov	r3, r1
 8000f08:	ec43 2b10 	vmov	d0, r2, r3
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	f001 f9ed 	bl	80022ec <rbpush>
            data = strtok(NULL, ":");
 8000f12:	4912      	ldr	r1, [pc, #72]	; (8000f5c <HAL_UART_RxCpltCallback+0xbc>)
 8000f14:	2000      	movs	r0, #0
 8000f16:	f004 fdb7 	bl	8005a88 <strtok>
 8000f1a:	6178      	str	r0, [r7, #20]
            i++;
 8000f1c:	7cfb      	ldrb	r3, [r7, #19]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	74fb      	strb	r3, [r7, #19]
        while(data != NULL){
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1d3      	bne.n	8000ed0 <HAL_UART_RxCpltCallback+0x30>
 8000f28:	e000      	b.n	8000f2c <HAL_UART_RxCpltCallback+0x8c>
            if(i == 6) break; /* reading penup */
 8000f2a:	bf00      	nop
        }
        rbpush(&manip.penup, (double) atoi(data));
 8000f2c:	6978      	ldr	r0, [r7, #20]
 8000f2e:	f004 fd51 	bl	80059d4 <atoi>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb05 	bl	8000544 <__aeabi_i2d>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	ec43 2b10 	vmov	d0, r2, r3
 8000f42:	480b      	ldr	r0, [pc, #44]	; (8000f70 <HAL_UART_RxCpltCallback+0xd0>)
 8000f44:	f001 f9d2 	bl	80022ec <rbpush>
    }else{ /* default case */

    }
    /* wait again for incoming data */
    HAL_UART_Receive_DMA(&huart, &rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2240      	movs	r2, #64	; 0x40
 8000f4c:	4904      	ldr	r1, [pc, #16]	; (8000f60 <HAL_UART_RxCpltCallback+0xc0>)
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f003 fc8b 	bl	800486a <HAL_UART_Receive_DMA>
}
 8000f54:	bf00      	nop
 8000f56:	371c      	adds	r7, #28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd90      	pop	{r4, r7, pc}
 8000f5c:	08007ef0 	.word	0x08007ef0
 8000f60:	2000008c 	.word	0x2000008c
 8000f64:	08007ef4 	.word	0x08007ef4
 8000f68:	08007ef8 	.word	0x08007ef8
 8000f6c:	200000d0 	.word	0x200000d0
 8000f70:	200002e0 	.word	0x200002e0

08000f74 <init_man>:
- man_t *manip: man_t obj. to initialize;
@outputs: 
- void;
@#
*/
void init_man(man_t *manip){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    uint8_t i;
    // initialize all the ring buffers
    for(i = 0; i < 14; i++){
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e00b      	b.n	8000f9a <init_man+0x26>
        rbclear((((ringbuffer_t *) manip)+i));
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2258      	movs	r2, #88	; 0x58
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f001 fa52 	bl	8002438 <rbclear>
    for(i = 0; i < 14; i++){
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	3301      	adds	r3, #1
 8000f98:	73fb      	strb	r3, [r7, #15]
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	2b0d      	cmp	r3, #13
 8000f9e:	d9f0      	bls.n	8000f82 <init_man+0xe>
    }
    // initialize the inertia and coriolis matrices
    for(i = 0; i < 4; i++){
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
 8000fa4:	e018      	b.n	8000fd8 <init_man+0x64>
        manip->B[i] = (double) 0;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	339a      	adds	r3, #154	; 0x9a
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	18d1      	adds	r1, r2, r3
 8000fb0:	f04f 0200 	mov.w	r2, #0
 8000fb4:	f04f 0300 	mov.w	r3, #0
 8000fb8:	e9c1 2300 	strd	r2, r3, [r1]
        manip->C[i] = (double) 0;
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	339e      	adds	r3, #158	; 0x9e
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	18d1      	adds	r1, r2, r3
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < 4; i++){
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	73fb      	strb	r3, [r7, #15]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d9e3      	bls.n	8000fa6 <init_man+0x32>
    }
}
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <dot>:
- double *C: pointer to a vector of doubles of size nA*mB, which represents the resulting nAxmB matrix -> if the operation cannot be done, it will be NULL;
@outputs: 
- uint8_t: 0 or 1 that shows whether the operation completed successfully or not.
@#
*/
uint8_t dot(double *A, uint8_t nA, uint8_t mA, double* B, uint8_t nB, uint8_t mB, double* C){ /* nAxmA * nBxmB dot product */
 8000fe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fec:	b087      	sub	sp, #28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	60f8      	str	r0, [r7, #12]
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	72fb      	strb	r3, [r7, #11]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	72bb      	strb	r3, [r7, #10]
        this method exists just to make the code more readable and understand what each
        operation actually does instead of having meaningless calculations */
    
    /* C[i, j] = \sum_k A[i, k]*B[k, j] */
    /* given n rows and m columns, the matrix indexes i, j correspond to j+i*m array index */
    if(mA != nB){
 8000ffc:	7aba      	ldrb	r2, [r7, #10]
 8000ffe:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001002:	429a      	cmp	r2, r3
 8001004:	d003      	beq.n	800100e <dot+0x26>
        C = NULL;
 8001006:	2300      	movs	r3, #0
 8001008:	643b      	str	r3, [r7, #64]	; 0x40
        return 0; /* matrix multiplication cannot be done */
 800100a:	2300      	movs	r3, #0
 800100c:	e074      	b.n	80010f8 <dot+0x110>
    }
    uint8_t i, j, k;
    for(i = 0; i < nA*mB; i++){
 800100e:	2300      	movs	r3, #0
 8001010:	75fb      	strb	r3, [r7, #23]
 8001012:	e00c      	b.n	800102e <dot+0x46>
        C[i] = (double) 0.0;
 8001014:	7dfb      	ldrb	r3, [r7, #23]
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800101a:	18d1      	adds	r1, r2, r3
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	f04f 0300 	mov.w	r3, #0
 8001024:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < nA*mB; i++){
 8001028:	7dfb      	ldrb	r3, [r7, #23]
 800102a:	3301      	adds	r3, #1
 800102c:	75fb      	strb	r3, [r7, #23]
 800102e:	7dfa      	ldrb	r2, [r7, #23]
 8001030:	7afb      	ldrb	r3, [r7, #11]
 8001032:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 8001036:	fb01 f303 	mul.w	r3, r1, r3
 800103a:	429a      	cmp	r2, r3
 800103c:	dbea      	blt.n	8001014 <dot+0x2c>
    }

    for( i = 0; i < nA; i++){
 800103e:	2300      	movs	r3, #0
 8001040:	75fb      	strb	r3, [r7, #23]
 8001042:	e054      	b.n	80010ee <dot+0x106>
        for( j = 0; j < mB; j++){
 8001044:	2300      	movs	r3, #0
 8001046:	75bb      	strb	r3, [r7, #22]
 8001048:	e049      	b.n	80010de <dot+0xf6>
            for( k = 0; k < mA; k++){
 800104a:	2300      	movs	r3, #0
 800104c:	757b      	strb	r3, [r7, #21]
 800104e:	e03f      	b.n	80010d0 <dot+0xe8>
                C[j+i*mB] += (double) (A[k+i*mA]*B[j+k*mB]);
 8001050:	7dba      	ldrb	r2, [r7, #22]
 8001052:	7dfb      	ldrb	r3, [r7, #23]
 8001054:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 8001058:	fb01 f303 	mul.w	r3, r1, r3
 800105c:	4413      	add	r3, r2
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001062:	4413      	add	r3, r2
 8001064:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001068:	7d7a      	ldrb	r2, [r7, #21]
 800106a:	7dfb      	ldrb	r3, [r7, #23]
 800106c:	7ab9      	ldrb	r1, [r7, #10]
 800106e:	fb01 f303 	mul.w	r3, r1, r3
 8001072:	4413      	add	r3, r2
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800107e:	7dba      	ldrb	r2, [r7, #22]
 8001080:	7d7b      	ldrb	r3, [r7, #21]
 8001082:	f897 603c 	ldrb.w	r6, [r7, #60]	; 0x3c
 8001086:	fb06 f303 	mul.w	r3, r6, r3
 800108a:	4413      	add	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff fabf 	bl	8000618 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4690      	mov	r8, r2
 80010a0:	4699      	mov	r9, r3
 80010a2:	7dba      	ldrb	r2, [r7, #22]
 80010a4:	7dfb      	ldrb	r3, [r7, #23]
 80010a6:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 80010aa:	fb01 f303 	mul.w	r3, r1, r3
 80010ae:	4413      	add	r3, r2
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80010b4:	18d6      	adds	r6, r2, r3
 80010b6:	4642      	mov	r2, r8
 80010b8:	464b      	mov	r3, r9
 80010ba:	4620      	mov	r0, r4
 80010bc:	4629      	mov	r1, r5
 80010be:	f7ff f8f5 	bl	80002ac <__adddf3>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	e9c6 2300 	strd	r2, r3, [r6]
            for( k = 0; k < mA; k++){
 80010ca:	7d7b      	ldrb	r3, [r7, #21]
 80010cc:	3301      	adds	r3, #1
 80010ce:	757b      	strb	r3, [r7, #21]
 80010d0:	7d7a      	ldrb	r2, [r7, #21]
 80010d2:	7abb      	ldrb	r3, [r7, #10]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d3bb      	bcc.n	8001050 <dot+0x68>
        for( j = 0; j < mB; j++){
 80010d8:	7dbb      	ldrb	r3, [r7, #22]
 80010da:	3301      	adds	r3, #1
 80010dc:	75bb      	strb	r3, [r7, #22]
 80010de:	7dba      	ldrb	r2, [r7, #22]
 80010e0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3b0      	bcc.n	800104a <dot+0x62>
    for( i = 0; i < nA; i++){
 80010e8:	7dfb      	ldrb	r3, [r7, #23]
 80010ea:	3301      	adds	r3, #1
 80010ec:	75fb      	strb	r3, [r7, #23]
 80010ee:	7dfa      	ldrb	r2, [r7, #23]
 80010f0:	7afb      	ldrb	r3, [r7, #11]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3a6      	bcc.n	8001044 <dot+0x5c>
            }
        }
    }
    return 1; // matrix multiplication successfully completed
 80010f6:	2301      	movs	r3, #1
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	371c      	adds	r7, #28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001102 <inv2x2>:
- double *invM: pointer to the inverted matrix (NULL if inversion is not possible);
@outputs: 
- uint8_t: shows whether the inversion was completed or not
@#
*/
uint8_t inv2x2(double *M, double *invM){
 8001102:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
    double d = DET(M);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3318      	adds	r3, #24
 8001118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111c:	f7ff fa7c 	bl	8000618 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4692      	mov	sl, r2
 8001126:	469b      	mov	fp, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3308      	adds	r3, #8
 800112c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3310      	adds	r3, #16
 8001134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001138:	f7ff fa6e 	bl	8000618 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4650      	mov	r0, sl
 8001142:	4659      	mov	r1, fp
 8001144:	f7ff f8b0 	bl	80002a8 <__aeabi_dsub>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if(d == 0){
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800115c:	f7ff fcc4 	bl	8000ae8 <__aeabi_dcmpeq>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <inv2x2+0x6c>
        invM = NULL;
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
        return 0; /* Inversion not possible */
 800116a:	2300      	movs	r3, #0
 800116c:	e043      	b.n	80011f6 <inv2x2+0xf4>
    }
    invM[0] =  M[3]/d;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3318      	adds	r3, #24
 8001172:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001176:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800117a:	f7ff fb77 	bl	800086c <__aeabi_ddiv>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	6839      	ldr	r1, [r7, #0]
 8001184:	e9c1 2300 	strd	r2, r3, [r1]
    invM[3] =  M[0]/d;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f103 0618 	add.w	r6, r3, #24
 8001194:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001198:	f7ff fb68 	bl	800086c <__aeabi_ddiv>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	e9c6 2300 	strd	r2, r3, [r6]
    invM[1] = -M[1]/d;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3308      	adds	r3, #8
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	4690      	mov	r8, r2
 80011ae:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	f103 0608 	add.w	r6, r3, #8
 80011b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80011bc:	4640      	mov	r0, r8
 80011be:	4649      	mov	r1, r9
 80011c0:	f7ff fb54 	bl	800086c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	e9c6 2300 	strd	r2, r3, [r6]
    invM[2] = -M[2]/d;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3310      	adds	r3, #16
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	4614      	mov	r4, r2
 80011d6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	f103 0610 	add.w	r6, r3, #16
 80011e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80011e4:	4620      	mov	r0, r4
 80011e6:	4629      	mov	r1, r5
 80011e8:	f7ff fb40 	bl	800086c <__aeabi_ddiv>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	e9c6 2300 	strd	r2, r3, [r6]
    return 1; /* Inversion completed successfully */
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001200 <sum>:
- double *C: pointer to the resulting matrix;
@outputs: 
- void;
@#
*/
void sum(double *A, double *B, uint8_t n, double *C){
 8001200:	b5b0      	push	{r4, r5, r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	4613      	mov	r3, r2
 800120e:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0; i < n; i++){
 8001210:	2300      	movs	r3, #0
 8001212:	75fb      	strb	r3, [r7, #23]
 8001214:	e018      	b.n	8001248 <sum+0x48>
        C[i] = A[i] + B[i];
 8001216:	7dfb      	ldrb	r3, [r7, #23]
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	4413      	add	r3, r2
 800121e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001222:	7dfb      	ldrb	r3, [r7, #23]
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	4413      	add	r3, r2
 800122a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122e:	7dfc      	ldrb	r4, [r7, #23]
 8001230:	00e4      	lsls	r4, r4, #3
 8001232:	683d      	ldr	r5, [r7, #0]
 8001234:	442c      	add	r4, r5
 8001236:	f7ff f839 	bl	80002ac <__adddf3>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	e9c4 2300 	strd	r2, r3, [r4]
    for(i = 0; i < n; i++){
 8001242:	7dfb      	ldrb	r3, [r7, #23]
 8001244:	3301      	adds	r3, #1
 8001246:	75fb      	strb	r3, [r7, #23]
 8001248:	7dfa      	ldrb	r2, [r7, #23]
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	429a      	cmp	r2, r3
 800124e:	d3e2      	bcc.n	8001216 <sum+0x16>
    }
}
 8001250:	bf00      	nop
 8001252:	bf00      	nop
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bdb0      	pop	{r4, r5, r7, pc}

0800125a <diff>:
- double *C: pointer to the resulting matrix;
@outputs: 
- void;
@#
*/
void diff(double *A, double *B, uint8_t n, double *C){
 800125a:	b5b0      	push	{r4, r5, r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	603b      	str	r3, [r7, #0]
 8001266:	4613      	mov	r3, r2
 8001268:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0; i < n; i++){
 800126a:	2300      	movs	r3, #0
 800126c:	75fb      	strb	r3, [r7, #23]
 800126e:	e018      	b.n	80012a2 <diff+0x48>
        C[i] = A[i] - B[i];
 8001270:	7dfb      	ldrb	r3, [r7, #23]
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	68fa      	ldr	r2, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	e9d3 0100 	ldrd	r0, r1, [r3]
 800127c:	7dfb      	ldrb	r3, [r7, #23]
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	4413      	add	r3, r2
 8001284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001288:	7dfc      	ldrb	r4, [r7, #23]
 800128a:	00e4      	lsls	r4, r4, #3
 800128c:	683d      	ldr	r5, [r7, #0]
 800128e:	442c      	add	r4, r5
 8001290:	f7ff f80a 	bl	80002a8 <__aeabi_dsub>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	e9c4 2300 	strd	r2, r3, [r4]
    for(i = 0; i < n; i++){
 800129c:	7dfb      	ldrb	r3, [r7, #23]
 800129e:	3301      	adds	r3, #1
 80012a0:	75fb      	strb	r3, [r7, #23]
 80012a2:	7dfa      	ldrb	r2, [r7, #23]
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d3e2      	bcc.n	8001270 <diff+0x16>
    }
}
 80012aa:	bf00      	nop
 80012ac:	bf00      	nop
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bdb0      	pop	{r4, r5, r7, pc}
 80012b4:	0000      	movs	r0, r0
	...

080012b8 <B_calc>:
- man_t *manip: pointer to the manipulator struct that olds the reference and actual values of the position, speed and acceleration of the motors;
@outputs:
- void;
@#
*/
void B_calc(man_t *manip){
 80012b8:	b5b0      	push	{r4, r5, r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
    double q1,q2;
    rblast(&manip->q0_actual, &q1);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f503 731a 	add.w	r3, r3, #616	; 0x268
 80012c6:	f107 0210 	add.w	r2, r7, #16
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f001 f893 	bl	80023f8 <rblast>
    rblast(&manip->q1_actual, &q2);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80012d8:	f107 0208 	add.w	r2, r7, #8
 80012dc:	4611      	mov	r1, r2
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 f88a 	bl	80023f8 <rblast>
    manip->B[0] = (double) (0.024938*cos(q1 + 2*q2) + 0.12469*cos(q1 + q2) + 0.26194*cos(q1) + 0.074812*cos(q2) + 0.16349);
 80012e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	f7fe ffde 	bl	80002ac <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012fc:	f7fe ffd6 	bl	80002ac <__adddf3>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	ec43 2b17 	vmov	d7, r2, r3
 8001308:	eeb0 0a47 	vmov.f32	s0, s14
 800130c:	eef0 0a67 	vmov.f32	s1, s15
 8001310:	f005 fd42 	bl	8006d98 <cos>
 8001314:	ec51 0b10 	vmov	r0, r1, d0
 8001318:	a3a9      	add	r3, pc, #676	; (adr r3, 80015c0 <B_calc+0x308>)
 800131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131e:	f7ff f97b 	bl	8000618 <__aeabi_dmul>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4614      	mov	r4, r2
 8001328:	461d      	mov	r5, r3
 800132a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800132e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001332:	f7fe ffbb 	bl	80002ac <__adddf3>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	ec43 2b17 	vmov	d7, r2, r3
 800133e:	eeb0 0a47 	vmov.f32	s0, s14
 8001342:	eef0 0a67 	vmov.f32	s1, s15
 8001346:	f005 fd27 	bl	8006d98 <cos>
 800134a:	ec51 0b10 	vmov	r0, r1, d0
 800134e:	a39e      	add	r3, pc, #632	; (adr r3, 80015c8 <B_calc+0x310>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	f7ff f960 	bl	8000618 <__aeabi_dmul>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4620      	mov	r0, r4
 800135e:	4629      	mov	r1, r5
 8001360:	f7fe ffa4 	bl	80002ac <__adddf3>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4614      	mov	r4, r2
 800136a:	461d      	mov	r5, r3
 800136c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001370:	eeb0 0a47 	vmov.f32	s0, s14
 8001374:	eef0 0a67 	vmov.f32	s1, s15
 8001378:	f005 fd0e 	bl	8006d98 <cos>
 800137c:	ec51 0b10 	vmov	r0, r1, d0
 8001380:	a393      	add	r3, pc, #588	; (adr r3, 80015d0 <B_calc+0x318>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff f947 	bl	8000618 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4620      	mov	r0, r4
 8001390:	4629      	mov	r1, r5
 8001392:	f7fe ff8b 	bl	80002ac <__adddf3>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4614      	mov	r4, r2
 800139c:	461d      	mov	r5, r3
 800139e:	ed97 7b02 	vldr	d7, [r7, #8]
 80013a2:	eeb0 0a47 	vmov.f32	s0, s14
 80013a6:	eef0 0a67 	vmov.f32	s1, s15
 80013aa:	f005 fcf5 	bl	8006d98 <cos>
 80013ae:	ec51 0b10 	vmov	r0, r1, d0
 80013b2:	a389      	add	r3, pc, #548	; (adr r3, 80015d8 <B_calc+0x320>)
 80013b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b8:	f7ff f92e 	bl	8000618 <__aeabi_dmul>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4620      	mov	r0, r4
 80013c2:	4629      	mov	r1, r5
 80013c4:	f7fe ff72 	bl	80002ac <__adddf3>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4610      	mov	r0, r2
 80013ce:	4619      	mov	r1, r3
 80013d0:	a383      	add	r3, pc, #524	; (adr r3, 80015e0 <B_calc+0x328>)
 80013d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d6:	f7fe ff69 	bl	80002ac <__adddf3>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	6879      	ldr	r1, [r7, #4]
 80013e0:	f501 619a 	add.w	r1, r1, #1232	; 0x4d0
 80013e4:	e9c1 2300 	strd	r2, r3, [r1]
    manip->B[1] = (double) (0.012469*cos(q1 + 2*q2) + 0.09975*cos(q1 + q2) + 0.14962*cos(q1) + 0.049875*cos(q2) + 0.058307);
 80013e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	f7fe ff5c 	bl	80002ac <__adddf3>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001400:	f7fe ff54 	bl	80002ac <__adddf3>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	ec43 2b17 	vmov	d7, r2, r3
 800140c:	eeb0 0a47 	vmov.f32	s0, s14
 8001410:	eef0 0a67 	vmov.f32	s1, s15
 8001414:	f005 fcc0 	bl	8006d98 <cos>
 8001418:	ec51 0b10 	vmov	r0, r1, d0
 800141c:	a372      	add	r3, pc, #456	; (adr r3, 80015e8 <B_calc+0x330>)
 800141e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001422:	f7ff f8f9 	bl	8000618 <__aeabi_dmul>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	4614      	mov	r4, r2
 800142c:	461d      	mov	r5, r3
 800142e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001432:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001436:	f7fe ff39 	bl	80002ac <__adddf3>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	ec43 2b17 	vmov	d7, r2, r3
 8001442:	eeb0 0a47 	vmov.f32	s0, s14
 8001446:	eef0 0a67 	vmov.f32	s1, s15
 800144a:	f005 fca5 	bl	8006d98 <cos>
 800144e:	ec51 0b10 	vmov	r0, r1, d0
 8001452:	a367      	add	r3, pc, #412	; (adr r3, 80015f0 <B_calc+0x338>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	f7ff f8de 	bl	8000618 <__aeabi_dmul>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4620      	mov	r0, r4
 8001462:	4629      	mov	r1, r5
 8001464:	f7fe ff22 	bl	80002ac <__adddf3>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4614      	mov	r4, r2
 800146e:	461d      	mov	r5, r3
 8001470:	ed97 7b04 	vldr	d7, [r7, #16]
 8001474:	eeb0 0a47 	vmov.f32	s0, s14
 8001478:	eef0 0a67 	vmov.f32	s1, s15
 800147c:	f005 fc8c 	bl	8006d98 <cos>
 8001480:	ec51 0b10 	vmov	r0, r1, d0
 8001484:	a35c      	add	r3, pc, #368	; (adr r3, 80015f8 <B_calc+0x340>)
 8001486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148a:	f7ff f8c5 	bl	8000618 <__aeabi_dmul>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4620      	mov	r0, r4
 8001494:	4629      	mov	r1, r5
 8001496:	f7fe ff09 	bl	80002ac <__adddf3>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4614      	mov	r4, r2
 80014a0:	461d      	mov	r5, r3
 80014a2:	ed97 7b02 	vldr	d7, [r7, #8]
 80014a6:	eeb0 0a47 	vmov.f32	s0, s14
 80014aa:	eef0 0a67 	vmov.f32	s1, s15
 80014ae:	f005 fc73 	bl	8006d98 <cos>
 80014b2:	ec51 0b10 	vmov	r0, r1, d0
 80014b6:	a352      	add	r3, pc, #328	; (adr r3, 8001600 <B_calc+0x348>)
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	f7ff f8ac 	bl	8000618 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4620      	mov	r0, r4
 80014c6:	4629      	mov	r1, r5
 80014c8:	f7fe fef0 	bl	80002ac <__adddf3>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	a34c      	add	r3, pc, #304	; (adr r3, 8001608 <B_calc+0x350>)
 80014d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014da:	f7fe fee7 	bl	80002ac <__adddf3>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	f501 619c 	add.w	r1, r1, #1248	; 0x4e0
 80014e8:	e941 2302 	strd	r2, r3, [r1, #-8]
    manip->B[2] = manip->B[1]; // the matrix is symmetrical
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f503 639c 	add.w	r3, r3, #1248	; 0x4e0
 80014f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f501 619c 	add.w	r1, r1, #1248	; 0x4e0
 80014fc:	e9c1 2300 	strd	r2, r3, [r1]
    manip->B[3] = (double) (0.074812*cos(q1 + q2) + 0.14962*cos(q1) + 0.024938*cos(q2) + 0.058309);
 8001500:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001504:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001508:	f7fe fed0 	bl	80002ac <__adddf3>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	ec43 2b17 	vmov	d7, r2, r3
 8001514:	eeb0 0a47 	vmov.f32	s0, s14
 8001518:	eef0 0a67 	vmov.f32	s1, s15
 800151c:	f005 fc3c 	bl	8006d98 <cos>
 8001520:	ec51 0b10 	vmov	r0, r1, d0
 8001524:	a32c      	add	r3, pc, #176	; (adr r3, 80015d8 <B_calc+0x320>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f875 	bl	8000618 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4614      	mov	r4, r2
 8001534:	461d      	mov	r5, r3
 8001536:	ed97 7b04 	vldr	d7, [r7, #16]
 800153a:	eeb0 0a47 	vmov.f32	s0, s14
 800153e:	eef0 0a67 	vmov.f32	s1, s15
 8001542:	f005 fc29 	bl	8006d98 <cos>
 8001546:	ec51 0b10 	vmov	r0, r1, d0
 800154a:	a32b      	add	r3, pc, #172	; (adr r3, 80015f8 <B_calc+0x340>)
 800154c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001550:	f7ff f862 	bl	8000618 <__aeabi_dmul>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4620      	mov	r0, r4
 800155a:	4629      	mov	r1, r5
 800155c:	f7fe fea6 	bl	80002ac <__adddf3>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4614      	mov	r4, r2
 8001566:	461d      	mov	r5, r3
 8001568:	ed97 7b02 	vldr	d7, [r7, #8]
 800156c:	eeb0 0a47 	vmov.f32	s0, s14
 8001570:	eef0 0a67 	vmov.f32	s1, s15
 8001574:	f005 fc10 	bl	8006d98 <cos>
 8001578:	ec51 0b10 	vmov	r0, r1, d0
 800157c:	a310      	add	r3, pc, #64	; (adr r3, 80015c0 <B_calc+0x308>)
 800157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001582:	f7ff f849 	bl	8000618 <__aeabi_dmul>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4620      	mov	r0, r4
 800158c:	4629      	mov	r1, r5
 800158e:	f7fe fe8d 	bl	80002ac <__adddf3>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	a31d      	add	r3, pc, #116	; (adr r3, 8001610 <B_calc+0x358>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7fe fe84 	bl	80002ac <__adddf3>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	f501 619e 	add.w	r1, r1, #1264	; 0x4f0
 80015ae:	e941 2302 	strd	r2, r3, [r1, #-8]
    /*  manip::B is actually a vector, but it can be seen as follows: 
        [B[0], B[1]]
        [B[2], B[3]] */
}
 80015b2:	bf00      	nop
 80015b4:	3718      	adds	r7, #24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ba:	bf00      	nop
 80015bc:	f3af 8000 	nop.w
 80015c0:	d9b5e95b 	.word	0xd9b5e95b
 80015c4:	3f998958 	.word	0x3f998958
 80015c8:	102363b2 	.word	0x102363b2
 80015cc:	3fbfebaf 	.word	0x3fbfebaf
 80015d0:	fd60e94f 	.word	0xfd60e94f
 80015d4:	3fd0c39f 	.word	0x3fd0c39f
 80015d8:	15592d99 	.word	0x15592d99
 80015dc:	3fb326e1 	.word	0x3fb326e1
 80015e0:	859c8c93 	.word	0x859c8c93
 80015e4:	3fc4ed3d 	.word	0x3fc4ed3d
 80015e8:	d9b5e95b 	.word	0xd9b5e95b
 80015ec:	3f898958 	.word	0x3f898958
 80015f0:	4bc6a7f0 	.word	0x4bc6a7f0
 80015f4:	3fb98937 	.word	0x3fb98937
 80015f8:	8769ec2d 	.word	0x8769ec2d
 80015fc:	3fc326bf 	.word	0x3fc326bf
 8001600:	4bc6a7f0 	.word	0x4bc6a7f0
 8001604:	3fa98937 	.word	0x3fa98937
 8001608:	44417870 	.word	0x44417870
 800160c:	3fadda6a 	.word	0x3fadda6a
 8001610:	601ffb48 	.word	0x601ffb48
 8001614:	3faddaad 	.word	0x3faddaad

08001618 <C_calc>:
- man_t *manip: pointer to the manipulator struct that olds the reference and actual values of the position, speed and acceleration of the motors;
@outputs:
- void;
@#
*/
void C_calc(man_t *manip){
 8001618:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800161c:	b08a      	sub	sp, #40	; 0x28
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
    double q1, q2, dq1, dq2;
    rblast(&manip->q0_actual, &q1);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001628:	f107 0220 	add.w	r2, r7, #32
 800162c:	4611      	mov	r1, r2
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fee2 	bl	80023f8 <rblast>
    rblast(&manip->q1_actual, &q2);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800163a:	f107 0218 	add.w	r2, r7, #24
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f000 fed9 	bl	80023f8 <rblast>
    rblast(&manip->dq0_actual, &dq1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800164c:	f107 0210 	add.w	r2, r7, #16
 8001650:	4611      	mov	r1, r2
 8001652:	4618      	mov	r0, r3
 8001654:	f000 fed0 	bl	80023f8 <rblast>
    rblast(&manip->dq1_actual, &dq2);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800165e:	f107 0208 	add.w	r2, r7, #8
 8001662:	4611      	mov	r1, r2
 8001664:	4618      	mov	r0, r3
 8001666:	f000 fec7 	bl	80023f8 <rblast>
    manip->C[0] = (double) ( - 0.5*dq2*(0.024938*sin(q1 + 2*q2) + 0.049875*sin(q1 + q2) + 0.049875*sin(q2)));
 800166a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	4bb1      	ldr	r3, [pc, #708]	; (8001938 <C_calc+0x320>)
 8001674:	f7fe ffd0 	bl	8000618 <__aeabi_dmul>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4614      	mov	r4, r2
 800167e:	461d      	mov	r5, r3
 8001680:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	f7fe fe10 	bl	80002ac <__adddf3>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001698:	f7fe fe08 	bl	80002ac <__adddf3>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	ec43 2b17 	vmov	d7, r2, r3
 80016a4:	eeb0 0a47 	vmov.f32	s0, s14
 80016a8:	eef0 0a67 	vmov.f32	s1, s15
 80016ac:	f005 fbc8 	bl	8006e40 <sin>
 80016b0:	ec51 0b10 	vmov	r0, r1, d0
 80016b4:	a398      	add	r3, pc, #608	; (adr r3, 8001918 <C_calc+0x300>)
 80016b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ba:	f7fe ffad 	bl	8000618 <__aeabi_dmul>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4690      	mov	r8, r2
 80016c4:	4699      	mov	r9, r3
 80016c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80016ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016ce:	f7fe fded 	bl	80002ac <__adddf3>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	ec43 2b17 	vmov	d7, r2, r3
 80016da:	eeb0 0a47 	vmov.f32	s0, s14
 80016de:	eef0 0a67 	vmov.f32	s1, s15
 80016e2:	f005 fbad 	bl	8006e40 <sin>
 80016e6:	ec51 0b10 	vmov	r0, r1, d0
 80016ea:	a38d      	add	r3, pc, #564	; (adr r3, 8001920 <C_calc+0x308>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ff92 	bl	8000618 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4640      	mov	r0, r8
 80016fa:	4649      	mov	r1, r9
 80016fc:	f7fe fdd6 	bl	80002ac <__adddf3>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4690      	mov	r8, r2
 8001706:	4699      	mov	r9, r3
 8001708:	ed97 7b06 	vldr	d7, [r7, #24]
 800170c:	eeb0 0a47 	vmov.f32	s0, s14
 8001710:	eef0 0a67 	vmov.f32	s1, s15
 8001714:	f005 fb94 	bl	8006e40 <sin>
 8001718:	ec51 0b10 	vmov	r0, r1, d0
 800171c:	a380      	add	r3, pc, #512	; (adr r3, 8001920 <C_calc+0x308>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7fe ff79 	bl	8000618 <__aeabi_dmul>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4640      	mov	r0, r8
 800172c:	4649      	mov	r1, r9
 800172e:	f7fe fdbd 	bl	80002ac <__adddf3>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4620      	mov	r0, r4
 8001738:	4629      	mov	r1, r5
 800173a:	f7fe ff6d 	bl	8000618 <__aeabi_dmul>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	f501 619e 	add.w	r1, r1, #1264	; 0x4f0
 8001748:	e9c1 2300 	strd	r2, r3, [r1]
    manip->C[1] = (double) ( - 0.012469*(dq1 + dq2)*(sin(q1 + 2*q2) + 2*sin(q1 + q2) + 2*sin(q2)));
 800174c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001750:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001754:	f7fe fdaa 	bl	80002ac <__adddf3>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	a371      	add	r3, pc, #452	; (adr r3, 8001928 <C_calc+0x310>)
 8001762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001766:	f7fe ff57 	bl	8000618 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4614      	mov	r4, r2
 8001770:	461d      	mov	r5, r3
 8001772:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	f7fe fd97 	bl	80002ac <__adddf3>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800178a:	f7fe fd8f 	bl	80002ac <__adddf3>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	ec43 2b17 	vmov	d7, r2, r3
 8001796:	eeb0 0a47 	vmov.f32	s0, s14
 800179a:	eef0 0a67 	vmov.f32	s1, s15
 800179e:	f005 fb4f 	bl	8006e40 <sin>
 80017a2:	ec59 8b10 	vmov	r8, r9, d0
 80017a6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80017aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017ae:	f7fe fd7d 	bl	80002ac <__adddf3>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	ec43 2b17 	vmov	d7, r2, r3
 80017ba:	eeb0 0a47 	vmov.f32	s0, s14
 80017be:	eef0 0a67 	vmov.f32	s1, s15
 80017c2:	f005 fb3d 	bl	8006e40 <sin>
 80017c6:	ec51 0b10 	vmov	r0, r1, d0
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	f7fe fd6d 	bl	80002ac <__adddf3>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4640      	mov	r0, r8
 80017d8:	4649      	mov	r1, r9
 80017da:	f7fe fd67 	bl	80002ac <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4690      	mov	r8, r2
 80017e4:	4699      	mov	r9, r3
 80017e6:	ed97 7b06 	vldr	d7, [r7, #24]
 80017ea:	eeb0 0a47 	vmov.f32	s0, s14
 80017ee:	eef0 0a67 	vmov.f32	s1, s15
 80017f2:	f005 fb25 	bl	8006e40 <sin>
 80017f6:	ec51 0b10 	vmov	r0, r1, d0
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	f7fe fd55 	bl	80002ac <__adddf3>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4640      	mov	r0, r8
 8001808:	4649      	mov	r1, r9
 800180a:	f7fe fd4f 	bl	80002ac <__adddf3>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe feff 	bl	8000618 <__aeabi_dmul>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8001824:	e941 2302 	strd	r2, r3, [r1, #-8]
    manip->C[2] = (double) (dq1*(0.012469*sin(q1 + 2*q2) + 0.024938*sin(q1 + q2) + 0.024938*sin(q2)));
 8001828:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	f7fe fd3c 	bl	80002ac <__adddf3>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4610      	mov	r0, r2
 800183a:	4619      	mov	r1, r3
 800183c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001840:	f7fe fd34 	bl	80002ac <__adddf3>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	ec43 2b17 	vmov	d7, r2, r3
 800184c:	eeb0 0a47 	vmov.f32	s0, s14
 8001850:	eef0 0a67 	vmov.f32	s1, s15
 8001854:	f005 faf4 	bl	8006e40 <sin>
 8001858:	ec51 0b10 	vmov	r0, r1, d0
 800185c:	a334      	add	r3, pc, #208	; (adr r3, 8001930 <C_calc+0x318>)
 800185e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001862:	f7fe fed9 	bl	8000618 <__aeabi_dmul>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4614      	mov	r4, r2
 800186c:	461d      	mov	r5, r3
 800186e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001872:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001876:	f7fe fd19 	bl	80002ac <__adddf3>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	ec43 2b17 	vmov	d7, r2, r3
 8001882:	eeb0 0a47 	vmov.f32	s0, s14
 8001886:	eef0 0a67 	vmov.f32	s1, s15
 800188a:	f005 fad9 	bl	8006e40 <sin>
 800188e:	ec51 0b10 	vmov	r0, r1, d0
 8001892:	a321      	add	r3, pc, #132	; (adr r3, 8001918 <C_calc+0x300>)
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	f7fe febe 	bl	8000618 <__aeabi_dmul>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4620      	mov	r0, r4
 80018a2:	4629      	mov	r1, r5
 80018a4:	f7fe fd02 	bl	80002ac <__adddf3>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4614      	mov	r4, r2
 80018ae:	461d      	mov	r5, r3
 80018b0:	ed97 7b06 	vldr	d7, [r7, #24]
 80018b4:	eeb0 0a47 	vmov.f32	s0, s14
 80018b8:	eef0 0a67 	vmov.f32	s1, s15
 80018bc:	f005 fac0 	bl	8006e40 <sin>
 80018c0:	ec51 0b10 	vmov	r0, r1, d0
 80018c4:	a314      	add	r3, pc, #80	; (adr r3, 8001918 <C_calc+0x300>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fea5 	bl	8000618 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fce9 	bl	80002ac <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018e6:	f7fe fe97 	bl	8000618 <__aeabi_dmul>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80018f4:	e9c1 2300 	strd	r2, r3, [r1]
    manip->C[3] = (double) 0.0;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 80018fe:	4619      	mov	r1, r3
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	e941 2302 	strd	r2, r3, [r1, #-8]
    /*  manip::C is actually a vector, but it can be seen as follows: 
        [C[0], C[1]]
        [C[2], C[3]] */
}
 800190c:	bf00      	nop
 800190e:	3728      	adds	r7, #40	; 0x28
 8001910:	46bd      	mov	sp, r7
 8001912:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001916:	bf00      	nop
 8001918:	d9b5e95b 	.word	0xd9b5e95b
 800191c:	3f998958 	.word	0x3f998958
 8001920:	4bc6a7f0 	.word	0x4bc6a7f0
 8001924:	3fa98937 	.word	0x3fa98937
 8001928:	d9b5e95b 	.word	0xd9b5e95b
 800192c:	bf898958 	.word	0xbf898958
 8001930:	d9b5e95b 	.word	0xd9b5e95b
 8001934:	3f898958 	.word	0x3f898958
 8001938:	bfe00000 	.word	0xbfe00000

0800193c <controller>:
- double *u: double[2] vector pointer that holds the control input to apply to motors (speed control);
@outputs: 
- void;
@#
*/
void controller(man_t *manip, double *u){
 800193c:	b580      	push	{r7, lr}
 800193e:	b0ce      	sub	sp, #312	; 0x138
 8001940:	af04      	add	r7, sp, #16
 8001942:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001946:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800194a:	6018      	str	r0, [r3, #0]
 800194c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001950:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001954:	6019      	str	r1, [r3, #0]
    double q[2], dq[2], ddq[2], q_actual[2], dq_actual[2], ddq_actual[2];
    double ep[2], ed[2], y[2], tau[2], Kpep[2], Kded[2], By[2], Cdq[2];
    double Bddq[2], invC[4], result[2];

    /* data preparation */
    rbpop(&manip->q0, &q[0]);
 8001956:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800195a:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001964:	4611      	mov	r1, r2
 8001966:	4618      	mov	r0, r3
 8001968:	f000 fd0c 	bl	8002384 <rbpop>
    rbpop(&manip->q1, &q[1]);
 800196c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001970:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800197a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800197e:	3308      	adds	r3, #8
 8001980:	4619      	mov	r1, r3
 8001982:	4610      	mov	r0, r2
 8001984:	f000 fcfe 	bl	8002384 <rbpop>
    rbpop(&manip->dq0, &dq[0]);
 8001988:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800198c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	33b0      	adds	r3, #176	; 0xb0
 8001994:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8001998:	4611      	mov	r1, r2
 800199a:	4618      	mov	r0, r3
 800199c:	f000 fcf2 	bl	8002384 <rbpop>
    rbpop(&manip->dq1, &dq[1]);
 80019a0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80019a4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f503 7284 	add.w	r2, r3, #264	; 0x108
 80019ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80019b2:	3308      	adds	r3, #8
 80019b4:	4619      	mov	r1, r3
 80019b6:	4610      	mov	r0, r2
 80019b8:	f000 fce4 	bl	8002384 <rbpop>
    rbpop(&manip->ddq0, &ddq[0]);
 80019bc:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80019c0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80019ca:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 fcd7 	bl	8002384 <rbpop>
    rbpop(&manip->ddq1, &ddq[1]);
 80019d6:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80019da:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f503 72dc 	add.w	r2, r3, #440	; 0x1b8
 80019e4:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80019e8:	3308      	adds	r3, #8
 80019ea:	4619      	mov	r1, r3
 80019ec:	4610      	mov	r0, r2
 80019ee:	f000 fcc9 	bl	8002384 <rbpop>
    rblast(&manip->q0_actual, &q_actual[0]);
 80019f2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80019f6:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001a00:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8001a04:	4611      	mov	r1, r2
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 fcf6 	bl	80023f8 <rblast>
    rblast(&manip->q1_actual, &q_actual[1]);
 8001a0c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a10:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f503 7230 	add.w	r2, r3, #704	; 0x2c0
 8001a1a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001a1e:	3308      	adds	r3, #8
 8001a20:	4619      	mov	r1, r3
 8001a22:	4610      	mov	r0, r2
 8001a24:	f000 fce8 	bl	80023f8 <rblast>
    rblast(&manip->dq0_actual, &dq_actual[0]);
 8001a28:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a2c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f503 7346 	add.w	r3, r3, #792	; 0x318
 8001a36:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 fcdb 	bl	80023f8 <rblast>
    rblast(&manip->dq1_actual, &dq_actual[1]);
 8001a42:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a46:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f503 725c 	add.w	r2, r3, #880	; 0x370
 8001a50:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001a54:	3308      	adds	r3, #8
 8001a56:	4619      	mov	r1, r3
 8001a58:	4610      	mov	r0, r2
 8001a5a:	f000 fccd 	bl	80023f8 <rblast>
    rblast(&manip->ddq0_actual, &ddq_actual[0]);
 8001a5e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a62:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8001a6c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 fcc0 	bl	80023f8 <rblast>
    rblast(&manip->ddq1_actual, &ddq_actual[1]);
 8001a78:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a7c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f503 6284 	add.w	r2, r3, #1056	; 0x420
 8001a86:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001a8a:	3308      	adds	r3, #8
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4610      	mov	r0, r2
 8001a90:	f000 fcb2 	bl	80023f8 <rblast>
    B_calc(manip);
 8001a94:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001a98:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001a9c:	6818      	ldr	r0, [r3, #0]
 8001a9e:	f7ff fc0b 	bl	80012b8 <B_calc>
    C_calc(manip);
 8001aa2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001aa6:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	f7ff fdb4 	bl	8001618 <C_calc>

    diff(q, q_actual, 2, ep); /* q - q_d */
 8001ab0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ab4:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8001ab8:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8001abc:	2202      	movs	r2, #2
 8001abe:	f7ff fbcc 	bl	800125a <diff>
    diff(dq, dq_actual, 2, ed); /* dq - dq_d */
 8001ac2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001ac6:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8001aca:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8001ace:	2202      	movs	r2, #2
 8001ad0:	f7ff fbc3 	bl	800125a <diff>

    dot(Kp, 2, 2, ep, 2, 1, Kpep); /* Kp*ep */
 8001ad4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001ad8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001adc:	9302      	str	r3, [sp, #8]
 8001ade:	2301      	movs	r3, #1
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	2202      	movs	r2, #2
 8001aea:	2102      	movs	r1, #2
 8001aec:	484c      	ldr	r0, [pc, #304]	; (8001c20 <controller+0x2e4>)
 8001aee:	f7ff fa7b 	bl	8000fe8 <dot>
    dot(Kd, 2, 2, ed, 2, 1, Kded); /* Kd*ed */
 8001af2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001af6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2301      	movs	r3, #1
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4613      	mov	r3, r2
 8001b06:	2202      	movs	r2, #2
 8001b08:	2102      	movs	r1, #2
 8001b0a:	4846      	ldr	r0, [pc, #280]	; (8001c24 <controller+0x2e8>)
 8001b0c:	f7ff fa6c 	bl	8000fe8 <dot>

    /* y = Kp*e_p + Kd*e_d + ddq */
    sum(Kpep, Kded, 2, y);
 8001b10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b14:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001b18:	f107 0078 	add.w	r0, r7, #120	; 0x78
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	f7ff fb6f 	bl	8001200 <sum>
    sum(y, ddq, 2, y);
 8001b22:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b26:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 8001b2a:	f107 0098 	add.w	r0, r7, #152	; 0x98
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f7ff fb66 	bl	8001200 <sum>

    dot(manip->B, 2, 2, y, 2, 1, By); /* B*y */
 8001b34:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001b38:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f503 609a 	add.w	r0, r3, #1232	; 0x4d0
 8001b42:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001b46:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b4a:	9302      	str	r3, [sp, #8]
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	2302      	movs	r3, #2
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	4613      	mov	r3, r2
 8001b56:	2202      	movs	r2, #2
 8001b58:	2102      	movs	r1, #2
 8001b5a:	f7ff fa45 	bl	8000fe8 <dot>
    dot(manip->C, 2, 2, dq_actual, 2, 1, Cdq); /* C*dq */
 8001b5e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001b62:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f503 609e 	add.w	r0, r3, #1264	; 0x4f0
 8001b6c:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001b70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b74:	9302      	str	r3, [sp, #8]
 8001b76:	2301      	movs	r3, #1
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	2202      	movs	r2, #2
 8001b82:	2102      	movs	r1, #2
 8001b84:	f7ff fa30 	bl	8000fe8 <dot>
    sum(By, Cdq, 2, tau); /* tau = B*y+C*dq  */
 8001b88:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001b8c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001b90:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001b94:	2202      	movs	r2, #2
 8001b96:	f7ff fb33 	bl	8001200 <sum>

    dot(manip->B, 2, 2, ddq_actual, 2, 1, Bddq); /* B*ddq */
 8001b9a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001b9e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f503 609a 	add.w	r0, r3, #1232	; 0x4d0
 8001ba8:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8001bac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb0:	9302      	str	r3, [sp, #8]
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	9301      	str	r3, [sp, #4]
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	2102      	movs	r1, #2
 8001bc0:	f7ff fa12 	bl	8000fe8 <dot>
    diff(tau, Bddq, 2, result); /* tau - B*ddq */
 8001bc4:	f107 0308 	add.w	r3, r7, #8
 8001bc8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001bcc:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	f7ff fb42 	bl	800125a <diff>
    inv2x2(manip->C, invC); /* inv(C) */
 8001bd6:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001bda:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8001be4:	f107 0218 	add.w	r2, r7, #24
 8001be8:	4611      	mov	r1, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fa89 	bl	8001102 <inv2x2>
    dot(invC, 2, 2, result, 2, 1, u); /* u = inv(C) * (tau - B*ddq) */
 8001bf0:	f107 0208 	add.w	r2, r7, #8
 8001bf4:	f107 0018 	add.w	r0, r7, #24
 8001bf8:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001bfc:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	9302      	str	r3, [sp, #8]
 8001c04:	2301      	movs	r3, #1
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	2302      	movs	r3, #2
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	2202      	movs	r2, #2
 8001c10:	2102      	movs	r1, #2
 8001c12:	f7ff f9e9 	bl	8000fe8 <dot>
}
 8001c16:	bf00      	nop
 8001c18:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	08007f00 	.word	0x08007f00
 8001c24:	08007f20 	.word	0x08007f20

08001c28 <rad2stepdir>:
- int8_t *dir: pointer to the variable that will hold the direction (+1 means counterclockwise, -1 means clockwise);
@outputs: 
- void;
@#
*/
void rad2stepdir(double dq, double resolution, double frequency, uint32_t *steps, int8_t *dir){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	; 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	ed87 0b06 	vstr	d0, [r7, #24]
 8001c32:	ed87 1b04 	vstr	d1, [r7, #16]
 8001c36:	ed87 2b02 	vstr	d2, [r7, #8]
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
    dq = delta_q/delta_t = delta_q*f -> stepdir*Resolution*f
    stepdir = dq/(Resolution*f)
    dir = sign(stepdir)
    step = abs(stepdir)
    */
    int32_t stepdir = (int32_t) (dq/(resolution*frequency));
 8001c3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c42:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c46:	f7fe fce7 	bl	8000618 <__aeabi_dmul>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c52:	f7fe fe0b 	bl	800086c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f7fe ff75 	bl	8000b4c <__aeabi_d2iz>
 8001c62:	4603      	mov	r3, r0
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
    *dir = SIGN(stepdir);
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	0fdb      	lsrs	r3, r3, #31
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	461a      	mov	r2, r3
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bfd4      	ite	le
 8001c76:	2301      	movle	r3, #1
 8001c78:	2300      	movgt	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	b25a      	sxtb	r2, r3
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	701a      	strb	r2, [r3, #0]
    *steps = abs(stepdir);
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	bfb8      	it	lt
 8001c8c:	425b      	neglt	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	601a      	str	r2, [r3, #0]
}
 8001c94:	bf00      	nop
 8001c96:	3728      	adds	r7, #40	; 0x28
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <init_rate>:
- uint16_t ms: number of millisecond that define the rate;
@outputs: 
- void;
@#
*/
void init_rate(rate_t *rate, uint16_t ms){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	807b      	strh	r3, [r7, #2]
    rate->last_time = (double) NOW_TIME;
 8001ca8:	f003 fe98 	bl	80059dc <clock>
 8001cac:	4603      	mov	r3, r0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fc38 	bl	8000524 <__aeabi_ui2d>
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	4b07      	ldr	r3, [pc, #28]	; (8001cd8 <init_rate+0x3c>)
 8001cba:	f7fe fdd7 	bl	800086c <__aeabi_ddiv>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	e9c1 2300 	strd	r2, r3, [r1]
    rate->delta_time = ms;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	811a      	strh	r2, [r3, #8]
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40590000 	.word	0x40590000

08001cdc <rate_sleep>:
- rate_t *rate: pointer to the rate struct;
@outputs: 
- void;
@#
*/
void rate_sleep(rate_t *rate){
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
    double now, interval;
    now = (double) NOW_TIME;
 8001ce4:	f003 fe7a 	bl	80059dc <clock>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fc1a 	bl	8000524 <__aeabi_ui2d>
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <rate_sleep+0xa0>)
 8001cf6:	f7fe fdb9 	bl	800086c <__aeabi_ddiv>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	e9c7 2304 	strd	r2, r3, [r7, #16]
    interval = (double) (now - rate->last_time); /* time passed from the last rate_sleep call */
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d0c:	f7fe facc 	bl	80002a8 <__aeabi_dsub>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	e9c7 2302 	strd	r2, r3, [r7, #8]
    /* wait until enough time has passed from the last rate_sleep call */
    while( interval < rate->delta_time){
 8001d18:	e019      	b.n	8001d4e <rate_sleep+0x72>
        now = (double) NOW_TIME;
 8001d1a:	f003 fe5f 	bl	80059dc <clock>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fbff 	bl	8000524 <__aeabi_ui2d>
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <rate_sleep+0xa0>)
 8001d2c:	f7fe fd9e 	bl	800086c <__aeabi_ddiv>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	e9c7 2304 	strd	r2, r3, [r7, #16]
        interval = (double) (now - rate->last_time);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d42:	f7fe fab1 	bl	80002a8 <__aeabi_dsub>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while( interval < rate->delta_time){
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	891b      	ldrh	r3, [r3, #8]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe fbf6 	bl	8000544 <__aeabi_i2d>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d60:	f7fe fecc 	bl	8000afc <__aeabi_dcmplt>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1d7      	bne.n	8001d1a <rate_sleep+0x3e>
    }
    /* if enough time has passed, save the time stamp and go on with the process */
    rate->last_time = now;
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d70:	e9c1 2300 	strd	r2, r3, [r1]
    return;
 8001d74:	bf00      	nop
}
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40590000 	.word	0x40590000

08001d80 <read_encoders>:


void read_encoders(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, man_t *manip){
 8001d80:	b5b0      	push	{r4, r5, r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
    /*
    CNT/ARR returns a value between 0 and 1: by multiplying it by 2*pi the resulting value shows the position of the motor
    the reduction of the motor is already taken care of in the ARR value: ARR=CPR*REDUCTION -> 4x1000xreduction
    4x is caused by the timer mode (TI1 and TI2)
    */
    double displacement1 = (double) (2*M_PI*(htim1->Instance->CNT)/(htim1->Instance->ARR));
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fbc6 	bl	8000524 <__aeabi_ui2d>
 8001d98:	a335      	add	r3, pc, #212	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d9e:	f7fe fc3b 	bl	8000618 <__aeabi_dmul>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4614      	mov	r4, r2
 8001da8:	461d      	mov	r5, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fbb7 	bl	8000524 <__aeabi_ui2d>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4620      	mov	r0, r4
 8001dbc:	4629      	mov	r1, r5
 8001dbe:	f7fe fd55 	bl	800086c <__aeabi_ddiv>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double displacement2 = (double) (2*M_PI) - (2*M_PI*(htim2->Instance->CNT)/(htim2->Instance->ARR)); /* the motor is upside down */
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fba7 	bl	8000524 <__aeabi_ui2d>
 8001dd6:	a326      	add	r3, pc, #152	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ddc:	f7fe fc1c 	bl	8000618 <__aeabi_dmul>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4614      	mov	r4, r2
 8001de6:	461d      	mov	r5, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fb98 	bl	8000524 <__aeabi_ui2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4620      	mov	r0, r4
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	f7fe fd36 	bl	800086c <__aeabi_ddiv>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	a11a      	add	r1, pc, #104	; (adr r1, 8001e70 <read_encoders+0xf0>)
 8001e06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e0a:	f7fe fa4d 	bl	80002a8 <__aeabi_dsub>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	e9c7 2306 	strd	r2, r3, [r7, #24]
    /* dir: 0 = counterclockwise, 1 = clockwise */
    uint8_t dir1 = (uint8_t) (htim1->Instance->CR1 >> 4); //(uint8_t) ((htim1->Instance->CR1)&((uint32_t) 1<<4))>>4; /* the 5th bit of the CR1 register is the DIR bit */
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	091b      	lsrs	r3, r3, #4
 8001e1e:	75fb      	strb	r3, [r7, #23]
    uint8_t dir2 = (uint8_t) (htim2->Instance->CR1 >> 4); // 1 - (uint8_t) ((htim2->Instance->CR1)&((uint32_t) 1<<4))>>4; /* the motor is upside down, the direction is inverted */
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	091b      	lsrs	r3, r3, #4
 8001e28:	75bb      	strb	r3, [r7, #22]
    if(displacement1 > 2*M_PI){
 8001e2a:	a311      	add	r3, pc, #68	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e34:	f7fe fe80 	bl	8000b38 <__aeabi_dcmpgt>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d004      	beq.n	8001e48 <read_encoders+0xc8>
        displacement1 = 2*M_PI; /* clamping */
 8001e3e:	a30c      	add	r3, pc, #48	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e44:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }
    if(displacement2 > 2*M_PI){
 8001e48:	a309      	add	r3, pc, #36	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e52:	f7fe fe71 	bl	8000b38 <__aeabi_dcmpgt>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d100      	bne.n	8001e5e <read_encoders+0xde>
        displacement2 = 2*M_PI; /* clamping */
    }

}
 8001e5c:	e004      	b.n	8001e68 <read_encoders+0xe8>
        displacement2 = 2*M_PI; /* clamping */
 8001e5e:	a304      	add	r3, pc, #16	; (adr r3, 8001e70 <read_encoders+0xf0>)
 8001e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e64:	e9c7 2306 	strd	r2, r3, [r7, #24]
}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	; 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e70:	54442d18 	.word	0x54442d18
 8001e74:	401921fb 	.word	0x401921fb

08001e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08c      	sub	sp, #48	; 0x30
 8001e7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e7e:	f000 fda7 	bl	80029d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e82:	f000 f863 	bl	8001f4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e86:	f000 f9bd 	bl	8002204 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e8a:	f000 f99b 	bl	80021c4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001e8e:	f000 f96f 	bl	8002170 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001e92:	f000 f8c5 	bl	8002020 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001e96:	f000 f917 	bl	80020c8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_man(&manip); /* initialize the manipulator struct */
 8001e9a:	4827      	ldr	r0, [pc, #156]	; (8001f38 <main+0xc0>)
 8001e9c:	f7ff f86a 	bl	8000f74 <init_man>
  init_rate(&rate, T_C); /* initialize the rate struct */
 8001ea0:	f107 0320 	add.w	r3, r7, #32
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fef8 	bl	8001c9c <init_rate>
  HAL_UART_Receive_DMA(&huart2, (uint8_t*) &rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 8001eac:	2240      	movs	r2, #64	; 0x40
 8001eae:	4923      	ldr	r1, [pc, #140]	; (8001f3c <main+0xc4>)
 8001eb0:	4823      	ldr	r0, [pc, #140]	; (8001f40 <main+0xc8>)
 8001eb2:	f002 fcda 	bl	800486a <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /* start timers */
  HAL_TIM_Base_Start_IT(&htim3);
 8001eb6:	4823      	ldr	r0, [pc, #140]	; (8001f44 <main+0xcc>)
 8001eb8:	f002 f946 	bl	8004148 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001ebc:	4822      	ldr	r0, [pc, #136]	; (8001f48 <main+0xd0>)
 8001ebe:	f002 f943 	bl	8004148 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    read_encoders(&htim3, &htim4, &manip);
 8001ec2:	4a1d      	ldr	r2, [pc, #116]	; (8001f38 <main+0xc0>)
 8001ec4:	4920      	ldr	r1, [pc, #128]	; (8001f48 <main+0xd0>)
 8001ec6:	481f      	ldr	r0, [pc, #124]	; (8001f44 <main+0xcc>)
 8001ec8:	f7ff ff5a 	bl	8001d80 <read_encoders>
    controller(&manip, u); /* apply the control law to find the input */
 8001ecc:	f107 0310 	add.w	r3, r7, #16
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4819      	ldr	r0, [pc, #100]	; (8001f38 <main+0xc0>)
 8001ed4:	f7ff fd32 	bl	800193c <controller>
    /* change the input from [rad/s] to [steps] and [direction] (stepdir) */
    rad2stepdir(u[0], (double) RESOLUTION, (double) 1/T_C, &steps0, &dir0); /* first motor */
 8001ed8:	ed97 7b04 	vldr	d7, [r7, #16]
 8001edc:	1dfa      	adds	r2, r7, #7
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	ed9f 2b10 	vldr	d2, [pc, #64]	; 8001f28 <main+0xb0>
 8001eea:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8001f30 <main+0xb8>
 8001eee:	eeb0 0a47 	vmov.f32	s0, s14
 8001ef2:	eef0 0a67 	vmov.f32	s1, s15
 8001ef6:	f7ff fe97 	bl	8001c28 <rad2stepdir>
    rad2stepdir(u[1], (double) RESOLUTION, (double) 1/T_C, &steps1, &dir1); /* second motor */
 8001efa:	ed97 7b06 	vldr	d7, [r7, #24]
 8001efe:	1dba      	adds	r2, r7, #6
 8001f00:	f107 0308 	add.w	r3, r7, #8
 8001f04:	4611      	mov	r1, r2
 8001f06:	4618      	mov	r0, r3
 8001f08:	ed9f 2b07 	vldr	d2, [pc, #28]	; 8001f28 <main+0xb0>
 8001f0c:	ed9f 1b08 	vldr	d1, [pc, #32]	; 8001f30 <main+0xb8>
 8001f10:	eeb0 0a47 	vmov.f32	s0, s14
 8001f14:	eef0 0a67 	vmov.f32	s1, s15
 8001f18:	f7ff fe86 	bl	8001c28 <rad2stepdir>
    /* apply the inputs to the motors */
    // TODO: implement methods to apply inputs to motors !!
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    rate_sleep(&rate); /* wait with a fixed frequency */
 8001f1c:	f107 0320 	add.w	r3, r7, #32
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fedb 	bl	8001cdc <rate_sleep>
    read_encoders(&htim3, &htim4, &manip);
 8001f26:	e7cc      	b.n	8001ec2 <main+0x4a>
 8001f28:	00000000 	.word	0x00000000
 8001f2c:	40590000 	.word	0x40590000
 8001f30:	2a305532 	.word	0x2a305532
 8001f34:	3fa013a9 	.word	0x3fa013a9
 8001f38:	200000d0 	.word	0x200000d0
 8001f3c:	2000008c 	.word	0x2000008c
 8001f40:	20000670 	.word	0x20000670
 8001f44:	200005e0 	.word	0x200005e0
 8001f48:	20000628 	.word	0x20000628

08001f4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b094      	sub	sp, #80	; 0x50
 8001f50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f52:	f107 0320 	add.w	r3, r7, #32
 8001f56:	2230      	movs	r2, #48	; 0x30
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f003 fd7c 	bl	8005a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	4b28      	ldr	r3, [pc, #160]	; (8002018 <SystemClock_Config+0xcc>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f78:	4a27      	ldr	r2, [pc, #156]	; (8002018 <SystemClock_Config+0xcc>)
 8001f7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f80:	4b25      	ldr	r3, [pc, #148]	; (8002018 <SystemClock_Config+0xcc>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	4b22      	ldr	r3, [pc, #136]	; (800201c <SystemClock_Config+0xd0>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <SystemClock_Config+0xd0>)
 8001f96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f9a:	6013      	str	r3, [r2, #0]
 8001f9c:	4b1f      	ldr	r3, [pc, #124]	; (800201c <SystemClock_Config+0xd0>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fac:	2301      	movs	r3, #1
 8001fae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fb0:	2310      	movs	r3, #16
 8001fb2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001fbc:	2310      	movs	r3, #16
 8001fbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001fc0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001fc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fca:	2304      	movs	r3, #4
 8001fcc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fce:	f107 0320 	add.w	r3, r7, #32
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f001 fc20 	bl	8003818 <HAL_RCC_OscConfig>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001fde:	f000 f97f 	bl	80022e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fe2:	230f      	movs	r3, #15
 8001fe4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 fe82 	bl	8003d08 <HAL_RCC_ClockConfig>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800200a:	f000 f969 	bl	80022e0 <Error_Handler>
  }
}
 800200e:	bf00      	nop
 8002010:	3750      	adds	r7, #80	; 0x50
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800
 800201c:	40007000 	.word	0x40007000

08002020 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08c      	sub	sp, #48	; 0x30
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002026:	f107 030c 	add.w	r3, r7, #12
 800202a:	2224      	movs	r2, #36	; 0x24
 800202c:	2100      	movs	r1, #0
 800202e:	4618      	mov	r0, r3
 8002030:	f003 fd12 	bl	8005a58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800203c:	4b20      	ldr	r3, [pc, #128]	; (80020c0 <MX_TIM3_Init+0xa0>)
 800203e:	4a21      	ldr	r2, [pc, #132]	; (80020c4 <MX_TIM3_Init+0xa4>)
 8002040:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002042:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <MX_TIM3_Init+0xa0>)
 8002044:	2200      	movs	r2, #0
 8002046:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002048:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <MX_TIM3_Init+0xa0>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000;
 800204e:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <MX_TIM3_Init+0xa0>)
 8002050:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002054:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002056:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <MX_TIM3_Init+0xa0>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205c:	4b18      	ldr	r3, [pc, #96]	; (80020c0 <MX_TIM3_Init+0xa0>)
 800205e:	2200      	movs	r2, #0
 8002060:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002062:	2303      	movs	r3, #3
 8002064:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800206a:	2301      	movs	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800207a:	2301      	movs	r3, #1
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002086:	f107 030c 	add.w	r3, r7, #12
 800208a:	4619      	mov	r1, r3
 800208c:	480c      	ldr	r0, [pc, #48]	; (80020c0 <MX_TIM3_Init+0xa0>)
 800208e:	f002 f8bd 	bl	800420c <HAL_TIM_Encoder_Init>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002098:	f000 f922 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800209c:	2300      	movs	r3, #0
 800209e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	4619      	mov	r1, r3
 80020a8:	4805      	ldr	r0, [pc, #20]	; (80020c0 <MX_TIM3_Init+0xa0>)
 80020aa:	f002 fb0f 	bl	80046cc <HAL_TIMEx_MasterConfigSynchronization>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80020b4:	f000 f914 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020b8:	bf00      	nop
 80020ba:	3730      	adds	r7, #48	; 0x30
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	200005e0 	.word	0x200005e0
 80020c4:	40000400 	.word	0x40000400

080020c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08c      	sub	sp, #48	; 0x30
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020ce:	f107 030c 	add.w	r3, r7, #12
 80020d2:	2224      	movs	r2, #36	; 0x24
 80020d4:	2100      	movs	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f003 fcbe 	bl	8005a58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020e4:	4b20      	ldr	r3, [pc, #128]	; (8002168 <MX_TIM4_Init+0xa0>)
 80020e6:	4a21      	ldr	r2, [pc, #132]	; (800216c <MX_TIM4_Init+0xa4>)
 80020e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80020ea:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <MX_TIM4_Init+0xa0>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f0:	4b1d      	ldr	r3, [pc, #116]	; (8002168 <MX_TIM4_Init+0xa0>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 80020f6:	4b1c      	ldr	r3, [pc, #112]	; (8002168 <MX_TIM4_Init+0xa0>)
 80020f8:	f644 6220 	movw	r2, #20000	; 0x4e20
 80020fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fe:	4b1a      	ldr	r3, [pc, #104]	; (8002168 <MX_TIM4_Init+0xa0>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002104:	4b18      	ldr	r3, [pc, #96]	; (8002168 <MX_TIM4_Init+0xa0>)
 8002106:	2200      	movs	r2, #0
 8002108:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800210a:	2303      	movs	r3, #3
 800210c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002112:	2301      	movs	r3, #1
 8002114:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002122:	2301      	movs	r3, #1
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002126:	2300      	movs	r3, #0
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	4619      	mov	r1, r3
 8002134:	480c      	ldr	r0, [pc, #48]	; (8002168 <MX_TIM4_Init+0xa0>)
 8002136:	f002 f869 	bl	800420c <HAL_TIM_Encoder_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002140:	f000 f8ce 	bl	80022e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002144:	2300      	movs	r3, #0
 8002146:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	4619      	mov	r1, r3
 8002150:	4805      	ldr	r0, [pc, #20]	; (8002168 <MX_TIM4_Init+0xa0>)
 8002152:	f002 fabb 	bl	80046cc <HAL_TIMEx_MasterConfigSynchronization>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800215c:	f000 f8c0 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002160:	bf00      	nop
 8002162:	3730      	adds	r7, #48	; 0x30
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000628 	.word	0x20000628
 800216c:	40000800 	.word	0x40000800

08002170 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002176:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <MX_USART2_UART_Init+0x50>)
 8002178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800217c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002196:	220c      	movs	r2, #12
 8002198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a6:	4805      	ldr	r0, [pc, #20]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 80021a8:	f002 fb12 	bl	80047d0 <HAL_UART_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021b2:	f000 f895 	bl	80022e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000670 	.word	0x20000670
 80021c0:	40004400 	.word	0x40004400

080021c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	607b      	str	r3, [r7, #4]
 80021ce:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <MX_DMA_Init+0x3c>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	4a0b      	ldr	r2, [pc, #44]	; (8002200 <MX_DMA_Init+0x3c>)
 80021d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021d8:	6313      	str	r3, [r2, #48]	; 0x30
 80021da:	4b09      	ldr	r3, [pc, #36]	; (8002200 <MX_DMA_Init+0x3c>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021e2:	607b      	str	r3, [r7, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	2010      	movs	r0, #16
 80021ec:	f000 fd3d 	bl	8002c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80021f0:	2010      	movs	r0, #16
 80021f2:	f000 fd56 	bl	8002ca2 <HAL_NVIC_EnableIRQ>

}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800

08002204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
 8002218:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	4b2d      	ldr	r3, [pc, #180]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a2c      	ldr	r2, [pc, #176]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002224:	f043 0304 	orr.w	r3, r3, #4
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b2a      	ldr	r3, [pc, #168]	; (80022d4 <MX_GPIO_Init+0xd0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	4b26      	ldr	r3, [pc, #152]	; (80022d4 <MX_GPIO_Init+0xd0>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	4a25      	ldr	r2, [pc, #148]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002244:	6313      	str	r3, [r2, #48]	; 0x30
 8002246:	4b23      	ldr	r3, [pc, #140]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	4b1f      	ldr	r3, [pc, #124]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a1e      	ldr	r2, [pc, #120]	; (80022d4 <MX_GPIO_Init+0xd0>)
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b1c      	ldr	r3, [pc, #112]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	607b      	str	r3, [r7, #4]
 8002272:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	4a17      	ldr	r2, [pc, #92]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002278:	f043 0302 	orr.w	r3, r3, #2
 800227c:	6313      	str	r3, [r2, #48]	; 0x30
 800227e:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <MX_GPIO_Init+0xd0>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	607b      	str	r3, [r7, #4]
 8002288:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800228a:	2200      	movs	r2, #0
 800228c:	2120      	movs	r1, #32
 800228e:	4812      	ldr	r0, [pc, #72]	; (80022d8 <MX_GPIO_Init+0xd4>)
 8002290:	f001 faa8 	bl	80037e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800229a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800229e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	4619      	mov	r1, r3
 80022aa:	480c      	ldr	r0, [pc, #48]	; (80022dc <MX_GPIO_Init+0xd8>)
 80022ac:	f001 f916 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80022b0:	2320      	movs	r3, #32
 80022b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b4:	2301      	movs	r3, #1
 80022b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022bc:	2300      	movs	r3, #0
 80022be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	4804      	ldr	r0, [pc, #16]	; (80022d8 <MX_GPIO_Init+0xd4>)
 80022c8:	f001 f908 	bl	80034dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022cc:	bf00      	nop
 80022ce:	3728      	adds	r7, #40	; 0x28
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40020000 	.word	0x40020000
 80022dc:	40020800 	.word	0x40020800

080022e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022e4:	b672      	cpsid	i
}
 80022e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e8:	e7fe      	b.n	80022e8 <Error_Handler+0x8>
	...

080022ec <rbpush>:
- rbelement_t data: value that will be pushed in the ring buffer;
@outputs: 
- rberror_t: whether the push operation was completed. By the nature of the circular buffer: if the buffer is full then the oldest value will be overwritten.
@#
*/
rberror_t rbpush(ringbuffer_t *buffer, rbelement_t data){
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	ed87 0b00 	vstr	d0, [r7]
    buffer->buffer[buffer->tail] = data;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	3301      	adds	r3, #1
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	18d1      	adds	r1, r2, r3
 8002304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002308:	e9c1 2300 	strd	r2, r3, [r1]
    buffer->tail++;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	3301      	adds	r3, #1
 8002312:	b2da      	uxtb	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	701a      	strb	r2, [r3, #0]
    buffer->tail %= RBUF_SZ; /* avoid that tail goes outside the boundaries of the buffer */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	781a      	ldrb	r2, [r3, #0]
 800231c:	4b18      	ldr	r3, [pc, #96]	; (8002380 <rbpush+0x94>)
 800231e:	fba3 1302 	umull	r1, r3, r3, r2
 8002322:	08d9      	lsrs	r1, r3, #3
 8002324:	460b      	mov	r3, r1
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	b2da      	uxtb	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	701a      	strb	r2, [r3, #0]
    /* the buffer can only hold RBUF_SZ elements, so old ones will be overwritten */
    if(buffer->length == RBUF_SZ){
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	789b      	ldrb	r3, [r3, #2]
 8002338:	2b0a      	cmp	r3, #10
 800233a:	d114      	bne.n	8002366 <rbpush+0x7a>
        /* overwriting data: also move head forward */
        buffer->head++;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	785b      	ldrb	r3, [r3, #1]
 8002340:	3301      	adds	r3, #1
 8002342:	b2da      	uxtb	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	705a      	strb	r2, [r3, #1]
        buffer->head %= RBUF_SZ; /* avoid that head goes outside the boundaries of the buffer */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	785a      	ldrb	r2, [r3, #1]
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <rbpush+0x94>)
 800234e:	fba3 1302 	umull	r1, r3, r3, r2
 8002352:	08d9      	lsrs	r1, r3, #3
 8002354:	460b      	mov	r3, r1
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	b2da      	uxtb	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	705a      	strb	r2, [r3, #1]
 8002364:	e005      	b.n	8002372 <rbpush+0x86>
    }else{
        buffer->length++;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	789b      	ldrb	r3, [r3, #2]
 800236a:	3301      	adds	r3, #1
 800236c:	b2da      	uxtb	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	709a      	strb	r2, [r3, #2]
    }
    return 1;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	cccccccd 	.word	0xcccccccd

08002384 <rbpop>:
- rbelement_t *data: pointer to the variable that will hold the popped value;
@outputs: 
- rberror_t: whether the popping procedure was concluded successfully.
@#
*/
rberror_t rbpop(ringbuffer_t *buffer, rbelement_t *data){
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	789b      	ldrb	r3, [r3, #2]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <rbpop+0x16>
        return 0; /* pop operation could not be completed because the buffer is empty */
 8002396:	2300      	movs	r3, #0
 8002398:	e025      	b.n	80023e6 <rbpop+0x62>
    }
    *data = buffer->buffer[buffer->head];
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	785b      	ldrb	r3, [r3, #1]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	3301      	adds	r3, #1
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	6839      	ldr	r1, [r7, #0]
 80023ac:	e9c1 2300 	strd	r2, r3, [r1]
    buffer->head++;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	785b      	ldrb	r3, [r3, #1]
 80023b4:	3301      	adds	r3, #1
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	705a      	strb	r2, [r3, #1]
    buffer->head %= RBUF_SZ;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	785a      	ldrb	r2, [r3, #1]
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <rbpop+0x70>)
 80023c2:	fba3 1302 	umull	r1, r3, r3, r2
 80023c6:	08d9      	lsrs	r1, r3, #3
 80023c8:	460b      	mov	r3, r1
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	705a      	strb	r2, [r3, #1]
    buffer->length--;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	789b      	ldrb	r3, [r3, #2]
 80023dc:	3b01      	subs	r3, #1
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	709a      	strb	r2, [r3, #2]
    return 1;
 80023e4:	2301      	movs	r3, #1
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	cccccccd 	.word	0xcccccccd

080023f8 <rblast>:
- rbelement_t *data: pointer to the variable that will be taken from the buffer;
@outputs: 
- rbelement_t: whether the operation was concluded successfully.
@#
*/
rberror_t rblast(ringbuffer_t *buffer, rbelement_t *data){
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	789b      	ldrb	r3, [r3, #2]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <rblast+0x16>
        return 0; // operation failed
 800240a:	2300      	movs	r3, #0
 800240c:	e00e      	b.n	800242c <rblast+0x34>
    }
    uint8_t index = buffer->tail-1;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	3b01      	subs	r3, #1
 8002414:	73fb      	strb	r3, [r7, #15]
    if(index < 0){
        index += RBUF_SZ;
    }
    *data = buffer->buffer[index];
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	3301      	adds	r3, #1
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002424:	6839      	ldr	r1, [r7, #0]
 8002426:	e9c1 2300 	strd	r2, r3, [r1]
    return 1;
 800242a:	2301      	movs	r3, #1
}
 800242c:	4618      	mov	r0, r3
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <rbclear>:
- ringbuffer_t *buffer: buffer to clear;
@outputs: 
- void;
@#
*/
void rbclear(ringbuffer_t *buffer){
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	73fb      	strb	r3, [r7, #15]
    for(i = 0; i < RBUF_SZ; i++){
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]
 8002448:	e00d      	b.n	8002466 <rbclear+0x2e>
        buffer->buffer[i] = 0;
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	3301      	adds	r3, #1
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	18d1      	adds	r1, r2, r3
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < RBUF_SZ; i++){
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	3301      	adds	r3, #1
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	2b09      	cmp	r3, #9
 800246a:	d9ee      	bls.n	800244a <rbclear+0x12>
    }
    buffer->length = 0;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	709a      	strb	r2, [r3, #2]
    buffer->head = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	705a      	strb	r2, [r3, #1]
    buffer->tail = 0;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	607b      	str	r3, [r7, #4]
 8002496:	4b10      	ldr	r3, [pc, #64]	; (80024d8 <HAL_MspInit+0x4c>)
 8002498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249a:	4a0f      	ldr	r2, [pc, #60]	; (80024d8 <HAL_MspInit+0x4c>)
 800249c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a0:	6453      	str	r3, [r2, #68]	; 0x44
 80024a2:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <HAL_MspInit+0x4c>)
 80024a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024aa:	607b      	str	r3, [r7, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	603b      	str	r3, [r7, #0]
 80024b2:	4b09      	ldr	r3, [pc, #36]	; (80024d8 <HAL_MspInit+0x4c>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <HAL_MspInit+0x4c>)
 80024b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024bc:	6413      	str	r3, [r2, #64]	; 0x40
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_MspInit+0x4c>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c6:	603b      	str	r3, [r7, #0]
 80024c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024ca:	2007      	movs	r0, #7
 80024cc:	f000 fbc2 	bl	8002c54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40023800 	.word	0x40023800

080024dc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08c      	sub	sp, #48	; 0x30
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e4:	f107 031c 	add.w	r3, r7, #28
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
 80024f2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a3a      	ldr	r2, [pc, #232]	; (80025e4 <HAL_TIM_Encoder_MspInit+0x108>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d134      	bne.n	8002568 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	61bb      	str	r3, [r7, #24]
 8002502:	4b39      	ldr	r3, [pc, #228]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	4a38      	ldr	r2, [pc, #224]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002508:	f043 0302 	orr.w	r3, r3, #2
 800250c:	6413      	str	r3, [r2, #64]	; 0x40
 800250e:	4b36      	ldr	r3, [pc, #216]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	61bb      	str	r3, [r7, #24]
 8002518:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	4b32      	ldr	r3, [pc, #200]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a31      	ldr	r2, [pc, #196]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b2f      	ldr	r3, [pc, #188]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002536:	23c0      	movs	r3, #192	; 0xc0
 8002538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253a:	2302      	movs	r3, #2
 800253c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002542:	2300      	movs	r3, #0
 8002544:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002546:	2302      	movs	r3, #2
 8002548:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f107 031c 	add.w	r3, r7, #28
 800254e:	4619      	mov	r1, r3
 8002550:	4826      	ldr	r0, [pc, #152]	; (80025ec <HAL_TIM_Encoder_MspInit+0x110>)
 8002552:	f000 ffc3 	bl	80034dc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002556:	2200      	movs	r2, #0
 8002558:	2100      	movs	r1, #0
 800255a:	201d      	movs	r0, #29
 800255c:	f000 fb85 	bl	8002c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002560:	201d      	movs	r0, #29
 8002562:	f000 fb9e 	bl	8002ca2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002566:	e038      	b.n	80025da <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a20      	ldr	r2, [pc, #128]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x114>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d133      	bne.n	80025da <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	4b1c      	ldr	r3, [pc, #112]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	4a1b      	ldr	r2, [pc, #108]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800257c:	f043 0304 	orr.w	r3, r3, #4
 8002580:	6413      	str	r3, [r2, #64]	; 0x40
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002598:	f043 0302 	orr.w	r3, r3, #2
 800259c:	6313      	str	r3, [r2, #48]	; 0x30
 800259e:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025aa:	23c0      	movs	r3, #192	; 0xc0
 80025ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ae:	2302      	movs	r3, #2
 80025b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b6:	2300      	movs	r3, #0
 80025b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025ba:	2302      	movs	r3, #2
 80025bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025be:	f107 031c 	add.w	r3, r7, #28
 80025c2:	4619      	mov	r1, r3
 80025c4:	480b      	ldr	r0, [pc, #44]	; (80025f4 <HAL_TIM_Encoder_MspInit+0x118>)
 80025c6:	f000 ff89 	bl	80034dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2100      	movs	r1, #0
 80025ce:	201e      	movs	r0, #30
 80025d0:	f000 fb4b 	bl	8002c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025d4:	201e      	movs	r0, #30
 80025d6:	f000 fb64 	bl	8002ca2 <HAL_NVIC_EnableIRQ>
}
 80025da:	bf00      	nop
 80025dc:	3730      	adds	r7, #48	; 0x30
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40000400 	.word	0x40000400
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40020000 	.word	0x40020000
 80025f0:	40000800 	.word	0x40000800
 80025f4:	40020400 	.word	0x40020400

080025f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	; 0x28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a39      	ldr	r2, [pc, #228]	; (80026fc <HAL_UART_MspInit+0x104>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d16b      	bne.n	80026f2 <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	4b38      	ldr	r3, [pc, #224]	; (8002700 <HAL_UART_MspInit+0x108>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	4a37      	ldr	r2, [pc, #220]	; (8002700 <HAL_UART_MspInit+0x108>)
 8002624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002628:	6413      	str	r3, [r2, #64]	; 0x40
 800262a:	4b35      	ldr	r3, [pc, #212]	; (8002700 <HAL_UART_MspInit+0x108>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	4b31      	ldr	r3, [pc, #196]	; (8002700 <HAL_UART_MspInit+0x108>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	4a30      	ldr	r2, [pc, #192]	; (8002700 <HAL_UART_MspInit+0x108>)
 8002640:	f043 0301 	orr.w	r3, r3, #1
 8002644:	6313      	str	r3, [r2, #48]	; 0x30
 8002646:	4b2e      	ldr	r3, [pc, #184]	; (8002700 <HAL_UART_MspInit+0x108>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002652:	230c      	movs	r3, #12
 8002654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265e:	2303      	movs	r3, #3
 8002660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002662:	2307      	movs	r3, #7
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002666:	f107 0314 	add.w	r3, r7, #20
 800266a:	4619      	mov	r1, r3
 800266c:	4825      	ldr	r0, [pc, #148]	; (8002704 <HAL_UART_MspInit+0x10c>)
 800266e:	f000 ff35 	bl	80034dc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002672:	4b25      	ldr	r3, [pc, #148]	; (8002708 <HAL_UART_MspInit+0x110>)
 8002674:	4a25      	ldr	r2, [pc, #148]	; (800270c <HAL_UART_MspInit+0x114>)
 8002676:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002678:	4b23      	ldr	r3, [pc, #140]	; (8002708 <HAL_UART_MspInit+0x110>)
 800267a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800267e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002680:	4b21      	ldr	r3, [pc, #132]	; (8002708 <HAL_UART_MspInit+0x110>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002686:	4b20      	ldr	r3, [pc, #128]	; (8002708 <HAL_UART_MspInit+0x110>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800268c:	4b1e      	ldr	r3, [pc, #120]	; (8002708 <HAL_UART_MspInit+0x110>)
 800268e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002692:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002694:	4b1c      	ldr	r3, [pc, #112]	; (8002708 <HAL_UART_MspInit+0x110>)
 8002696:	2200      	movs	r2, #0
 8002698:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800269a:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <HAL_UART_MspInit+0x110>)
 800269c:	2200      	movs	r2, #0
 800269e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80026a0:	4b19      	ldr	r3, [pc, #100]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80026a6:	4b18      	ldr	r3, [pc, #96]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026ac:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026ae:	4b16      	ldr	r3, [pc, #88]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026b0:	2204      	movs	r2, #4
 80026b2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80026b4:	4b14      	ldr	r3, [pc, #80]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026b6:	2203      	movs	r2, #3
 80026b8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80026ba:	4b13      	ldr	r3, [pc, #76]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026bc:	2200      	movs	r2, #0
 80026be:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80026c0:	4b11      	ldr	r3, [pc, #68]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80026c6:	4810      	ldr	r0, [pc, #64]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026c8:	f000 fb06 	bl	8002cd8 <HAL_DMA_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_UART_MspInit+0xde>
    {
      Error_Handler();
 80026d2:	f7ff fe05 	bl	80022e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a0b      	ldr	r2, [pc, #44]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026da:	639a      	str	r2, [r3, #56]	; 0x38
 80026dc:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <HAL_UART_MspInit+0x110>)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2100      	movs	r1, #0
 80026e6:	2026      	movs	r0, #38	; 0x26
 80026e8:	f000 fabf 	bl	8002c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026ec:	2026      	movs	r0, #38	; 0x26
 80026ee:	f000 fad8 	bl	8002ca2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026f2:	bf00      	nop
 80026f4:	3728      	adds	r7, #40	; 0x28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40004400 	.word	0x40004400
 8002700:	40023800 	.word	0x40023800
 8002704:	40020000 	.word	0x40020000
 8002708:	200006b4 	.word	0x200006b4
 800270c:	40026088 	.word	0x40026088

08002710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002714:	e7fe      	b.n	8002714 <NMI_Handler+0x4>

08002716 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002716:	b480      	push	{r7}
 8002718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800271a:	e7fe      	b.n	800271a <HardFault_Handler+0x4>

0800271c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002720:	e7fe      	b.n	8002720 <MemManage_Handler+0x4>

08002722 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002722:	b480      	push	{r7}
 8002724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002726:	e7fe      	b.n	8002726 <BusFault_Handler+0x4>

08002728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800272c:	e7fe      	b.n	800272c <UsageFault_Handler+0x4>

0800272e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800272e:	b480      	push	{r7}
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800274a:	b480      	push	{r7}
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800275c:	f000 f98a 	bl	8002a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	bd80      	pop	{r7, pc}

08002764 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002768:	4802      	ldr	r0, [pc, #8]	; (8002774 <DMA1_Stream5_IRQHandler+0x10>)
 800276a:	f000 fc4d 	bl	8003008 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200006b4 	.word	0x200006b4

08002778 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800277c:	4802      	ldr	r0, [pc, #8]	; (8002788 <TIM3_IRQHandler+0x10>)
 800277e:	f001 fdeb 	bl	8004358 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200005e0 	.word	0x200005e0

0800278c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002790:	4802      	ldr	r0, [pc, #8]	; (800279c <TIM4_IRQHandler+0x10>)
 8002792:	f001 fde1 	bl	8004358 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002796:	bf00      	nop
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20000628 	.word	0x20000628

080027a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027a4:	4802      	ldr	r0, [pc, #8]	; (80027b0 <USART2_IRQHandler+0x10>)
 80027a6:	f002 f891 	bl	80048cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000670 	.word	0x20000670

080027b4 <_getpid>:
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	2301      	movs	r3, #1
 80027ba:	4618      	mov	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <_kill>:
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
 80027ce:	f003 f919 	bl	8005a04 <__errno>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2216      	movs	r2, #22
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <_exit>:
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ffe7 	bl	80027c4 <_kill>
 80027f6:	e7fe      	b.n	80027f6 <_exit+0x12>

080027f8 <_read>:
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	2300      	movs	r3, #0
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	e00a      	b.n	8002820 <_read+0x28>
 800280a:	f3af 8000 	nop.w
 800280e:	4601      	mov	r1, r0
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	1c5a      	adds	r2, r3, #1
 8002814:	60ba      	str	r2, [r7, #8]
 8002816:	b2ca      	uxtb	r2, r1
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3301      	adds	r3, #1
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	429a      	cmp	r2, r3
 8002826:	dbf0      	blt.n	800280a <_read+0x12>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4618      	mov	r0, r3
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <_write>:
 8002832:	b580      	push	{r7, lr}
 8002834:	b086      	sub	sp, #24
 8002836:	af00      	add	r7, sp, #0
 8002838:	60f8      	str	r0, [r7, #12]
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	e009      	b.n	8002858 <_write+0x26>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	60ba      	str	r2, [r7, #8]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f3af 8000 	nop.w
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	3301      	adds	r3, #1
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	429a      	cmp	r2, r3
 800285e:	dbf1      	blt.n	8002844 <_write+0x12>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4618      	mov	r0, r3
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <_close>:
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <_fstat>:
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	6039      	str	r1, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002892:	605a      	str	r2, [r3, #4]
 8002894:	2300      	movs	r3, #0
 8002896:	4618      	mov	r0, r3
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <_isatty>:
 80028a2:	b480      	push	{r7}
 80028a4:	b083      	sub	sp, #12
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
 80028aa:	2301      	movs	r3, #1
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <_lseek>:
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	2300      	movs	r3, #0
 80028c6:	4618      	mov	r0, r3
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <_times>:
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <_sbrk>:
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	4a14      	ldr	r2, [pc, #80]	; (8002948 <_sbrk+0x5c>)
 80028f6:	4b15      	ldr	r3, [pc, #84]	; (800294c <_sbrk+0x60>)
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	4b13      	ldr	r3, [pc, #76]	; (8002950 <_sbrk+0x64>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d102      	bne.n	800290e <_sbrk+0x22>
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <_sbrk+0x64>)
 800290a:	4a12      	ldr	r2, [pc, #72]	; (8002954 <_sbrk+0x68>)
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	4b10      	ldr	r3, [pc, #64]	; (8002950 <_sbrk+0x64>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	429a      	cmp	r2, r3
 800291a:	d207      	bcs.n	800292c <_sbrk+0x40>
 800291c:	f003 f872 	bl	8005a04 <__errno>
 8002920:	4603      	mov	r3, r0
 8002922:	220c      	movs	r2, #12
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800292a:	e009      	b.n	8002940 <_sbrk+0x54>
 800292c:	4b08      	ldr	r3, [pc, #32]	; (8002950 <_sbrk+0x64>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <_sbrk+0x64>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	4a05      	ldr	r2, [pc, #20]	; (8002950 <_sbrk+0x64>)
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20020000 	.word	0x20020000
 800294c:	00000400 	.word	0x00000400
 8002950:	20000714 	.word	0x20000714
 8002954:	20000730 	.word	0x20000730

08002958 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <SystemInit+0x20>)
 800295e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002962:	4a05      	ldr	r2, [pc, #20]	; (8002978 <SystemInit+0x20>)
 8002964:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002968:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800297c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002980:	480d      	ldr	r0, [pc, #52]	; (80029b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002982:	490e      	ldr	r1, [pc, #56]	; (80029bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002984:	4a0e      	ldr	r2, [pc, #56]	; (80029c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002988:	e002      	b.n	8002990 <LoopCopyDataInit>

0800298a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800298a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800298c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800298e:	3304      	adds	r3, #4

08002990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002994:	d3f9      	bcc.n	800298a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002996:	4a0b      	ldr	r2, [pc, #44]	; (80029c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002998:	4c0b      	ldr	r4, [pc, #44]	; (80029c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800299a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800299c:	e001      	b.n	80029a2 <LoopFillZerobss>

0800299e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800299e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029a0:	3204      	adds	r2, #4

080029a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029a4:	d3fb      	bcc.n	800299e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029a6:	f7ff ffd7 	bl	8002958 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029aa:	f003 f831 	bl	8005a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029ae:	f7ff fa63 	bl	8001e78 <main>
  bx  lr    
 80029b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029bc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80029c0:	08008390 	.word	0x08008390
  ldr r2, =_sbss
 80029c4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80029c8:	2000072c 	.word	0x2000072c

080029cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029cc:	e7fe      	b.n	80029cc <ADC_IRQHandler>
	...

080029d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029d4:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <HAL_Init+0x40>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0d      	ldr	r2, [pc, #52]	; (8002a10 <HAL_Init+0x40>)
 80029da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029e0:	4b0b      	ldr	r3, [pc, #44]	; (8002a10 <HAL_Init+0x40>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a0a      	ldr	r2, [pc, #40]	; (8002a10 <HAL_Init+0x40>)
 80029e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029ec:	4b08      	ldr	r3, [pc, #32]	; (8002a10 <HAL_Init+0x40>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a07      	ldr	r2, [pc, #28]	; (8002a10 <HAL_Init+0x40>)
 80029f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f8:	2003      	movs	r0, #3
 80029fa:	f000 f92b 	bl	8002c54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029fe:	2000      	movs	r0, #0
 8002a00:	f000 f808 	bl	8002a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a04:	f7ff fd42 	bl	800248c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40023c00 	.word	0x40023c00

08002a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <HAL_InitTick+0x54>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <HAL_InitTick+0x58>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	4619      	mov	r1, r3
 8002a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f943 	bl	8002cbe <HAL_SYSTICK_Config>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e00e      	b.n	8002a60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b0f      	cmp	r3, #15
 8002a46:	d80a      	bhi.n	8002a5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a50:	f000 f90b 	bl	8002c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a54:	4a06      	ldr	r2, [pc, #24]	; (8002a70 <HAL_InitTick+0x5c>)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e000      	b.n	8002a60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	20000008 	.word	0x20000008
 8002a70:	20000004 	.word	0x20000004

08002a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a78:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <HAL_IncTick+0x20>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <HAL_IncTick+0x24>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4413      	add	r3, r2
 8002a84:	4a04      	ldr	r2, [pc, #16]	; (8002a98 <HAL_IncTick+0x24>)
 8002a86:	6013      	str	r3, [r2, #0]
}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	20000008 	.word	0x20000008
 8002a98:	20000718 	.word	0x20000718

08002a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <HAL_GetTick+0x14>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	20000718 	.word	0x20000718

08002ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae6:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	60d3      	str	r3, [r2, #12]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b00:	4b04      	ldr	r3, [pc, #16]	; (8002b14 <__NVIC_GetPriorityGrouping+0x18>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	0a1b      	lsrs	r3, r3, #8
 8002b06:	f003 0307 	and.w	r3, r3, #7
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	db0b      	blt.n	8002b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2a:	79fb      	ldrb	r3, [r7, #7]
 8002b2c:	f003 021f 	and.w	r2, r3, #31
 8002b30:	4907      	ldr	r1, [pc, #28]	; (8002b50 <__NVIC_EnableIRQ+0x38>)
 8002b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	2001      	movs	r0, #1
 8002b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	e000e100 	.word	0xe000e100

08002b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	6039      	str	r1, [r7, #0]
 8002b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	db0a      	blt.n	8002b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	490c      	ldr	r1, [pc, #48]	; (8002ba0 <__NVIC_SetPriority+0x4c>)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	0112      	lsls	r2, r2, #4
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	440b      	add	r3, r1
 8002b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b7c:	e00a      	b.n	8002b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	4908      	ldr	r1, [pc, #32]	; (8002ba4 <__NVIC_SetPriority+0x50>)
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	3b04      	subs	r3, #4
 8002b8c:	0112      	lsls	r2, r2, #4
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	440b      	add	r3, r1
 8002b92:	761a      	strb	r2, [r3, #24]
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	e000e100 	.word	0xe000e100
 8002ba4:	e000ed00 	.word	0xe000ed00

08002ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b089      	sub	sp, #36	; 0x24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0307 	and.w	r3, r3, #7
 8002bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f1c3 0307 	rsb	r3, r3, #7
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	bf28      	it	cs
 8002bc6:	2304      	movcs	r3, #4
 8002bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	3304      	adds	r3, #4
 8002bce:	2b06      	cmp	r3, #6
 8002bd0:	d902      	bls.n	8002bd8 <NVIC_EncodePriority+0x30>
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	3b03      	subs	r3, #3
 8002bd6:	e000      	b.n	8002bda <NVIC_EncodePriority+0x32>
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43da      	mvns	r2, r3
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	401a      	ands	r2, r3
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	43d9      	mvns	r1, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c00:	4313      	orrs	r3, r2
         );
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3724      	adds	r7, #36	; 0x24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c20:	d301      	bcc.n	8002c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c22:	2301      	movs	r3, #1
 8002c24:	e00f      	b.n	8002c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c26:	4a0a      	ldr	r2, [pc, #40]	; (8002c50 <SysTick_Config+0x40>)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c2e:	210f      	movs	r1, #15
 8002c30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c34:	f7ff ff8e 	bl	8002b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c38:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <SysTick_Config+0x40>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c3e:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <SysTick_Config+0x40>)
 8002c40:	2207      	movs	r2, #7
 8002c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	e000e010 	.word	0xe000e010

08002c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7ff ff29 	bl	8002ab4 <__NVIC_SetPriorityGrouping>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b086      	sub	sp, #24
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	4603      	mov	r3, r0
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c7c:	f7ff ff3e 	bl	8002afc <__NVIC_GetPriorityGrouping>
 8002c80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	68b9      	ldr	r1, [r7, #8]
 8002c86:	6978      	ldr	r0, [r7, #20]
 8002c88:	f7ff ff8e 	bl	8002ba8 <NVIC_EncodePriority>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c92:	4611      	mov	r1, r2
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff ff5d 	bl	8002b54 <__NVIC_SetPriority>
}
 8002c9a:	bf00      	nop
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	4603      	mov	r3, r0
 8002caa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff ff31 	bl	8002b18 <__NVIC_EnableIRQ>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff ffa2 	bl	8002c10 <SysTick_Config>
 8002ccc:	4603      	mov	r3, r0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff feda 	bl	8002a9c <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e099      	b.n	8002e28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0201 	bic.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d14:	e00f      	b.n	8002d36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d16:	f7ff fec1 	bl	8002a9c <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d908      	bls.n	8002d36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2220      	movs	r2, #32
 8002d28:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e078      	b.n	8002e28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1e8      	bne.n	8002d16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	4b38      	ldr	r3, [pc, #224]	; (8002e30 <HAL_DMA_Init+0x158>)
 8002d50:	4013      	ands	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d107      	bne.n	8002da0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	f023 0307 	bic.w	r3, r3, #7
 8002db6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	d117      	bne.n	8002dfa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00e      	beq.n	8002dfa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fb01 	bl	80033e4 <DMA_CheckFifoParam>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d008      	beq.n	8002dfa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2240      	movs	r2, #64	; 0x40
 8002dec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002df6:	2301      	movs	r3, #1
 8002df8:	e016      	b.n	8002e28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 fab8 	bl	8003378 <DMA_CalcBaseAndBitshift>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e10:	223f      	movs	r2, #63	; 0x3f
 8002e12:	409a      	lsls	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	f010803f 	.word	0xf010803f

08002e34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_DMA_Start_IT+0x26>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e040      	b.n	8002edc <HAL_DMA_Start_IT+0xa8>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d12f      	bne.n	8002ece <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2202      	movs	r2, #2
 8002e72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	68b9      	ldr	r1, [r7, #8]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 fa4a 	bl	800331c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8c:	223f      	movs	r2, #63	; 0x3f
 8002e8e:	409a      	lsls	r2, r3
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0216 	orr.w	r2, r2, #22
 8002ea2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d007      	beq.n	8002ebc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0208 	orr.w	r2, r2, #8
 8002eba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	e005      	b.n	8002eda <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ef2:	f7ff fdd3 	bl	8002a9c <HAL_GetTick>
 8002ef6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d008      	beq.n	8002f16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2280      	movs	r2, #128	; 0x80
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e052      	b.n	8002fbc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0216 	bic.w	r2, r2, #22
 8002f24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d103      	bne.n	8002f46 <HAL_DMA_Abort+0x62>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d007      	beq.n	8002f56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0208 	bic.w	r2, r2, #8
 8002f54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0201 	bic.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f66:	e013      	b.n	8002f90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f68:	f7ff fd98 	bl	8002a9c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b05      	cmp	r3, #5
 8002f74:	d90c      	bls.n	8002f90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2203      	movs	r2, #3
 8002f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e015      	b.n	8002fbc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1e4      	bne.n	8002f68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa2:	223f      	movs	r2, #63	; 0x3f
 8002fa4:	409a      	lsls	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d004      	beq.n	8002fe2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2280      	movs	r2, #128	; 0x80
 8002fdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e00c      	b.n	8002ffc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2205      	movs	r2, #5
 8002fe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0201 	bic.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003014:	4b8e      	ldr	r3, [pc, #568]	; (8003250 <HAL_DMA_IRQHandler+0x248>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a8e      	ldr	r2, [pc, #568]	; (8003254 <HAL_DMA_IRQHandler+0x24c>)
 800301a:	fba2 2303 	umull	r2, r3, r2, r3
 800301e:	0a9b      	lsrs	r3, r3, #10
 8003020:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003032:	2208      	movs	r2, #8
 8003034:	409a      	lsls	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d01a      	beq.n	8003074 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	d013      	beq.n	8003074 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 0204 	bic.w	r2, r2, #4
 800305a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003060:	2208      	movs	r2, #8
 8003062:	409a      	lsls	r2, r3
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306c:	f043 0201 	orr.w	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003078:	2201      	movs	r2, #1
 800307a:	409a      	lsls	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4013      	ands	r3, r2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d012      	beq.n	80030aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00b      	beq.n	80030aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003096:	2201      	movs	r2, #1
 8003098:	409a      	lsls	r2, r3
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a2:	f043 0202 	orr.w	r2, r3, #2
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ae:	2204      	movs	r2, #4
 80030b0:	409a      	lsls	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d012      	beq.n	80030e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00b      	beq.n	80030e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030cc:	2204      	movs	r2, #4
 80030ce:	409a      	lsls	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d8:	f043 0204 	orr.w	r2, r3, #4
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e4:	2210      	movs	r2, #16
 80030e6:	409a      	lsls	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d043      	beq.n	8003178 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d03c      	beq.n	8003178 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	2210      	movs	r2, #16
 8003104:	409a      	lsls	r2, r3
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d018      	beq.n	800314a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d108      	bne.n	8003138 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d024      	beq.n	8003178 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4798      	blx	r3
 8003136:	e01f      	b.n	8003178 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800313c:	2b00      	cmp	r3, #0
 800313e:	d01b      	beq.n	8003178 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	4798      	blx	r3
 8003148:	e016      	b.n	8003178 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003154:	2b00      	cmp	r3, #0
 8003156:	d107      	bne.n	8003168 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0208 	bic.w	r2, r2, #8
 8003166:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317c:	2220      	movs	r2, #32
 800317e:	409a      	lsls	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4013      	ands	r3, r2
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 808f 	beq.w	80032a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 8087 	beq.w	80032a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319e:	2220      	movs	r2, #32
 80031a0:	409a      	lsls	r2, r3
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d136      	bne.n	8003220 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0216 	bic.w	r2, r2, #22
 80031c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	695a      	ldr	r2, [r3, #20]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d103      	bne.n	80031e2 <HAL_DMA_IRQHandler+0x1da>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d007      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0208 	bic.w	r2, r2, #8
 80031f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f6:	223f      	movs	r2, #63	; 0x3f
 80031f8:	409a      	lsls	r2, r3
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003212:	2b00      	cmp	r3, #0
 8003214:	d07e      	beq.n	8003314 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4798      	blx	r3
        }
        return;
 800321e:	e079      	b.n	8003314 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d01d      	beq.n	800326a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d10d      	bne.n	8003258 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003240:	2b00      	cmp	r3, #0
 8003242:	d031      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	4798      	blx	r3
 800324c:	e02c      	b.n	80032a8 <HAL_DMA_IRQHandler+0x2a0>
 800324e:	bf00      	nop
 8003250:	20000000 	.word	0x20000000
 8003254:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325c:	2b00      	cmp	r3, #0
 800325e:	d023      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	4798      	blx	r3
 8003268:	e01e      	b.n	80032a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10f      	bne.n	8003298 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0210 	bic.w	r2, r2, #16
 8003286:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d032      	beq.n	8003316 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d022      	beq.n	8003302 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2205      	movs	r2, #5
 80032c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	3301      	adds	r3, #1
 80032d8:	60bb      	str	r3, [r7, #8]
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d307      	bcc.n	80032f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f2      	bne.n	80032d4 <HAL_DMA_IRQHandler+0x2cc>
 80032ee:	e000      	b.n	80032f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d005      	beq.n	8003316 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	4798      	blx	r3
 8003312:	e000      	b.n	8003316 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003314:	bf00      	nop
    }
  }
}
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	607a      	str	r2, [r7, #4]
 8003328:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003338:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2b40      	cmp	r3, #64	; 0x40
 8003348:	d108      	bne.n	800335c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800335a:	e007      	b.n	800336c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	60da      	str	r2, [r3, #12]
}
 800336c:	bf00      	nop
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	3b10      	subs	r3, #16
 8003388:	4a14      	ldr	r2, [pc, #80]	; (80033dc <DMA_CalcBaseAndBitshift+0x64>)
 800338a:	fba2 2303 	umull	r2, r3, r2, r3
 800338e:	091b      	lsrs	r3, r3, #4
 8003390:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003392:	4a13      	ldr	r2, [pc, #76]	; (80033e0 <DMA_CalcBaseAndBitshift+0x68>)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4413      	add	r3, r2
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	d909      	bls.n	80033ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033ae:	f023 0303 	bic.w	r3, r3, #3
 80033b2:	1d1a      	adds	r2, r3, #4
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	659a      	str	r2, [r3, #88]	; 0x58
 80033b8:	e007      	b.n	80033ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033c2:	f023 0303 	bic.w	r3, r3, #3
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3714      	adds	r7, #20
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	aaaaaaab 	.word	0xaaaaaaab
 80033e0:	08007f58 	.word	0x08007f58

080033e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d11f      	bne.n	800343e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d856      	bhi.n	80034b2 <DMA_CheckFifoParam+0xce>
 8003404:	a201      	add	r2, pc, #4	; (adr r2, 800340c <DMA_CheckFifoParam+0x28>)
 8003406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340a:	bf00      	nop
 800340c:	0800341d 	.word	0x0800341d
 8003410:	0800342f 	.word	0x0800342f
 8003414:	0800341d 	.word	0x0800341d
 8003418:	080034b3 	.word	0x080034b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003420:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d046      	beq.n	80034b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800342c:	e043      	b.n	80034b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003436:	d140      	bne.n	80034ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800343c:	e03d      	b.n	80034ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003446:	d121      	bne.n	800348c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d837      	bhi.n	80034be <DMA_CheckFifoParam+0xda>
 800344e:	a201      	add	r2, pc, #4	; (adr r2, 8003454 <DMA_CheckFifoParam+0x70>)
 8003450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003454:	08003465 	.word	0x08003465
 8003458:	0800346b 	.word	0x0800346b
 800345c:	08003465 	.word	0x08003465
 8003460:	0800347d 	.word	0x0800347d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
      break;
 8003468:	e030      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d025      	beq.n	80034c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800347a:	e022      	b.n	80034c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003484:	d11f      	bne.n	80034c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800348a:	e01c      	b.n	80034c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d903      	bls.n	800349a <DMA_CheckFifoParam+0xb6>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b03      	cmp	r3, #3
 8003496:	d003      	beq.n	80034a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003498:	e018      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
      break;
 800349e:	e015      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00e      	beq.n	80034ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      break;
 80034b0:	e00b      	b.n	80034ca <DMA_CheckFifoParam+0xe6>
      break;
 80034b2:	bf00      	nop
 80034b4:	e00a      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;
 80034b6:	bf00      	nop
 80034b8:	e008      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;
 80034ba:	bf00      	nop
 80034bc:	e006      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;
 80034be:	bf00      	nop
 80034c0:	e004      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;
 80034c2:	bf00      	nop
 80034c4:	e002      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;   
 80034c6:	bf00      	nop
 80034c8:	e000      	b.n	80034cc <DMA_CheckFifoParam+0xe8>
      break;
 80034ca:	bf00      	nop
    }
  } 
  
  return status; 
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop

080034dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	; 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f2:	2300      	movs	r3, #0
 80034f4:	61fb      	str	r3, [r7, #28]
 80034f6:	e159      	b.n	80037ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034f8:	2201      	movs	r2, #1
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	4013      	ands	r3, r2
 800350a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	429a      	cmp	r2, r3
 8003512:	f040 8148 	bne.w	80037a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b01      	cmp	r3, #1
 8003520:	d005      	beq.n	800352e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800352a:	2b02      	cmp	r3, #2
 800352c:	d130      	bne.n	8003590 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	2203      	movs	r2, #3
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4313      	orrs	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003564:	2201      	movs	r2, #1
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	091b      	lsrs	r3, r3, #4
 800357a:	f003 0201 	and.w	r2, r3, #1
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4313      	orrs	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	2b03      	cmp	r3, #3
 800359a:	d017      	beq.n	80035cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	2203      	movs	r2, #3
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0303 	and.w	r3, r3, #3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d123      	bne.n	8003620 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	08da      	lsrs	r2, r3, #3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3208      	adds	r2, #8
 80035e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	220f      	movs	r2, #15
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	4013      	ands	r3, r2
 80035fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	08da      	lsrs	r2, r3, #3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	3208      	adds	r2, #8
 800361a:	69b9      	ldr	r1, [r7, #24]
 800361c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	2203      	movs	r2, #3
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	4013      	ands	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f003 0203 	and.w	r2, r3, #3
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 80a2 	beq.w	80037a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	4b57      	ldr	r3, [pc, #348]	; (80037c4 <HAL_GPIO_Init+0x2e8>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	4a56      	ldr	r2, [pc, #344]	; (80037c4 <HAL_GPIO_Init+0x2e8>)
 800366c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003670:	6453      	str	r3, [r2, #68]	; 0x44
 8003672:	4b54      	ldr	r3, [pc, #336]	; (80037c4 <HAL_GPIO_Init+0x2e8>)
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800367e:	4a52      	ldr	r2, [pc, #328]	; (80037c8 <HAL_GPIO_Init+0x2ec>)
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	089b      	lsrs	r3, r3, #2
 8003684:	3302      	adds	r3, #2
 8003686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	f003 0303 	and.w	r3, r3, #3
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	220f      	movs	r2, #15
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4013      	ands	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a49      	ldr	r2, [pc, #292]	; (80037cc <HAL_GPIO_Init+0x2f0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d019      	beq.n	80036de <HAL_GPIO_Init+0x202>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a48      	ldr	r2, [pc, #288]	; (80037d0 <HAL_GPIO_Init+0x2f4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d013      	beq.n	80036da <HAL_GPIO_Init+0x1fe>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a47      	ldr	r2, [pc, #284]	; (80037d4 <HAL_GPIO_Init+0x2f8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d00d      	beq.n	80036d6 <HAL_GPIO_Init+0x1fa>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a46      	ldr	r2, [pc, #280]	; (80037d8 <HAL_GPIO_Init+0x2fc>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d007      	beq.n	80036d2 <HAL_GPIO_Init+0x1f6>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a45      	ldr	r2, [pc, #276]	; (80037dc <HAL_GPIO_Init+0x300>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d101      	bne.n	80036ce <HAL_GPIO_Init+0x1f2>
 80036ca:	2304      	movs	r3, #4
 80036cc:	e008      	b.n	80036e0 <HAL_GPIO_Init+0x204>
 80036ce:	2307      	movs	r3, #7
 80036d0:	e006      	b.n	80036e0 <HAL_GPIO_Init+0x204>
 80036d2:	2303      	movs	r3, #3
 80036d4:	e004      	b.n	80036e0 <HAL_GPIO_Init+0x204>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e002      	b.n	80036e0 <HAL_GPIO_Init+0x204>
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_GPIO_Init+0x204>
 80036de:	2300      	movs	r3, #0
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	f002 0203 	and.w	r2, r2, #3
 80036e6:	0092      	lsls	r2, r2, #2
 80036e8:	4093      	lsls	r3, r2
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036f0:	4935      	ldr	r1, [pc, #212]	; (80037c8 <HAL_GPIO_Init+0x2ec>)
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	3302      	adds	r3, #2
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036fe:	4b38      	ldr	r3, [pc, #224]	; (80037e0 <HAL_GPIO_Init+0x304>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003722:	4a2f      	ldr	r2, [pc, #188]	; (80037e0 <HAL_GPIO_Init+0x304>)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003728:	4b2d      	ldr	r3, [pc, #180]	; (80037e0 <HAL_GPIO_Init+0x304>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800374c:	4a24      	ldr	r2, [pc, #144]	; (80037e0 <HAL_GPIO_Init+0x304>)
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <HAL_GPIO_Init+0x304>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	43db      	mvns	r3, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4013      	ands	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003776:	4a1a      	ldr	r2, [pc, #104]	; (80037e0 <HAL_GPIO_Init+0x304>)
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800377c:	4b18      	ldr	r3, [pc, #96]	; (80037e0 <HAL_GPIO_Init+0x304>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	43db      	mvns	r3, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4013      	ands	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037a0:	4a0f      	ldr	r2, [pc, #60]	; (80037e0 <HAL_GPIO_Init+0x304>)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3301      	adds	r3, #1
 80037aa:	61fb      	str	r3, [r7, #28]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b0f      	cmp	r3, #15
 80037b0:	f67f aea2 	bls.w	80034f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	3724      	adds	r7, #36	; 0x24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40013800 	.word	0x40013800
 80037cc:	40020000 	.word	0x40020000
 80037d0:	40020400 	.word	0x40020400
 80037d4:	40020800 	.word	0x40020800
 80037d8:	40020c00 	.word	0x40020c00
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40013c00 	.word	0x40013c00

080037e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	460b      	mov	r3, r1
 80037ee:	807b      	strh	r3, [r7, #2]
 80037f0:	4613      	mov	r3, r2
 80037f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037f4:	787b      	ldrb	r3, [r7, #1]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037fa:	887a      	ldrh	r2, [r7, #2]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003800:	e003      	b.n	800380a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003802:	887b      	ldrh	r3, [r7, #2]
 8003804:	041a      	lsls	r2, r3, #16
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	619a      	str	r2, [r3, #24]
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
	...

08003818 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e267      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d075      	beq.n	8003922 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003836:	4b88      	ldr	r3, [pc, #544]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 030c 	and.w	r3, r3, #12
 800383e:	2b04      	cmp	r3, #4
 8003840:	d00c      	beq.n	800385c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003842:	4b85      	ldr	r3, [pc, #532]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800384a:	2b08      	cmp	r3, #8
 800384c:	d112      	bne.n	8003874 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800384e:	4b82      	ldr	r3, [pc, #520]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003856:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800385a:	d10b      	bne.n	8003874 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385c:	4b7e      	ldr	r3, [pc, #504]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d05b      	beq.n	8003920 <HAL_RCC_OscConfig+0x108>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d157      	bne.n	8003920 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e242      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800387c:	d106      	bne.n	800388c <HAL_RCC_OscConfig+0x74>
 800387e:	4b76      	ldr	r3, [pc, #472]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a75      	ldr	r2, [pc, #468]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	e01d      	b.n	80038c8 <HAL_RCC_OscConfig+0xb0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003894:	d10c      	bne.n	80038b0 <HAL_RCC_OscConfig+0x98>
 8003896:	4b70      	ldr	r3, [pc, #448]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a6f      	ldr	r2, [pc, #444]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 800389c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	4b6d      	ldr	r3, [pc, #436]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a6c      	ldr	r2, [pc, #432]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	e00b      	b.n	80038c8 <HAL_RCC_OscConfig+0xb0>
 80038b0:	4b69      	ldr	r3, [pc, #420]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a68      	ldr	r2, [pc, #416]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	4b66      	ldr	r3, [pc, #408]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a65      	ldr	r2, [pc, #404]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d013      	beq.n	80038f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7ff f8e4 	bl	8002a9c <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038d8:	f7ff f8e0 	bl	8002a9c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e207      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ea:	4b5b      	ldr	r3, [pc, #364]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0xc0>
 80038f6:	e014      	b.n	8003922 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f8:	f7ff f8d0 	bl	8002a9c <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003900:	f7ff f8cc 	bl	8002a9c <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	; 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e1f3      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003912:	4b51      	ldr	r3, [pc, #324]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0xe8>
 800391e:	e000      	b.n	8003922 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d063      	beq.n	80039f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800392e:	4b4a      	ldr	r3, [pc, #296]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00b      	beq.n	8003952 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800393a:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003942:	2b08      	cmp	r3, #8
 8003944:	d11c      	bne.n	8003980 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003946:	4b44      	ldr	r3, [pc, #272]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d116      	bne.n	8003980 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003952:	4b41      	ldr	r3, [pc, #260]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d005      	beq.n	800396a <HAL_RCC_OscConfig+0x152>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d001      	beq.n	800396a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e1c7      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800396a:	4b3b      	ldr	r3, [pc, #236]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	4937      	ldr	r1, [pc, #220]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397e:	e03a      	b.n	80039f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d020      	beq.n	80039ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003988:	4b34      	ldr	r3, [pc, #208]	; (8003a5c <HAL_RCC_OscConfig+0x244>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398e:	f7ff f885 	bl	8002a9c <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003996:	f7ff f881 	bl	8002a9c <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e1a8      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a8:	4b2b      	ldr	r3, [pc, #172]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b4:	4b28      	ldr	r3, [pc, #160]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4925      	ldr	r1, [pc, #148]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	600b      	str	r3, [r1, #0]
 80039c8:	e015      	b.n	80039f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ca:	4b24      	ldr	r3, [pc, #144]	; (8003a5c <HAL_RCC_OscConfig+0x244>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d0:	f7ff f864 	bl	8002a9c <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039d8:	f7ff f860 	bl	8002a9c <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e187      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ea:	4b1b      	ldr	r3, [pc, #108]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d036      	beq.n	8003a70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d016      	beq.n	8003a38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a0a:	4b15      	ldr	r3, [pc, #84]	; (8003a60 <HAL_RCC_OscConfig+0x248>)
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a10:	f7ff f844 	bl	8002a9c <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a18:	f7ff f840 	bl	8002a9c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e167      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0x200>
 8003a36:	e01b      	b.n	8003a70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a38:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <HAL_RCC_OscConfig+0x248>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a3e:	f7ff f82d 	bl	8002a9c <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a44:	e00e      	b.n	8003a64 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a46:	f7ff f829 	bl	8002a9c <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d907      	bls.n	8003a64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e150      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	42470000 	.word	0x42470000
 8003a60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a64:	4b88      	ldr	r3, [pc, #544]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003a66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ea      	bne.n	8003a46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 8097 	beq.w	8003bac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a82:	4b81      	ldr	r3, [pc, #516]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10f      	bne.n	8003aae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	4b7d      	ldr	r3, [pc, #500]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	4a7c      	ldr	r2, [pc, #496]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9e:	4b7a      	ldr	r3, [pc, #488]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aae:	4b77      	ldr	r3, [pc, #476]	; (8003c8c <HAL_RCC_OscConfig+0x474>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d118      	bne.n	8003aec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aba:	4b74      	ldr	r3, [pc, #464]	; (8003c8c <HAL_RCC_OscConfig+0x474>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a73      	ldr	r2, [pc, #460]	; (8003c8c <HAL_RCC_OscConfig+0x474>)
 8003ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ac6:	f7fe ffe9 	bl	8002a9c <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ace:	f7fe ffe5 	bl	8002a9c <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e10c      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae0:	4b6a      	ldr	r3, [pc, #424]	; (8003c8c <HAL_RCC_OscConfig+0x474>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0f0      	beq.n	8003ace <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d106      	bne.n	8003b02 <HAL_RCC_OscConfig+0x2ea>
 8003af4:	4b64      	ldr	r3, [pc, #400]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af8:	4a63      	ldr	r2, [pc, #396]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003afa:	f043 0301 	orr.w	r3, r3, #1
 8003afe:	6713      	str	r3, [r2, #112]	; 0x70
 8003b00:	e01c      	b.n	8003b3c <HAL_RCC_OscConfig+0x324>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b05      	cmp	r3, #5
 8003b08:	d10c      	bne.n	8003b24 <HAL_RCC_OscConfig+0x30c>
 8003b0a:	4b5f      	ldr	r3, [pc, #380]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0e:	4a5e      	ldr	r2, [pc, #376]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b10:	f043 0304 	orr.w	r3, r3, #4
 8003b14:	6713      	str	r3, [r2, #112]	; 0x70
 8003b16:	4b5c      	ldr	r3, [pc, #368]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b1a:	4a5b      	ldr	r2, [pc, #364]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	6713      	str	r3, [r2, #112]	; 0x70
 8003b22:	e00b      	b.n	8003b3c <HAL_RCC_OscConfig+0x324>
 8003b24:	4b58      	ldr	r3, [pc, #352]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b28:	4a57      	ldr	r2, [pc, #348]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b2a:	f023 0301 	bic.w	r3, r3, #1
 8003b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b30:	4b55      	ldr	r3, [pc, #340]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b34:	4a54      	ldr	r2, [pc, #336]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b36:	f023 0304 	bic.w	r3, r3, #4
 8003b3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d015      	beq.n	8003b70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b44:	f7fe ffaa 	bl	8002a9c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b4a:	e00a      	b.n	8003b62 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b4c:	f7fe ffa6 	bl	8002a9c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e0cb      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b62:	4b49      	ldr	r3, [pc, #292]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0ee      	beq.n	8003b4c <HAL_RCC_OscConfig+0x334>
 8003b6e:	e014      	b.n	8003b9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b70:	f7fe ff94 	bl	8002a9c <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b76:	e00a      	b.n	8003b8e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b78:	f7fe ff90 	bl	8002a9c <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e0b5      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8e:	4b3e      	ldr	r3, [pc, #248]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ee      	bne.n	8003b78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b9a:	7dfb      	ldrb	r3, [r7, #23]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d105      	bne.n	8003bac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba0:	4b39      	ldr	r3, [pc, #228]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	4a38      	ldr	r2, [pc, #224]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003baa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 80a1 	beq.w	8003cf8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bb6:	4b34      	ldr	r3, [pc, #208]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 030c 	and.w	r3, r3, #12
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d05c      	beq.n	8003c7c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d141      	bne.n	8003c4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bca:	4b31      	ldr	r3, [pc, #196]	; (8003c90 <HAL_RCC_OscConfig+0x478>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd0:	f7fe ff64 	bl	8002a9c <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fe ff60 	bl	8002a9c <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e087      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bea:	4b27      	ldr	r3, [pc, #156]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69da      	ldr	r2, [r3, #28]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0c:	085b      	lsrs	r3, r3, #1
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	041b      	lsls	r3, r3, #16
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	061b      	lsls	r3, r3, #24
 8003c1a:	491b      	ldr	r1, [pc, #108]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c20:	4b1b      	ldr	r3, [pc, #108]	; (8003c90 <HAL_RCC_OscConfig+0x478>)
 8003c22:	2201      	movs	r2, #1
 8003c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c26:	f7fe ff39 	bl	8002a9c <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c2e:	f7fe ff35 	bl	8002a9c <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e05c      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c40:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0f0      	beq.n	8003c2e <HAL_RCC_OscConfig+0x416>
 8003c4c:	e054      	b.n	8003cf8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4e:	4b10      	ldr	r3, [pc, #64]	; (8003c90 <HAL_RCC_OscConfig+0x478>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c54:	f7fe ff22 	bl	8002a9c <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7fe ff1e 	bl	8002a9c <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e045      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6e:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <HAL_RCC_OscConfig+0x470>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1f0      	bne.n	8003c5c <HAL_RCC_OscConfig+0x444>
 8003c7a:	e03d      	b.n	8003cf8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d107      	bne.n	8003c94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e038      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	40007000 	.word	0x40007000
 8003c90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c94:	4b1b      	ldr	r3, [pc, #108]	; (8003d04 <HAL_RCC_OscConfig+0x4ec>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d028      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d121      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d11a      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d111      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d107      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e000      	b.n	8003cfa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40023800 	.word	0x40023800

08003d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e0cc      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b68      	ldr	r3, [pc, #416]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d90c      	bls.n	8003d44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b65      	ldr	r3, [pc, #404]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d32:	4b63      	ldr	r3, [pc, #396]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d001      	beq.n	8003d44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0b8      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d020      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d005      	beq.n	8003d68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d5c:	4b59      	ldr	r3, [pc, #356]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	4a58      	ldr	r2, [pc, #352]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0308 	and.w	r3, r3, #8
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d74:	4b53      	ldr	r3, [pc, #332]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a52      	ldr	r2, [pc, #328]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d80:	4b50      	ldr	r3, [pc, #320]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	494d      	ldr	r1, [pc, #308]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d044      	beq.n	8003e28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d107      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da6:	4b47      	ldr	r3, [pc, #284]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d119      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e07f      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d003      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dc2:	2b03      	cmp	r3, #3
 8003dc4:	d107      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc6:	4b3f      	ldr	r3, [pc, #252]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e06f      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd6:	4b3b      	ldr	r3, [pc, #236]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e067      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003de6:	4b37      	ldr	r3, [pc, #220]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f023 0203 	bic.w	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4934      	ldr	r1, [pc, #208]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003df8:	f7fe fe50 	bl	8002a9c <HAL_GetTick>
 8003dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfe:	e00a      	b.n	8003e16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e00:	f7fe fe4c 	bl	8002a9c <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e04f      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e16:	4b2b      	ldr	r3, [pc, #172]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 020c 	and.w	r2, r3, #12
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d1eb      	bne.n	8003e00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e28:	4b25      	ldr	r3, [pc, #148]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d20c      	bcs.n	8003e50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e36:	4b22      	ldr	r3, [pc, #136]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3e:	4b20      	ldr	r3, [pc, #128]	; (8003ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e032      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d008      	beq.n	8003e6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e5c:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4916      	ldr	r1, [pc, #88]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d009      	beq.n	8003e8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e7a:	4b12      	ldr	r3, [pc, #72]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	490e      	ldr	r1, [pc, #56]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e8e:	f000 f821 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8003e92:	4602      	mov	r2, r0
 8003e94:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	091b      	lsrs	r3, r3, #4
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	490a      	ldr	r1, [pc, #40]	; (8003ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	5ccb      	ldrb	r3, [r1, r3]
 8003ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea6:	4a09      	ldr	r2, [pc, #36]	; (8003ecc <HAL_RCC_ClockConfig+0x1c4>)
 8003ea8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eaa:	4b09      	ldr	r3, [pc, #36]	; (8003ed0 <HAL_RCC_ClockConfig+0x1c8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fe fdb0 	bl	8002a14 <HAL_InitTick>

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	40023c00 	.word	0x40023c00
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	08007f40 	.word	0x08007f40
 8003ecc:	20000000 	.word	0x20000000
 8003ed0:	20000004 	.word	0x20000004

08003ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ed8:	b094      	sub	sp, #80	; 0x50
 8003eda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	647b      	str	r3, [r7, #68]	; 0x44
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eec:	4b79      	ldr	r3, [pc, #484]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 030c 	and.w	r3, r3, #12
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d00d      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0x40>
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	f200 80e1 	bhi.w	80040c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <HAL_RCC_GetSysClockFreq+0x34>
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d003      	beq.n	8003f0e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f06:	e0db      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f08:	4b73      	ldr	r3, [pc, #460]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f0a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f0c:	e0db      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f0e:	4b73      	ldr	r3, [pc, #460]	; (80040dc <HAL_RCC_GetSysClockFreq+0x208>)
 8003f10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f12:	e0d8      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f14:	4b6f      	ldr	r3, [pc, #444]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f1c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f1e:	4b6d      	ldr	r3, [pc, #436]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d063      	beq.n	8003ff2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f2a:	4b6a      	ldr	r3, [pc, #424]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	099b      	lsrs	r3, r3, #6
 8003f30:	2200      	movs	r2, #0
 8003f32:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f34:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f3c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f3e:	2300      	movs	r3, #0
 8003f40:	637b      	str	r3, [r7, #52]	; 0x34
 8003f42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f46:	4622      	mov	r2, r4
 8003f48:	462b      	mov	r3, r5
 8003f4a:	f04f 0000 	mov.w	r0, #0
 8003f4e:	f04f 0100 	mov.w	r1, #0
 8003f52:	0159      	lsls	r1, r3, #5
 8003f54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f58:	0150      	lsls	r0, r2, #5
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4621      	mov	r1, r4
 8003f60:	1a51      	subs	r1, r2, r1
 8003f62:	6139      	str	r1, [r7, #16]
 8003f64:	4629      	mov	r1, r5
 8003f66:	eb63 0301 	sbc.w	r3, r3, r1
 8003f6a:	617b      	str	r3, [r7, #20]
 8003f6c:	f04f 0200 	mov.w	r2, #0
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f78:	4659      	mov	r1, fp
 8003f7a:	018b      	lsls	r3, r1, #6
 8003f7c:	4651      	mov	r1, sl
 8003f7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f82:	4651      	mov	r1, sl
 8003f84:	018a      	lsls	r2, r1, #6
 8003f86:	4651      	mov	r1, sl
 8003f88:	ebb2 0801 	subs.w	r8, r2, r1
 8003f8c:	4659      	mov	r1, fp
 8003f8e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fa6:	4690      	mov	r8, r2
 8003fa8:	4699      	mov	r9, r3
 8003faa:	4623      	mov	r3, r4
 8003fac:	eb18 0303 	adds.w	r3, r8, r3
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	462b      	mov	r3, r5
 8003fb4:	eb49 0303 	adc.w	r3, r9, r3
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	024b      	lsls	r3, r1, #9
 8003fca:	4621      	mov	r1, r4
 8003fcc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	024a      	lsls	r2, r1, #9
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fda:	2200      	movs	r2, #0
 8003fdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003fe0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003fe4:	f7fc fdda 	bl	8000b9c <__aeabi_uldivmod>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4613      	mov	r3, r2
 8003fee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ff0:	e058      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ff2:	4b38      	ldr	r3, [pc, #224]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	099b      	lsrs	r3, r3, #6
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	4611      	mov	r1, r2
 8003ffe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004002:	623b      	str	r3, [r7, #32]
 8004004:	2300      	movs	r3, #0
 8004006:	627b      	str	r3, [r7, #36]	; 0x24
 8004008:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800400c:	4642      	mov	r2, r8
 800400e:	464b      	mov	r3, r9
 8004010:	f04f 0000 	mov.w	r0, #0
 8004014:	f04f 0100 	mov.w	r1, #0
 8004018:	0159      	lsls	r1, r3, #5
 800401a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800401e:	0150      	lsls	r0, r2, #5
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4641      	mov	r1, r8
 8004026:	ebb2 0a01 	subs.w	sl, r2, r1
 800402a:	4649      	mov	r1, r9
 800402c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800403c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004040:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004044:	ebb2 040a 	subs.w	r4, r2, sl
 8004048:	eb63 050b 	sbc.w	r5, r3, fp
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	00eb      	lsls	r3, r5, #3
 8004056:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800405a:	00e2      	lsls	r2, r4, #3
 800405c:	4614      	mov	r4, r2
 800405e:	461d      	mov	r5, r3
 8004060:	4643      	mov	r3, r8
 8004062:	18e3      	adds	r3, r4, r3
 8004064:	603b      	str	r3, [r7, #0]
 8004066:	464b      	mov	r3, r9
 8004068:	eb45 0303 	adc.w	r3, r5, r3
 800406c:	607b      	str	r3, [r7, #4]
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800407a:	4629      	mov	r1, r5
 800407c:	028b      	lsls	r3, r1, #10
 800407e:	4621      	mov	r1, r4
 8004080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004084:	4621      	mov	r1, r4
 8004086:	028a      	lsls	r2, r1, #10
 8004088:	4610      	mov	r0, r2
 800408a:	4619      	mov	r1, r3
 800408c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800408e:	2200      	movs	r2, #0
 8004090:	61bb      	str	r3, [r7, #24]
 8004092:	61fa      	str	r2, [r7, #28]
 8004094:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004098:	f7fc fd80 	bl	8000b9c <__aeabi_uldivmod>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4613      	mov	r3, r2
 80040a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040a4:	4b0b      	ldr	r3, [pc, #44]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	0c1b      	lsrs	r3, r3, #16
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	3301      	adds	r3, #1
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040be:	e002      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040c0:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3750      	adds	r7, #80	; 0x50
 80040cc:	46bd      	mov	sp, r7
 80040ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040d2:	bf00      	nop
 80040d4:	40023800 	.word	0x40023800
 80040d8:	00f42400 	.word	0x00f42400
 80040dc:	007a1200 	.word	0x007a1200

080040e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e4:	4b03      	ldr	r3, [pc, #12]	; (80040f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040e6:	681b      	ldr	r3, [r3, #0]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	20000000 	.word	0x20000000

080040f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040fc:	f7ff fff0 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8004100:	4602      	mov	r2, r0
 8004102:	4b05      	ldr	r3, [pc, #20]	; (8004118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	0a9b      	lsrs	r3, r3, #10
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	4903      	ldr	r1, [pc, #12]	; (800411c <HAL_RCC_GetPCLK1Freq+0x24>)
 800410e:	5ccb      	ldrb	r3, [r1, r3]
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004114:	4618      	mov	r0, r3
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40023800 	.word	0x40023800
 800411c:	08007f50 	.word	0x08007f50

08004120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004124:	f7ff ffdc 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8004128:	4602      	mov	r2, r0
 800412a:	4b05      	ldr	r3, [pc, #20]	; (8004140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	0b5b      	lsrs	r3, r3, #13
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	4903      	ldr	r1, [pc, #12]	; (8004144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800413c:	4618      	mov	r0, r3
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40023800 	.word	0x40023800
 8004144:	08007f50 	.word	0x08007f50

08004148 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004156:	b2db      	uxtb	r3, r3
 8004158:	2b01      	cmp	r3, #1
 800415a:	d001      	beq.n	8004160 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e044      	b.n	80041ea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a1e      	ldr	r2, [pc, #120]	; (80041f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d018      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x6c>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800418a:	d013      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x6c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a1a      	ldr	r2, [pc, #104]	; (80041fc <HAL_TIM_Base_Start_IT+0xb4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00e      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x6c>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a19      	ldr	r2, [pc, #100]	; (8004200 <HAL_TIM_Base_Start_IT+0xb8>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d009      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x6c>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a17      	ldr	r2, [pc, #92]	; (8004204 <HAL_TIM_Base_Start_IT+0xbc>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d004      	beq.n	80041b4 <HAL_TIM_Base_Start_IT+0x6c>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a16      	ldr	r2, [pc, #88]	; (8004208 <HAL_TIM_Base_Start_IT+0xc0>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d111      	bne.n	80041d8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b06      	cmp	r3, #6
 80041c4:	d010      	beq.n	80041e8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f042 0201 	orr.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d6:	e007      	b.n	80041e8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f042 0201 	orr.w	r2, r2, #1
 80041e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	40010000 	.word	0x40010000
 80041fc:	40000400 	.word	0x40000400
 8004200:	40000800 	.word	0x40000800
 8004204:	40000c00 	.word	0x40000c00
 8004208:	40014000 	.word	0x40014000

0800420c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e097      	b.n	8004350 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	d106      	bne.n	800423a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f7fe f951 	bl	80024dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2202      	movs	r2, #2
 800423e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004250:	f023 0307 	bic.w	r3, r3, #7
 8004254:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3304      	adds	r3, #4
 800425e:	4619      	mov	r1, r3
 8004260:	4610      	mov	r0, r2
 8004262:	f000 f9b3 	bl	80045cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4313      	orrs	r3, r2
 8004286:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800428e:	f023 0303 	bic.w	r3, r3, #3
 8004292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	021b      	lsls	r3, r3, #8
 800429e:	4313      	orrs	r3, r2
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80042ac:	f023 030c 	bic.w	r3, r3, #12
 80042b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	021b      	lsls	r3, r3, #8
 80042c8:	4313      	orrs	r3, r2
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	011a      	lsls	r2, r3, #4
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
 80042da:	031b      	lsls	r3, r3, #12
 80042dc:	4313      	orrs	r3, r2
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80042ea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80042f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	4313      	orrs	r3, r2
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b02      	cmp	r3, #2
 800436c:	d122      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b02      	cmp	r3, #2
 800437a:	d11b      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f06f 0202 	mvn.w	r2, #2
 8004384:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f8f8 	bl	8004590 <HAL_TIM_IC_CaptureCallback>
 80043a0:	e005      	b.n	80043ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f8ea 	bl	800457c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 f8fb 	bl	80045a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	f003 0304 	and.w	r3, r3, #4
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d122      	bne.n	8004408 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d11b      	bne.n	8004408 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f06f 0204 	mvn.w	r2, #4
 80043d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2202      	movs	r2, #2
 80043de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f8ce 	bl	8004590 <HAL_TIM_IC_CaptureCallback>
 80043f4:	e005      	b.n	8004402 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f8c0 	bl	800457c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 f8d1 	bl	80045a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b08      	cmp	r3, #8
 8004414:	d122      	bne.n	800445c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b08      	cmp	r3, #8
 8004422:	d11b      	bne.n	800445c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f06f 0208 	mvn.w	r2, #8
 800442c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2204      	movs	r2, #4
 8004432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f8a4 	bl	8004590 <HAL_TIM_IC_CaptureCallback>
 8004448:	e005      	b.n	8004456 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f896 	bl	800457c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f8a7 	bl	80045a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b10      	cmp	r3, #16
 8004468:	d122      	bne.n	80044b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	f003 0310 	and.w	r3, r3, #16
 8004474:	2b10      	cmp	r3, #16
 8004476:	d11b      	bne.n	80044b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f06f 0210 	mvn.w	r2, #16
 8004480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2208      	movs	r2, #8
 8004486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f87a 	bl	8004590 <HAL_TIM_IC_CaptureCallback>
 800449c:	e005      	b.n	80044aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f86c 	bl	800457c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 f87d 	bl	80045a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d10e      	bne.n	80044dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d107      	bne.n	80044dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0201 	mvn.w	r2, #1
 80044d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f846 	bl	8004568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044e6:	2b80      	cmp	r3, #128	; 0x80
 80044e8:	d10e      	bne.n	8004508 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f4:	2b80      	cmp	r3, #128	; 0x80
 80044f6:	d107      	bne.n	8004508 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f95a 	bl	80047bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004512:	2b40      	cmp	r3, #64	; 0x40
 8004514:	d10e      	bne.n	8004534 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004520:	2b40      	cmp	r3, #64	; 0x40
 8004522:	d107      	bne.n	8004534 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800452c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f842 	bl	80045b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0320 	and.w	r3, r3, #32
 800453e:	2b20      	cmp	r3, #32
 8004540:	d10e      	bne.n	8004560 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b20      	cmp	r3, #32
 800454e:	d107      	bne.n	8004560 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0220 	mvn.w	r2, #32
 8004558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f924 	bl	80047a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004560:	bf00      	nop
 8004562:	3708      	adds	r7, #8
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a34      	ldr	r2, [pc, #208]	; (80046b0 <TIM_Base_SetConfig+0xe4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d00f      	beq.n	8004604 <TIM_Base_SetConfig+0x38>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ea:	d00b      	beq.n	8004604 <TIM_Base_SetConfig+0x38>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a31      	ldr	r2, [pc, #196]	; (80046b4 <TIM_Base_SetConfig+0xe8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d007      	beq.n	8004604 <TIM_Base_SetConfig+0x38>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a30      	ldr	r2, [pc, #192]	; (80046b8 <TIM_Base_SetConfig+0xec>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d003      	beq.n	8004604 <TIM_Base_SetConfig+0x38>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a2f      	ldr	r2, [pc, #188]	; (80046bc <TIM_Base_SetConfig+0xf0>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d108      	bne.n	8004616 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a25      	ldr	r2, [pc, #148]	; (80046b0 <TIM_Base_SetConfig+0xe4>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d01b      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004624:	d017      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a22      	ldr	r2, [pc, #136]	; (80046b4 <TIM_Base_SetConfig+0xe8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d013      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a21      	ldr	r2, [pc, #132]	; (80046b8 <TIM_Base_SetConfig+0xec>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00f      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a20      	ldr	r2, [pc, #128]	; (80046bc <TIM_Base_SetConfig+0xf0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00b      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a1f      	ldr	r2, [pc, #124]	; (80046c0 <TIM_Base_SetConfig+0xf4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d007      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a1e      	ldr	r2, [pc, #120]	; (80046c4 <TIM_Base_SetConfig+0xf8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d003      	beq.n	8004656 <TIM_Base_SetConfig+0x8a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a1d      	ldr	r2, [pc, #116]	; (80046c8 <TIM_Base_SetConfig+0xfc>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d108      	bne.n	8004668 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800465c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	4313      	orrs	r3, r2
 8004666:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a08      	ldr	r2, [pc, #32]	; (80046b0 <TIM_Base_SetConfig+0xe4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d103      	bne.n	800469c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	615a      	str	r2, [r3, #20]
}
 80046a2:	bf00      	nop
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	40010000 	.word	0x40010000
 80046b4:	40000400 	.word	0x40000400
 80046b8:	40000800 	.word	0x40000800
 80046bc:	40000c00 	.word	0x40000c00
 80046c0:	40014000 	.word	0x40014000
 80046c4:	40014400 	.word	0x40014400
 80046c8:	40014800 	.word	0x40014800

080046cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e050      	b.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1c      	ldr	r2, [pc, #112]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d018      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004730:	d013      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00e      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a16      	ldr	r2, [pc, #88]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d009      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a15      	ldr	r2, [pc, #84]	; (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d004      	beq.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a13      	ldr	r2, [pc, #76]	; (80047a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d10c      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004760:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	4313      	orrs	r3, r2
 800476a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40010000 	.word	0x40010000
 8004798:	40000400 	.word	0x40000400
 800479c:	40000800 	.word	0x40000800
 80047a0:	40000c00 	.word	0x40000c00
 80047a4:	40014000 	.word	0x40014000

080047a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e03f      	b.n	8004862 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d106      	bne.n	80047fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fd fefe 	bl	80025f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2224      	movs	r2, #36	; 0x24
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68da      	ldr	r2, [r3, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 fe69 	bl	80054ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695a      	ldr	r2, [r3, #20]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004838:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004848:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	4613      	mov	r3, r2
 8004876:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b20      	cmp	r3, #32
 8004882:	d11d      	bne.n	80048c0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_UART_Receive_DMA+0x26>
 800488a:	88fb      	ldrh	r3, [r7, #6]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e016      	b.n	80048c2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800489a:	2b01      	cmp	r3, #1
 800489c:	d101      	bne.n	80048a2 <HAL_UART_Receive_DMA+0x38>
 800489e:	2302      	movs	r3, #2
 80048a0:	e00f      	b.n	80048c2 <HAL_UART_Receive_DMA+0x58>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80048b0:	88fb      	ldrh	r3, [r7, #6]
 80048b2:	461a      	mov	r2, r3
 80048b4:	68b9      	ldr	r1, [r7, #8]
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 fbb8 	bl	800502c <UART_Start_Receive_DMA>
 80048bc:	4603      	mov	r3, r0
 80048be:	e000      	b.n	80048c2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80048c0:	2302      	movs	r3, #2
  }
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
	...

080048cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b0ba      	sub	sp, #232	; 0xe8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800490a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10f      	bne.n	8004932 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004916:	f003 0320 	and.w	r3, r3, #32
 800491a:	2b00      	cmp	r3, #0
 800491c:	d009      	beq.n	8004932 <HAL_UART_IRQHandler+0x66>
 800491e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 fd23 	bl	8005376 <UART_Receive_IT>
      return;
 8004930:	e256      	b.n	8004de0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004932:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 80de 	beq.w	8004af8 <HAL_UART_IRQHandler+0x22c>
 800493c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d106      	bne.n	8004956 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800494c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 80d1 	beq.w	8004af8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00b      	beq.n	800497a <HAL_UART_IRQHandler+0xae>
 8004962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496a:	2b00      	cmp	r3, #0
 800496c:	d005      	beq.n	800497a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	f043 0201 	orr.w	r2, r3, #1
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800497a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800497e:	f003 0304 	and.w	r3, r3, #4
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00b      	beq.n	800499e <HAL_UART_IRQHandler+0xd2>
 8004986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d005      	beq.n	800499e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004996:	f043 0202 	orr.w	r2, r3, #2
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800499e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_UART_IRQHandler+0xf6>
 80049aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	f043 0204 	orr.w	r2, r3, #4
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80049c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d011      	beq.n	80049f2 <HAL_UART_IRQHandler+0x126>
 80049ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049d2:	f003 0320 	and.w	r3, r3, #32
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d105      	bne.n	80049e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80049da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d005      	beq.n	80049f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	f043 0208 	orr.w	r2, r3, #8
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 81ed 	beq.w	8004dd6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_UART_IRQHandler+0x14e>
 8004a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a0c:	f003 0320 	and.w	r3, r3, #32
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fcae 	bl	8005376 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a24:	2b40      	cmp	r3, #64	; 0x40
 8004a26:	bf0c      	ite	eq
 8004a28:	2301      	moveq	r3, #1
 8004a2a:	2300      	movne	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d103      	bne.n	8004a46 <HAL_UART_IRQHandler+0x17a>
 8004a3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d04f      	beq.n	8004ae6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fbb6 	bl	80051b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a56:	2b40      	cmp	r3, #64	; 0x40
 8004a58:	d141      	bne.n	8004ade <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	3314      	adds	r3, #20
 8004a60:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004a70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3314      	adds	r3, #20
 8004a82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004a86:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004a92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1d9      	bne.n	8004a5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d013      	beq.n	8004ad6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab2:	4a7d      	ldr	r2, [pc, #500]	; (8004ca8 <HAL_UART_IRQHandler+0x3dc>)
 8004ab4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fe fa82 	bl	8002fc4 <HAL_DMA_Abort_IT>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d016      	beq.n	8004af4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ad0:	4610      	mov	r0, r2
 8004ad2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad4:	e00e      	b.n	8004af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f99a 	bl	8004e10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004adc:	e00a      	b.n	8004af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f996 	bl	8004e10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae4:	e006      	b.n	8004af4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f992 	bl	8004e10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004af2:	e170      	b.n	8004dd6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af4:	bf00      	nop
    return;
 8004af6:	e16e      	b.n	8004dd6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	f040 814a 	bne.w	8004d96 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b06:	f003 0310 	and.w	r3, r3, #16
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 8143 	beq.w	8004d96 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b14:	f003 0310 	and.w	r3, r3, #16
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 813c 	beq.w	8004d96 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60bb      	str	r3, [r7, #8]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b3e:	2b40      	cmp	r3, #64	; 0x40
 8004b40:	f040 80b4 	bne.w	8004cac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 8140 	beq.w	8004dda <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b62:	429a      	cmp	r2, r3
 8004b64:	f080 8139 	bcs.w	8004dda <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b6e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b7a:	f000 8088 	beq.w	8004c8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	330c      	adds	r3, #12
 8004b84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004b94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	330c      	adds	r3, #12
 8004ba6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004baa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004bae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004bb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004bba:	e841 2300 	strex	r3, r2, [r1]
 8004bbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1d9      	bne.n	8004b7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	3314      	adds	r3, #20
 8004bd0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bd4:	e853 3f00 	ldrex	r3, [r3]
 8004bd8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004bda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004bdc:	f023 0301 	bic.w	r3, r3, #1
 8004be0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3314      	adds	r3, #20
 8004bea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004bee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004bf2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004bf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004bfa:	e841 2300 	strex	r3, r2, [r1]
 8004bfe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e1      	bne.n	8004bca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	3314      	adds	r3, #20
 8004c0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c10:	e853 3f00 	ldrex	r3, [r3]
 8004c14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004c16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3314      	adds	r3, #20
 8004c26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004c2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004c30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c32:	e841 2300 	strex	r3, r2, [r1]
 8004c36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004c38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1e3      	bne.n	8004c06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2220      	movs	r2, #32
 8004c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	330c      	adds	r3, #12
 8004c52:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c56:	e853 3f00 	ldrex	r3, [r3]
 8004c5a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c5e:	f023 0310 	bic.w	r3, r3, #16
 8004c62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	330c      	adds	r3, #12
 8004c6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004c70:	65ba      	str	r2, [r7, #88]	; 0x58
 8004c72:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c78:	e841 2300 	strex	r3, r2, [r1]
 8004c7c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e3      	bne.n	8004c4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fe f92b 	bl	8002ee4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f8c0 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ca4:	e099      	b.n	8004dda <HAL_UART_IRQHandler+0x50e>
 8004ca6:	bf00      	nop
 8004ca8:	0800527f 	.word	0x0800527f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	f000 808b 	beq.w	8004dde <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004cc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8086 	beq.w	8004dde <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	330c      	adds	r3, #12
 8004cd8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cdc:	e853 3f00 	ldrex	r3, [r3]
 8004ce0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ce8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004cf6:	647a      	str	r2, [r7, #68]	; 0x44
 8004cf8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004cfc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cfe:	e841 2300 	strex	r3, r2, [r1]
 8004d02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1e3      	bne.n	8004cd2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	3314      	adds	r3, #20
 8004d10:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d14:	e853 3f00 	ldrex	r3, [r3]
 8004d18:	623b      	str	r3, [r7, #32]
   return(result);
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	f023 0301 	bic.w	r3, r3, #1
 8004d20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3314      	adds	r3, #20
 8004d2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004d2e:	633a      	str	r2, [r7, #48]	; 0x30
 8004d30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e3      	bne.n	8004d0a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	330c      	adds	r3, #12
 8004d56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	e853 3f00 	ldrex	r3, [r3]
 8004d5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0310 	bic.w	r3, r3, #16
 8004d66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	330c      	adds	r3, #12
 8004d70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004d74:	61fa      	str	r2, [r7, #28]
 8004d76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d78:	69b9      	ldr	r1, [r7, #24]
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	e841 2300 	strex	r3, r2, [r1]
 8004d80:	617b      	str	r3, [r7, #20]
   return(result);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1e3      	bne.n	8004d50 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f848 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d94:	e023      	b.n	8004dde <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d009      	beq.n	8004db6 <HAL_UART_IRQHandler+0x4ea>
 8004da2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d003      	beq.n	8004db6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fa79 	bl	80052a6 <UART_Transmit_IT>
    return;
 8004db4:	e014      	b.n	8004de0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00e      	beq.n	8004de0 <HAL_UART_IRQHandler+0x514>
 8004dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d008      	beq.n	8004de0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fab9 	bl	8005346 <UART_EndTransmit_IT>
    return;
 8004dd4:	e004      	b.n	8004de0 <HAL_UART_IRQHandler+0x514>
    return;
 8004dd6:	bf00      	nop
 8004dd8:	e002      	b.n	8004de0 <HAL_UART_IRQHandler+0x514>
      return;
 8004dda:	bf00      	nop
 8004ddc:	e000      	b.n	8004de0 <HAL_UART_IRQHandler+0x514>
      return;
 8004dde:	bf00      	nop
  }
}
 8004de0:	37e8      	adds	r7, #232	; 0xe8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop

08004de8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b09c      	sub	sp, #112	; 0x70
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e48:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d172      	bne.n	8004f3e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	330c      	adds	r3, #12
 8004e64:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e74:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e7e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e80:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e86:	e841 2300 	strex	r3, r2, [r1]
 8004e8a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1e5      	bne.n	8004e5e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	3314      	adds	r3, #20
 8004e98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e9c:	e853 3f00 	ldrex	r3, [r3]
 8004ea0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea4:	f023 0301 	bic.w	r3, r3, #1
 8004ea8:	667b      	str	r3, [r7, #100]	; 0x64
 8004eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	3314      	adds	r3, #20
 8004eb0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004eb2:	647a      	str	r2, [r7, #68]	; 0x44
 8004eb4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004eb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004eba:	e841 2300 	strex	r3, r2, [r1]
 8004ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1e5      	bne.n	8004e92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ec6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3314      	adds	r3, #20
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004edc:	663b      	str	r3, [r7, #96]	; 0x60
 8004ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3314      	adds	r3, #20
 8004ee4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004ee6:	633a      	str	r2, [r7, #48]	; 0x30
 8004ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1e5      	bne.n	8004ec6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004efc:	2220      	movs	r2, #32
 8004efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d119      	bne.n	8004f3e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	330c      	adds	r3, #12
 8004f10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	e853 3f00 	ldrex	r3, [r3]
 8004f18:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f023 0310 	bic.w	r3, r3, #16
 8004f20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	330c      	adds	r3, #12
 8004f28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004f2a:	61fa      	str	r2, [r7, #28]
 8004f2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2e:	69b9      	ldr	r1, [r7, #24]
 8004f30:	69fa      	ldr	r2, [r7, #28]
 8004f32:	e841 2300 	strex	r3, r2, [r1]
 8004f36:	617b      	str	r3, [r7, #20]
   return(result);
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1e5      	bne.n	8004f0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d106      	bne.n	8004f54 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f4e:	f7ff ff69 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f52:	e002      	b.n	8004f5a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004f54:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f56:	f7fb ffa3 	bl	8000ea0 <HAL_UART_RxCpltCallback>
}
 8004f5a:	bf00      	nop
 8004f5c:	3770      	adds	r7, #112	; 0x70
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b084      	sub	sp, #16
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d108      	bne.n	8004f8a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f7c:	085b      	lsrs	r3, r3, #1
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	4619      	mov	r1, r3
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f7ff ff4e 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f88:	e002      	b.n	8004f90 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f7ff ff36 	bl	8004dfc <HAL_UART_RxHalfCpltCallback>
}
 8004f90:	bf00      	nop
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb4:	2b80      	cmp	r3, #128	; 0x80
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b21      	cmp	r3, #33	; 0x21
 8004fca:	d108      	bne.n	8004fde <UART_DMAError+0x46>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d005      	beq.n	8004fde <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004fd8:	68b8      	ldr	r0, [r7, #8]
 8004fda:	f000 f8c5 	bl	8005168 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe8:	2b40      	cmp	r3, #64	; 0x40
 8004fea:	bf0c      	ite	eq
 8004fec:	2301      	moveq	r3, #1
 8004fee:	2300      	movne	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b22      	cmp	r3, #34	; 0x22
 8004ffe:	d108      	bne.n	8005012 <UART_DMAError+0x7a>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d005      	beq.n	8005012 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2200      	movs	r2, #0
 800500a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800500c:	68b8      	ldr	r0, [r7, #8]
 800500e:	f000 f8d3 	bl	80051b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	f043 0210 	orr.w	r2, r3, #16
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800501e:	68b8      	ldr	r0, [r7, #8]
 8005020:	f7ff fef6 	bl	8004e10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005024:	bf00      	nop
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b098      	sub	sp, #96	; 0x60
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	4613      	mov	r3, r2
 8005038:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	88fa      	ldrh	r2, [r7, #6]
 8005044:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2222      	movs	r2, #34	; 0x22
 8005050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005058:	4a40      	ldr	r2, [pc, #256]	; (800515c <UART_Start_Receive_DMA+0x130>)
 800505a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005060:	4a3f      	ldr	r2, [pc, #252]	; (8005160 <UART_Start_Receive_DMA+0x134>)
 8005062:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005068:	4a3e      	ldr	r2, [pc, #248]	; (8005164 <UART_Start_Receive_DMA+0x138>)
 800506a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005070:	2200      	movs	r2, #0
 8005072:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005074:	f107 0308 	add.w	r3, r7, #8
 8005078:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	3304      	adds	r3, #4
 8005084:	4619      	mov	r1, r3
 8005086:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	88fb      	ldrh	r3, [r7, #6]
 800508c:	f7fd fed2 	bl	8002e34 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005090:	2300      	movs	r3, #0
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	613b      	str	r3, [r7, #16]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	613b      	str	r3, [r7, #16]
 80050a4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d019      	beq.n	80050ea <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	330c      	adds	r3, #12
 80050bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050c0:	e853 3f00 	ldrex	r3, [r3]
 80050c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	330c      	adds	r3, #12
 80050d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050d6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80050d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050da:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80050dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050de:	e841 2300 	strex	r3, r2, [r1]
 80050e2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80050e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1e5      	bne.n	80050b6 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	3314      	adds	r3, #20
 80050f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f4:	e853 3f00 	ldrex	r3, [r3]
 80050f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80050fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fc:	f043 0301 	orr.w	r3, r3, #1
 8005100:	657b      	str	r3, [r7, #84]	; 0x54
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	3314      	adds	r3, #20
 8005108:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800510a:	63ba      	str	r2, [r7, #56]	; 0x38
 800510c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005110:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e5      	bne.n	80050ea <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3314      	adds	r3, #20
 8005124:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	e853 3f00 	ldrex	r3, [r3]
 800512c:	617b      	str	r3, [r7, #20]
   return(result);
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005134:	653b      	str	r3, [r7, #80]	; 0x50
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3314      	adds	r3, #20
 800513c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800513e:	627a      	str	r2, [r7, #36]	; 0x24
 8005140:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005142:	6a39      	ldr	r1, [r7, #32]
 8005144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005146:	e841 2300 	strex	r3, r2, [r1]
 800514a:	61fb      	str	r3, [r7, #28]
   return(result);
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1e5      	bne.n	800511e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3760      	adds	r7, #96	; 0x60
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	08004e3d 	.word	0x08004e3d
 8005160:	08004f63 	.word	0x08004f63
 8005164:	08004f99 	.word	0x08004f99

08005168 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005168:	b480      	push	{r7}
 800516a:	b089      	sub	sp, #36	; 0x24
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	330c      	adds	r3, #12
 8005176:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	e853 3f00 	ldrex	r3, [r3]
 800517e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005186:	61fb      	str	r3, [r7, #28]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	330c      	adds	r3, #12
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	61ba      	str	r2, [r7, #24]
 8005192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005194:	6979      	ldr	r1, [r7, #20]
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	e841 2300 	strex	r3, r2, [r1]
 800519c:	613b      	str	r3, [r7, #16]
   return(result);
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1e5      	bne.n	8005170 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2220      	movs	r2, #32
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80051ac:	bf00      	nop
 80051ae:	3724      	adds	r7, #36	; 0x24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b095      	sub	sp, #84	; 0x54
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	330c      	adds	r3, #12
 80051c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ca:	e853 3f00 	ldrex	r3, [r3]
 80051ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	330c      	adds	r3, #12
 80051de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051e0:	643a      	str	r2, [r7, #64]	; 0x40
 80051e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051e8:	e841 2300 	strex	r3, r2, [r1]
 80051ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e5      	bne.n	80051c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3314      	adds	r3, #20
 80051fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	6a3b      	ldr	r3, [r7, #32]
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	61fb      	str	r3, [r7, #28]
   return(result);
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f023 0301 	bic.w	r3, r3, #1
 800520a:	64bb      	str	r3, [r7, #72]	; 0x48
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3314      	adds	r3, #20
 8005212:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005214:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005216:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005218:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800521a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e5      	bne.n	80051f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522c:	2b01      	cmp	r3, #1
 800522e:	d119      	bne.n	8005264 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	330c      	adds	r3, #12
 8005236:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	e853 3f00 	ldrex	r3, [r3]
 800523e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	f023 0310 	bic.w	r3, r3, #16
 8005246:	647b      	str	r3, [r7, #68]	; 0x44
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	330c      	adds	r3, #12
 800524e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005250:	61ba      	str	r2, [r7, #24]
 8005252:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005254:	6979      	ldr	r1, [r7, #20]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	e841 2300 	strex	r3, r2, [r1]
 800525c:	613b      	str	r3, [r7, #16]
   return(result);
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1e5      	bne.n	8005230 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2220      	movs	r2, #32
 8005268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005272:	bf00      	nop
 8005274:	3754      	adds	r7, #84	; 0x54
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr

0800527e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b084      	sub	sp, #16
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f7ff fdb9 	bl	8004e10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800529e:	bf00      	nop
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052a6:	b480      	push	{r7}
 80052a8:	b085      	sub	sp, #20
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b21      	cmp	r3, #33	; 0x21
 80052b8:	d13e      	bne.n	8005338 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052c2:	d114      	bne.n	80052ee <UART_Transmit_IT+0x48>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d110      	bne.n	80052ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	1c9a      	adds	r2, r3, #2
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	621a      	str	r2, [r3, #32]
 80052ec:	e008      	b.n	8005300 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	1c59      	adds	r1, r3, #1
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	6211      	str	r1, [r2, #32]
 80052f8:	781a      	ldrb	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	b29b      	uxth	r3, r3
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	4619      	mov	r1, r3
 800530e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10f      	bne.n	8005334 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005322:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005332:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005334:	2300      	movs	r3, #0
 8005336:	e000      	b.n	800533a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005338:	2302      	movs	r3, #2
  }
}
 800533a:	4618      	mov	r0, r3
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b082      	sub	sp, #8
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800535c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7ff fd3e 	bl	8004de8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3708      	adds	r7, #8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b08c      	sub	sp, #48	; 0x30
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b22      	cmp	r3, #34	; 0x22
 8005388:	f040 80ab 	bne.w	80054e2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005394:	d117      	bne.n	80053c6 <UART_Receive_IT+0x50>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d113      	bne.n	80053c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800539e:	2300      	movs	r3, #0
 80053a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053be:	1c9a      	adds	r2, r3, #2
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	629a      	str	r2, [r3, #40]	; 0x28
 80053c4:	e026      	b.n	8005414 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80053cc:	2300      	movs	r3, #0
 80053ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d8:	d007      	beq.n	80053ea <UART_Receive_IT+0x74>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10a      	bne.n	80053f8 <UART_Receive_IT+0x82>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d106      	bne.n	80053f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f4:	701a      	strb	r2, [r3, #0]
 80053f6:	e008      	b.n	800540a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005404:	b2da      	uxtb	r2, r3
 8005406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005408:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b01      	subs	r3, #1
 800541c:	b29b      	uxth	r3, r3
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	4619      	mov	r1, r3
 8005422:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005424:	2b00      	cmp	r3, #0
 8005426:	d15a      	bne.n	80054de <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0220 	bic.w	r2, r2, #32
 8005436:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005446:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	695a      	ldr	r2, [r3, #20]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0201 	bic.w	r2, r2, #1
 8005456:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005464:	2b01      	cmp	r3, #1
 8005466:	d135      	bne.n	80054d4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	330c      	adds	r3, #12
 8005474:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	e853 3f00 	ldrex	r3, [r3]
 800547c:	613b      	str	r3, [r7, #16]
   return(result);
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f023 0310 	bic.w	r3, r3, #16
 8005484:	627b      	str	r3, [r7, #36]	; 0x24
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	330c      	adds	r3, #12
 800548c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800548e:	623a      	str	r2, [r7, #32]
 8005490:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005492:	69f9      	ldr	r1, [r7, #28]
 8005494:	6a3a      	ldr	r2, [r7, #32]
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	61bb      	str	r3, [r7, #24]
   return(result);
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1e5      	bne.n	800546e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b10      	cmp	r3, #16
 80054ae:	d10a      	bne.n	80054c6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054b0:	2300      	movs	r3, #0
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60fb      	str	r3, [r7, #12]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	60fb      	str	r3, [r7, #12]
 80054c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054ca:	4619      	mov	r1, r3
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff fca9 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
 80054d2:	e002      	b.n	80054da <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7fb fce3 	bl	8000ea0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	e002      	b.n	80054e4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80054de:	2300      	movs	r3, #0
 80054e0:	e000      	b.n	80054e4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80054e2:	2302      	movs	r3, #2
  }
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3730      	adds	r7, #48	; 0x30
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054f0:	b0c0      	sub	sp, #256	; 0x100
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005508:	68d9      	ldr	r1, [r3, #12]
 800550a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	ea40 0301 	orr.w	r3, r0, r1
 8005514:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	431a      	orrs	r2, r3
 8005524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	431a      	orrs	r2, r3
 800552c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005544:	f021 010c 	bic.w	r1, r1, #12
 8005548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005552:	430b      	orrs	r3, r1
 8005554:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005566:	6999      	ldr	r1, [r3, #24]
 8005568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	ea40 0301 	orr.w	r3, r0, r1
 8005572:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b8f      	ldr	r3, [pc, #572]	; (80057b8 <UART_SetConfig+0x2cc>)
 800557c:	429a      	cmp	r2, r3
 800557e:	d005      	beq.n	800558c <UART_SetConfig+0xa0>
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4b8d      	ldr	r3, [pc, #564]	; (80057bc <UART_SetConfig+0x2d0>)
 8005588:	429a      	cmp	r2, r3
 800558a:	d104      	bne.n	8005596 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800558c:	f7fe fdc8 	bl	8004120 <HAL_RCC_GetPCLK2Freq>
 8005590:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005594:	e003      	b.n	800559e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005596:	f7fe fdaf 	bl	80040f8 <HAL_RCC_GetPCLK1Freq>
 800559a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a2:	69db      	ldr	r3, [r3, #28]
 80055a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a8:	f040 810c 	bne.w	80057c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055b0:	2200      	movs	r2, #0
 80055b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80055b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80055ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80055be:	4622      	mov	r2, r4
 80055c0:	462b      	mov	r3, r5
 80055c2:	1891      	adds	r1, r2, r2
 80055c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80055c6:	415b      	adcs	r3, r3
 80055c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80055ce:	4621      	mov	r1, r4
 80055d0:	eb12 0801 	adds.w	r8, r2, r1
 80055d4:	4629      	mov	r1, r5
 80055d6:	eb43 0901 	adc.w	r9, r3, r1
 80055da:	f04f 0200 	mov.w	r2, #0
 80055de:	f04f 0300 	mov.w	r3, #0
 80055e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055ee:	4690      	mov	r8, r2
 80055f0:	4699      	mov	r9, r3
 80055f2:	4623      	mov	r3, r4
 80055f4:	eb18 0303 	adds.w	r3, r8, r3
 80055f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80055fc:	462b      	mov	r3, r5
 80055fe:	eb49 0303 	adc.w	r3, r9, r3
 8005602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005612:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005616:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800561a:	460b      	mov	r3, r1
 800561c:	18db      	adds	r3, r3, r3
 800561e:	653b      	str	r3, [r7, #80]	; 0x50
 8005620:	4613      	mov	r3, r2
 8005622:	eb42 0303 	adc.w	r3, r2, r3
 8005626:	657b      	str	r3, [r7, #84]	; 0x54
 8005628:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800562c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005630:	f7fb fab4 	bl	8000b9c <__aeabi_uldivmod>
 8005634:	4602      	mov	r2, r0
 8005636:	460b      	mov	r3, r1
 8005638:	4b61      	ldr	r3, [pc, #388]	; (80057c0 <UART_SetConfig+0x2d4>)
 800563a:	fba3 2302 	umull	r2, r3, r3, r2
 800563e:	095b      	lsrs	r3, r3, #5
 8005640:	011c      	lsls	r4, r3, #4
 8005642:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005646:	2200      	movs	r2, #0
 8005648:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800564c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005650:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005654:	4642      	mov	r2, r8
 8005656:	464b      	mov	r3, r9
 8005658:	1891      	adds	r1, r2, r2
 800565a:	64b9      	str	r1, [r7, #72]	; 0x48
 800565c:	415b      	adcs	r3, r3
 800565e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005660:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005664:	4641      	mov	r1, r8
 8005666:	eb12 0a01 	adds.w	sl, r2, r1
 800566a:	4649      	mov	r1, r9
 800566c:	eb43 0b01 	adc.w	fp, r3, r1
 8005670:	f04f 0200 	mov.w	r2, #0
 8005674:	f04f 0300 	mov.w	r3, #0
 8005678:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800567c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005680:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005684:	4692      	mov	sl, r2
 8005686:	469b      	mov	fp, r3
 8005688:	4643      	mov	r3, r8
 800568a:	eb1a 0303 	adds.w	r3, sl, r3
 800568e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005692:	464b      	mov	r3, r9
 8005694:	eb4b 0303 	adc.w	r3, fp, r3
 8005698:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800569c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80056ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80056b0:	460b      	mov	r3, r1
 80056b2:	18db      	adds	r3, r3, r3
 80056b4:	643b      	str	r3, [r7, #64]	; 0x40
 80056b6:	4613      	mov	r3, r2
 80056b8:	eb42 0303 	adc.w	r3, r2, r3
 80056bc:	647b      	str	r3, [r7, #68]	; 0x44
 80056be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80056c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80056c6:	f7fb fa69 	bl	8000b9c <__aeabi_uldivmod>
 80056ca:	4602      	mov	r2, r0
 80056cc:	460b      	mov	r3, r1
 80056ce:	4611      	mov	r1, r2
 80056d0:	4b3b      	ldr	r3, [pc, #236]	; (80057c0 <UART_SetConfig+0x2d4>)
 80056d2:	fba3 2301 	umull	r2, r3, r3, r1
 80056d6:	095b      	lsrs	r3, r3, #5
 80056d8:	2264      	movs	r2, #100	; 0x64
 80056da:	fb02 f303 	mul.w	r3, r2, r3
 80056de:	1acb      	subs	r3, r1, r3
 80056e0:	00db      	lsls	r3, r3, #3
 80056e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80056e6:	4b36      	ldr	r3, [pc, #216]	; (80057c0 <UART_SetConfig+0x2d4>)
 80056e8:	fba3 2302 	umull	r2, r3, r3, r2
 80056ec:	095b      	lsrs	r3, r3, #5
 80056ee:	005b      	lsls	r3, r3, #1
 80056f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80056f4:	441c      	add	r4, r3
 80056f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056fa:	2200      	movs	r2, #0
 80056fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005700:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005704:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005708:	4642      	mov	r2, r8
 800570a:	464b      	mov	r3, r9
 800570c:	1891      	adds	r1, r2, r2
 800570e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005710:	415b      	adcs	r3, r3
 8005712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005714:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005718:	4641      	mov	r1, r8
 800571a:	1851      	adds	r1, r2, r1
 800571c:	6339      	str	r1, [r7, #48]	; 0x30
 800571e:	4649      	mov	r1, r9
 8005720:	414b      	adcs	r3, r1
 8005722:	637b      	str	r3, [r7, #52]	; 0x34
 8005724:	f04f 0200 	mov.w	r2, #0
 8005728:	f04f 0300 	mov.w	r3, #0
 800572c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005730:	4659      	mov	r1, fp
 8005732:	00cb      	lsls	r3, r1, #3
 8005734:	4651      	mov	r1, sl
 8005736:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800573a:	4651      	mov	r1, sl
 800573c:	00ca      	lsls	r2, r1, #3
 800573e:	4610      	mov	r0, r2
 8005740:	4619      	mov	r1, r3
 8005742:	4603      	mov	r3, r0
 8005744:	4642      	mov	r2, r8
 8005746:	189b      	adds	r3, r3, r2
 8005748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800574c:	464b      	mov	r3, r9
 800574e:	460a      	mov	r2, r1
 8005750:	eb42 0303 	adc.w	r3, r2, r3
 8005754:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005764:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005768:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800576c:	460b      	mov	r3, r1
 800576e:	18db      	adds	r3, r3, r3
 8005770:	62bb      	str	r3, [r7, #40]	; 0x28
 8005772:	4613      	mov	r3, r2
 8005774:	eb42 0303 	adc.w	r3, r2, r3
 8005778:	62fb      	str	r3, [r7, #44]	; 0x2c
 800577a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800577e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005782:	f7fb fa0b 	bl	8000b9c <__aeabi_uldivmod>
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	4b0d      	ldr	r3, [pc, #52]	; (80057c0 <UART_SetConfig+0x2d4>)
 800578c:	fba3 1302 	umull	r1, r3, r3, r2
 8005790:	095b      	lsrs	r3, r3, #5
 8005792:	2164      	movs	r1, #100	; 0x64
 8005794:	fb01 f303 	mul.w	r3, r1, r3
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	3332      	adds	r3, #50	; 0x32
 800579e:	4a08      	ldr	r2, [pc, #32]	; (80057c0 <UART_SetConfig+0x2d4>)
 80057a0:	fba2 2303 	umull	r2, r3, r2, r3
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	f003 0207 	and.w	r2, r3, #7
 80057aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4422      	add	r2, r4
 80057b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057b4:	e105      	b.n	80059c2 <UART_SetConfig+0x4d6>
 80057b6:	bf00      	nop
 80057b8:	40011000 	.word	0x40011000
 80057bc:	40011400 	.word	0x40011400
 80057c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057c8:	2200      	movs	r2, #0
 80057ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80057ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80057d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80057d6:	4642      	mov	r2, r8
 80057d8:	464b      	mov	r3, r9
 80057da:	1891      	adds	r1, r2, r2
 80057dc:	6239      	str	r1, [r7, #32]
 80057de:	415b      	adcs	r3, r3
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
 80057e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057e6:	4641      	mov	r1, r8
 80057e8:	1854      	adds	r4, r2, r1
 80057ea:	4649      	mov	r1, r9
 80057ec:	eb43 0501 	adc.w	r5, r3, r1
 80057f0:	f04f 0200 	mov.w	r2, #0
 80057f4:	f04f 0300 	mov.w	r3, #0
 80057f8:	00eb      	lsls	r3, r5, #3
 80057fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057fe:	00e2      	lsls	r2, r4, #3
 8005800:	4614      	mov	r4, r2
 8005802:	461d      	mov	r5, r3
 8005804:	4643      	mov	r3, r8
 8005806:	18e3      	adds	r3, r4, r3
 8005808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800580c:	464b      	mov	r3, r9
 800580e:	eb45 0303 	adc.w	r3, r5, r3
 8005812:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005822:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005826:	f04f 0200 	mov.w	r2, #0
 800582a:	f04f 0300 	mov.w	r3, #0
 800582e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005832:	4629      	mov	r1, r5
 8005834:	008b      	lsls	r3, r1, #2
 8005836:	4621      	mov	r1, r4
 8005838:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800583c:	4621      	mov	r1, r4
 800583e:	008a      	lsls	r2, r1, #2
 8005840:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005844:	f7fb f9aa 	bl	8000b9c <__aeabi_uldivmod>
 8005848:	4602      	mov	r2, r0
 800584a:	460b      	mov	r3, r1
 800584c:	4b60      	ldr	r3, [pc, #384]	; (80059d0 <UART_SetConfig+0x4e4>)
 800584e:	fba3 2302 	umull	r2, r3, r3, r2
 8005852:	095b      	lsrs	r3, r3, #5
 8005854:	011c      	lsls	r4, r3, #4
 8005856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800585a:	2200      	movs	r2, #0
 800585c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005860:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005864:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005868:	4642      	mov	r2, r8
 800586a:	464b      	mov	r3, r9
 800586c:	1891      	adds	r1, r2, r2
 800586e:	61b9      	str	r1, [r7, #24]
 8005870:	415b      	adcs	r3, r3
 8005872:	61fb      	str	r3, [r7, #28]
 8005874:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005878:	4641      	mov	r1, r8
 800587a:	1851      	adds	r1, r2, r1
 800587c:	6139      	str	r1, [r7, #16]
 800587e:	4649      	mov	r1, r9
 8005880:	414b      	adcs	r3, r1
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005890:	4659      	mov	r1, fp
 8005892:	00cb      	lsls	r3, r1, #3
 8005894:	4651      	mov	r1, sl
 8005896:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800589a:	4651      	mov	r1, sl
 800589c:	00ca      	lsls	r2, r1, #3
 800589e:	4610      	mov	r0, r2
 80058a0:	4619      	mov	r1, r3
 80058a2:	4603      	mov	r3, r0
 80058a4:	4642      	mov	r2, r8
 80058a6:	189b      	adds	r3, r3, r2
 80058a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058ac:	464b      	mov	r3, r9
 80058ae:	460a      	mov	r2, r1
 80058b0:	eb42 0303 	adc.w	r3, r2, r3
 80058b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80058b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80058c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	f04f 0300 	mov.w	r3, #0
 80058cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80058d0:	4649      	mov	r1, r9
 80058d2:	008b      	lsls	r3, r1, #2
 80058d4:	4641      	mov	r1, r8
 80058d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058da:	4641      	mov	r1, r8
 80058dc:	008a      	lsls	r2, r1, #2
 80058de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80058e2:	f7fb f95b 	bl	8000b9c <__aeabi_uldivmod>
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	4b39      	ldr	r3, [pc, #228]	; (80059d0 <UART_SetConfig+0x4e4>)
 80058ec:	fba3 1302 	umull	r1, r3, r3, r2
 80058f0:	095b      	lsrs	r3, r3, #5
 80058f2:	2164      	movs	r1, #100	; 0x64
 80058f4:	fb01 f303 	mul.w	r3, r1, r3
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	3332      	adds	r3, #50	; 0x32
 80058fe:	4a34      	ldr	r2, [pc, #208]	; (80059d0 <UART_SetConfig+0x4e4>)
 8005900:	fba2 2303 	umull	r2, r3, r2, r3
 8005904:	095b      	lsrs	r3, r3, #5
 8005906:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800590a:	441c      	add	r4, r3
 800590c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005910:	2200      	movs	r2, #0
 8005912:	673b      	str	r3, [r7, #112]	; 0x70
 8005914:	677a      	str	r2, [r7, #116]	; 0x74
 8005916:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800591a:	4642      	mov	r2, r8
 800591c:	464b      	mov	r3, r9
 800591e:	1891      	adds	r1, r2, r2
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	415b      	adcs	r3, r3
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800592a:	4641      	mov	r1, r8
 800592c:	1851      	adds	r1, r2, r1
 800592e:	6039      	str	r1, [r7, #0]
 8005930:	4649      	mov	r1, r9
 8005932:	414b      	adcs	r3, r1
 8005934:	607b      	str	r3, [r7, #4]
 8005936:	f04f 0200 	mov.w	r2, #0
 800593a:	f04f 0300 	mov.w	r3, #0
 800593e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005942:	4659      	mov	r1, fp
 8005944:	00cb      	lsls	r3, r1, #3
 8005946:	4651      	mov	r1, sl
 8005948:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800594c:	4651      	mov	r1, sl
 800594e:	00ca      	lsls	r2, r1, #3
 8005950:	4610      	mov	r0, r2
 8005952:	4619      	mov	r1, r3
 8005954:	4603      	mov	r3, r0
 8005956:	4642      	mov	r2, r8
 8005958:	189b      	adds	r3, r3, r2
 800595a:	66bb      	str	r3, [r7, #104]	; 0x68
 800595c:	464b      	mov	r3, r9
 800595e:	460a      	mov	r2, r1
 8005960:	eb42 0303 	adc.w	r3, r2, r3
 8005964:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	663b      	str	r3, [r7, #96]	; 0x60
 8005970:	667a      	str	r2, [r7, #100]	; 0x64
 8005972:	f04f 0200 	mov.w	r2, #0
 8005976:	f04f 0300 	mov.w	r3, #0
 800597a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800597e:	4649      	mov	r1, r9
 8005980:	008b      	lsls	r3, r1, #2
 8005982:	4641      	mov	r1, r8
 8005984:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005988:	4641      	mov	r1, r8
 800598a:	008a      	lsls	r2, r1, #2
 800598c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005990:	f7fb f904 	bl	8000b9c <__aeabi_uldivmod>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4b0d      	ldr	r3, [pc, #52]	; (80059d0 <UART_SetConfig+0x4e4>)
 800599a:	fba3 1302 	umull	r1, r3, r3, r2
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	2164      	movs	r1, #100	; 0x64
 80059a2:	fb01 f303 	mul.w	r3, r1, r3
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	3332      	adds	r3, #50	; 0x32
 80059ac:	4a08      	ldr	r2, [pc, #32]	; (80059d0 <UART_SetConfig+0x4e4>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	095b      	lsrs	r3, r3, #5
 80059b4:	f003 020f 	and.w	r2, r3, #15
 80059b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4422      	add	r2, r4
 80059c0:	609a      	str	r2, [r3, #8]
}
 80059c2:	bf00      	nop
 80059c4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80059c8:	46bd      	mov	sp, r7
 80059ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059ce:	bf00      	nop
 80059d0:	51eb851f 	.word	0x51eb851f

080059d4 <atoi>:
 80059d4:	220a      	movs	r2, #10
 80059d6:	2100      	movs	r1, #0
 80059d8:	f000 b934 	b.w	8005c44 <strtol>

080059dc <clock>:
 80059dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059de:	4b08      	ldr	r3, [pc, #32]	; (8005a00 <clock+0x24>)
 80059e0:	4669      	mov	r1, sp
 80059e2:	6818      	ldr	r0, [r3, #0]
 80059e4:	f000 f9da 	bl	8005d9c <_times_r>
 80059e8:	1c43      	adds	r3, r0, #1
 80059ea:	d006      	beq.n	80059fa <clock+0x1e>
 80059ec:	e9dd 0300 	ldrd	r0, r3, [sp]
 80059f0:	4418      	add	r0, r3
 80059f2:	9b02      	ldr	r3, [sp, #8]
 80059f4:	4418      	add	r0, r3
 80059f6:	9b03      	ldr	r3, [sp, #12]
 80059f8:	4418      	add	r0, r3
 80059fa:	b005      	add	sp, #20
 80059fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a00:	2000000c 	.word	0x2000000c

08005a04 <__errno>:
 8005a04:	4b01      	ldr	r3, [pc, #4]	; (8005a0c <__errno+0x8>)
 8005a06:	6818      	ldr	r0, [r3, #0]
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	2000000c 	.word	0x2000000c

08005a10 <__libc_init_array>:
 8005a10:	b570      	push	{r4, r5, r6, lr}
 8005a12:	4d0d      	ldr	r5, [pc, #52]	; (8005a48 <__libc_init_array+0x38>)
 8005a14:	4c0d      	ldr	r4, [pc, #52]	; (8005a4c <__libc_init_array+0x3c>)
 8005a16:	1b64      	subs	r4, r4, r5
 8005a18:	10a4      	asrs	r4, r4, #2
 8005a1a:	2600      	movs	r6, #0
 8005a1c:	42a6      	cmp	r6, r4
 8005a1e:	d109      	bne.n	8005a34 <__libc_init_array+0x24>
 8005a20:	4d0b      	ldr	r5, [pc, #44]	; (8005a50 <__libc_init_array+0x40>)
 8005a22:	4c0c      	ldr	r4, [pc, #48]	; (8005a54 <__libc_init_array+0x44>)
 8005a24:	f002 fa56 	bl	8007ed4 <_init>
 8005a28:	1b64      	subs	r4, r4, r5
 8005a2a:	10a4      	asrs	r4, r4, #2
 8005a2c:	2600      	movs	r6, #0
 8005a2e:	42a6      	cmp	r6, r4
 8005a30:	d105      	bne.n	8005a3e <__libc_init_array+0x2e>
 8005a32:	bd70      	pop	{r4, r5, r6, pc}
 8005a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a38:	4798      	blx	r3
 8005a3a:	3601      	adds	r6, #1
 8005a3c:	e7ee      	b.n	8005a1c <__libc_init_array+0xc>
 8005a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a42:	4798      	blx	r3
 8005a44:	3601      	adds	r6, #1
 8005a46:	e7f2      	b.n	8005a2e <__libc_init_array+0x1e>
 8005a48:	08008388 	.word	0x08008388
 8005a4c:	08008388 	.word	0x08008388
 8005a50:	08008388 	.word	0x08008388
 8005a54:	0800838c 	.word	0x0800838c

08005a58 <memset>:
 8005a58:	4402      	add	r2, r0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d100      	bne.n	8005a62 <memset+0xa>
 8005a60:	4770      	bx	lr
 8005a62:	f803 1b01 	strb.w	r1, [r3], #1
 8005a66:	e7f9      	b.n	8005a5c <memset+0x4>

08005a68 <strcat>:
 8005a68:	b510      	push	{r4, lr}
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	7814      	ldrb	r4, [r2, #0]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	3201      	adds	r2, #1
 8005a72:	2c00      	cmp	r4, #0
 8005a74:	d1fa      	bne.n	8005a6c <strcat+0x4>
 8005a76:	3b01      	subs	r3, #1
 8005a78:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a7c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a80:	2a00      	cmp	r2, #0
 8005a82:	d1f9      	bne.n	8005a78 <strcat+0x10>
 8005a84:	bd10      	pop	{r4, pc}
	...

08005a88 <strtok>:
 8005a88:	4b16      	ldr	r3, [pc, #88]	; (8005ae4 <strtok+0x5c>)
 8005a8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005a8c:	681e      	ldr	r6, [r3, #0]
 8005a8e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8005a90:	4605      	mov	r5, r0
 8005a92:	b9fc      	cbnz	r4, 8005ad4 <strtok+0x4c>
 8005a94:	2050      	movs	r0, #80	; 0x50
 8005a96:	9101      	str	r1, [sp, #4]
 8005a98:	f000 f9b4 	bl	8005e04 <malloc>
 8005a9c:	9901      	ldr	r1, [sp, #4]
 8005a9e:	65b0      	str	r0, [r6, #88]	; 0x58
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	b920      	cbnz	r0, 8005aae <strtok+0x26>
 8005aa4:	4b10      	ldr	r3, [pc, #64]	; (8005ae8 <strtok+0x60>)
 8005aa6:	4811      	ldr	r0, [pc, #68]	; (8005aec <strtok+0x64>)
 8005aa8:	2157      	movs	r1, #87	; 0x57
 8005aaa:	f000 f97b 	bl	8005da4 <__assert_func>
 8005aae:	e9c0 4400 	strd	r4, r4, [r0]
 8005ab2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005ab6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005aba:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005abe:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005ac2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005ac6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005aca:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005ace:	6184      	str	r4, [r0, #24]
 8005ad0:	7704      	strb	r4, [r0, #28]
 8005ad2:	6244      	str	r4, [r0, #36]	; 0x24
 8005ad4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4628      	mov	r0, r5
 8005ada:	b002      	add	sp, #8
 8005adc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005ae0:	f000 b806 	b.w	8005af0 <__strtok_r>
 8005ae4:	2000000c 	.word	0x2000000c
 8005ae8:	08007f64 	.word	0x08007f64
 8005aec:	08007f7b 	.word	0x08007f7b

08005af0 <__strtok_r>:
 8005af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005af2:	b908      	cbnz	r0, 8005af8 <__strtok_r+0x8>
 8005af4:	6810      	ldr	r0, [r2, #0]
 8005af6:	b188      	cbz	r0, 8005b1c <__strtok_r+0x2c>
 8005af8:	4604      	mov	r4, r0
 8005afa:	4620      	mov	r0, r4
 8005afc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005b00:	460f      	mov	r7, r1
 8005b02:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005b06:	b91e      	cbnz	r6, 8005b10 <__strtok_r+0x20>
 8005b08:	b965      	cbnz	r5, 8005b24 <__strtok_r+0x34>
 8005b0a:	6015      	str	r5, [r2, #0]
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	e005      	b.n	8005b1c <__strtok_r+0x2c>
 8005b10:	42b5      	cmp	r5, r6
 8005b12:	d1f6      	bne.n	8005b02 <__strtok_r+0x12>
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1f0      	bne.n	8005afa <__strtok_r+0xa>
 8005b18:	6014      	str	r4, [r2, #0]
 8005b1a:	7003      	strb	r3, [r0, #0]
 8005b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b1e:	461c      	mov	r4, r3
 8005b20:	e00c      	b.n	8005b3c <__strtok_r+0x4c>
 8005b22:	b915      	cbnz	r5, 8005b2a <__strtok_r+0x3a>
 8005b24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005b28:	460e      	mov	r6, r1
 8005b2a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005b2e:	42ab      	cmp	r3, r5
 8005b30:	d1f7      	bne.n	8005b22 <__strtok_r+0x32>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f3      	beq.n	8005b1e <__strtok_r+0x2e>
 8005b36:	2300      	movs	r3, #0
 8005b38:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005b3c:	6014      	str	r4, [r2, #0]
 8005b3e:	e7ed      	b.n	8005b1c <__strtok_r+0x2c>

08005b40 <_strtol_l.constprop.0>:
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b46:	d001      	beq.n	8005b4c <_strtol_l.constprop.0+0xc>
 8005b48:	2b24      	cmp	r3, #36	; 0x24
 8005b4a:	d906      	bls.n	8005b5a <_strtol_l.constprop.0+0x1a>
 8005b4c:	f7ff ff5a 	bl	8005a04 <__errno>
 8005b50:	2316      	movs	r3, #22
 8005b52:	6003      	str	r3, [r0, #0]
 8005b54:	2000      	movs	r0, #0
 8005b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005c40 <_strtol_l.constprop.0+0x100>
 8005b5e:	460d      	mov	r5, r1
 8005b60:	462e      	mov	r6, r5
 8005b62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b66:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005b6a:	f017 0708 	ands.w	r7, r7, #8
 8005b6e:	d1f7      	bne.n	8005b60 <_strtol_l.constprop.0+0x20>
 8005b70:	2c2d      	cmp	r4, #45	; 0x2d
 8005b72:	d132      	bne.n	8005bda <_strtol_l.constprop.0+0x9a>
 8005b74:	782c      	ldrb	r4, [r5, #0]
 8005b76:	2701      	movs	r7, #1
 8005b78:	1cb5      	adds	r5, r6, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d05b      	beq.n	8005c36 <_strtol_l.constprop.0+0xf6>
 8005b7e:	2b10      	cmp	r3, #16
 8005b80:	d109      	bne.n	8005b96 <_strtol_l.constprop.0+0x56>
 8005b82:	2c30      	cmp	r4, #48	; 0x30
 8005b84:	d107      	bne.n	8005b96 <_strtol_l.constprop.0+0x56>
 8005b86:	782c      	ldrb	r4, [r5, #0]
 8005b88:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005b8c:	2c58      	cmp	r4, #88	; 0x58
 8005b8e:	d14d      	bne.n	8005c2c <_strtol_l.constprop.0+0xec>
 8005b90:	786c      	ldrb	r4, [r5, #1]
 8005b92:	2310      	movs	r3, #16
 8005b94:	3502      	adds	r5, #2
 8005b96:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005b9a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8005b9e:	f04f 0c00 	mov.w	ip, #0
 8005ba2:	fbb8 f9f3 	udiv	r9, r8, r3
 8005ba6:	4666      	mov	r6, ip
 8005ba8:	fb03 8a19 	mls	sl, r3, r9, r8
 8005bac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005bb0:	f1be 0f09 	cmp.w	lr, #9
 8005bb4:	d816      	bhi.n	8005be4 <_strtol_l.constprop.0+0xa4>
 8005bb6:	4674      	mov	r4, lr
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	dd24      	ble.n	8005c06 <_strtol_l.constprop.0+0xc6>
 8005bbc:	f1bc 0f00 	cmp.w	ip, #0
 8005bc0:	db1e      	blt.n	8005c00 <_strtol_l.constprop.0+0xc0>
 8005bc2:	45b1      	cmp	r9, r6
 8005bc4:	d31c      	bcc.n	8005c00 <_strtol_l.constprop.0+0xc0>
 8005bc6:	d101      	bne.n	8005bcc <_strtol_l.constprop.0+0x8c>
 8005bc8:	45a2      	cmp	sl, r4
 8005bca:	db19      	blt.n	8005c00 <_strtol_l.constprop.0+0xc0>
 8005bcc:	fb06 4603 	mla	r6, r6, r3, r4
 8005bd0:	f04f 0c01 	mov.w	ip, #1
 8005bd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bd8:	e7e8      	b.n	8005bac <_strtol_l.constprop.0+0x6c>
 8005bda:	2c2b      	cmp	r4, #43	; 0x2b
 8005bdc:	bf04      	itt	eq
 8005bde:	782c      	ldrbeq	r4, [r5, #0]
 8005be0:	1cb5      	addeq	r5, r6, #2
 8005be2:	e7ca      	b.n	8005b7a <_strtol_l.constprop.0+0x3a>
 8005be4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005be8:	f1be 0f19 	cmp.w	lr, #25
 8005bec:	d801      	bhi.n	8005bf2 <_strtol_l.constprop.0+0xb2>
 8005bee:	3c37      	subs	r4, #55	; 0x37
 8005bf0:	e7e2      	b.n	8005bb8 <_strtol_l.constprop.0+0x78>
 8005bf2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005bf6:	f1be 0f19 	cmp.w	lr, #25
 8005bfa:	d804      	bhi.n	8005c06 <_strtol_l.constprop.0+0xc6>
 8005bfc:	3c57      	subs	r4, #87	; 0x57
 8005bfe:	e7db      	b.n	8005bb8 <_strtol_l.constprop.0+0x78>
 8005c00:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8005c04:	e7e6      	b.n	8005bd4 <_strtol_l.constprop.0+0x94>
 8005c06:	f1bc 0f00 	cmp.w	ip, #0
 8005c0a:	da05      	bge.n	8005c18 <_strtol_l.constprop.0+0xd8>
 8005c0c:	2322      	movs	r3, #34	; 0x22
 8005c0e:	6003      	str	r3, [r0, #0]
 8005c10:	4646      	mov	r6, r8
 8005c12:	b942      	cbnz	r2, 8005c26 <_strtol_l.constprop.0+0xe6>
 8005c14:	4630      	mov	r0, r6
 8005c16:	e79e      	b.n	8005b56 <_strtol_l.constprop.0+0x16>
 8005c18:	b107      	cbz	r7, 8005c1c <_strtol_l.constprop.0+0xdc>
 8005c1a:	4276      	negs	r6, r6
 8005c1c:	2a00      	cmp	r2, #0
 8005c1e:	d0f9      	beq.n	8005c14 <_strtol_l.constprop.0+0xd4>
 8005c20:	f1bc 0f00 	cmp.w	ip, #0
 8005c24:	d000      	beq.n	8005c28 <_strtol_l.constprop.0+0xe8>
 8005c26:	1e69      	subs	r1, r5, #1
 8005c28:	6011      	str	r1, [r2, #0]
 8005c2a:	e7f3      	b.n	8005c14 <_strtol_l.constprop.0+0xd4>
 8005c2c:	2430      	movs	r4, #48	; 0x30
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1b1      	bne.n	8005b96 <_strtol_l.constprop.0+0x56>
 8005c32:	2308      	movs	r3, #8
 8005c34:	e7af      	b.n	8005b96 <_strtol_l.constprop.0+0x56>
 8005c36:	2c30      	cmp	r4, #48	; 0x30
 8005c38:	d0a5      	beq.n	8005b86 <_strtol_l.constprop.0+0x46>
 8005c3a:	230a      	movs	r3, #10
 8005c3c:	e7ab      	b.n	8005b96 <_strtol_l.constprop.0+0x56>
 8005c3e:	bf00      	nop
 8005c40:	08008015 	.word	0x08008015

08005c44 <strtol>:
 8005c44:	4613      	mov	r3, r2
 8005c46:	460a      	mov	r2, r1
 8005c48:	4601      	mov	r1, r0
 8005c4a:	4802      	ldr	r0, [pc, #8]	; (8005c54 <strtol+0x10>)
 8005c4c:	6800      	ldr	r0, [r0, #0]
 8005c4e:	f7ff bf77 	b.w	8005b40 <_strtol_l.constprop.0>
 8005c52:	bf00      	nop
 8005c54:	2000000c 	.word	0x2000000c

08005c58 <_strtoull_l.constprop.0>:
 8005c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	4692      	mov	sl, r2
 8005c5e:	4a49      	ldr	r2, [pc, #292]	; (8005d84 <_strtoull_l.constprop.0+0x12c>)
 8005c60:	9001      	str	r0, [sp, #4]
 8005c62:	4689      	mov	r9, r1
 8005c64:	461d      	mov	r5, r3
 8005c66:	460e      	mov	r6, r1
 8005c68:	4633      	mov	r3, r6
 8005c6a:	f816 4b01 	ldrb.w	r4, [r6], #1
 8005c6e:	5ca7      	ldrb	r7, [r4, r2]
 8005c70:	f017 0708 	ands.w	r7, r7, #8
 8005c74:	d1f8      	bne.n	8005c68 <_strtoull_l.constprop.0+0x10>
 8005c76:	2c2d      	cmp	r4, #45	; 0x2d
 8005c78:	d14a      	bne.n	8005d10 <_strtoull_l.constprop.0+0xb8>
 8005c7a:	7834      	ldrb	r4, [r6, #0]
 8005c7c:	2701      	movs	r7, #1
 8005c7e:	1c9e      	adds	r6, r3, #2
 8005c80:	2d00      	cmp	r5, #0
 8005c82:	d07b      	beq.n	8005d7c <_strtoull_l.constprop.0+0x124>
 8005c84:	2d10      	cmp	r5, #16
 8005c86:	d109      	bne.n	8005c9c <_strtoull_l.constprop.0+0x44>
 8005c88:	2c30      	cmp	r4, #48	; 0x30
 8005c8a:	d107      	bne.n	8005c9c <_strtoull_l.constprop.0+0x44>
 8005c8c:	7833      	ldrb	r3, [r6, #0]
 8005c8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005c92:	2b58      	cmp	r3, #88	; 0x58
 8005c94:	d16d      	bne.n	8005d72 <_strtoull_l.constprop.0+0x11a>
 8005c96:	7874      	ldrb	r4, [r6, #1]
 8005c98:	2510      	movs	r5, #16
 8005c9a:	3602      	adds	r6, #2
 8005c9c:	ea4f 7be5 	mov.w	fp, r5, asr #31
 8005ca0:	462a      	mov	r2, r5
 8005ca2:	465b      	mov	r3, fp
 8005ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ca8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005cac:	f7fa ff76 	bl	8000b9c <__aeabi_uldivmod>
 8005cb0:	462a      	mov	r2, r5
 8005cb2:	9000      	str	r0, [sp, #0]
 8005cb4:	4688      	mov	r8, r1
 8005cb6:	465b      	mov	r3, fp
 8005cb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005cc0:	f7fa ff6c 	bl	8000b9c <__aeabi_uldivmod>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	4619      	mov	r1, r3
 8005cca:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005cce:	f1bc 0f09 	cmp.w	ip, #9
 8005cd2:	d822      	bhi.n	8005d1a <_strtoull_l.constprop.0+0xc2>
 8005cd4:	4664      	mov	r4, ip
 8005cd6:	42a5      	cmp	r5, r4
 8005cd8:	dd30      	ble.n	8005d3c <_strtoull_l.constprop.0+0xe4>
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	db2b      	blt.n	8005d36 <_strtoull_l.constprop.0+0xde>
 8005cde:	9b00      	ldr	r3, [sp, #0]
 8005ce0:	4283      	cmp	r3, r0
 8005ce2:	eb78 0301 	sbcs.w	r3, r8, r1
 8005ce6:	d326      	bcc.n	8005d36 <_strtoull_l.constprop.0+0xde>
 8005ce8:	9b00      	ldr	r3, [sp, #0]
 8005cea:	4588      	cmp	r8, r1
 8005cec:	bf08      	it	eq
 8005cee:	4283      	cmpeq	r3, r0
 8005cf0:	d101      	bne.n	8005cf6 <_strtoull_l.constprop.0+0x9e>
 8005cf2:	42a2      	cmp	r2, r4
 8005cf4:	db1f      	blt.n	8005d36 <_strtoull_l.constprop.0+0xde>
 8005cf6:	4369      	muls	r1, r5
 8005cf8:	fb00 110b 	mla	r1, r0, fp, r1
 8005cfc:	fba5 0300 	umull	r0, r3, r5, r0
 8005d00:	4419      	add	r1, r3
 8005d02:	1820      	adds	r0, r4, r0
 8005d04:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8005d08:	2301      	movs	r3, #1
 8005d0a:	f816 4b01 	ldrb.w	r4, [r6], #1
 8005d0e:	e7dc      	b.n	8005cca <_strtoull_l.constprop.0+0x72>
 8005d10:	2c2b      	cmp	r4, #43	; 0x2b
 8005d12:	bf04      	itt	eq
 8005d14:	7834      	ldrbeq	r4, [r6, #0]
 8005d16:	1c9e      	addeq	r6, r3, #2
 8005d18:	e7b2      	b.n	8005c80 <_strtoull_l.constprop.0+0x28>
 8005d1a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005d1e:	f1bc 0f19 	cmp.w	ip, #25
 8005d22:	d801      	bhi.n	8005d28 <_strtoull_l.constprop.0+0xd0>
 8005d24:	3c37      	subs	r4, #55	; 0x37
 8005d26:	e7d6      	b.n	8005cd6 <_strtoull_l.constprop.0+0x7e>
 8005d28:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005d2c:	f1bc 0f19 	cmp.w	ip, #25
 8005d30:	d804      	bhi.n	8005d3c <_strtoull_l.constprop.0+0xe4>
 8005d32:	3c57      	subs	r4, #87	; 0x57
 8005d34:	e7cf      	b.n	8005cd6 <_strtoull_l.constprop.0+0x7e>
 8005d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d3a:	e7e6      	b.n	8005d0a <_strtoull_l.constprop.0+0xb2>
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	da0b      	bge.n	8005d58 <_strtoull_l.constprop.0+0x100>
 8005d40:	9a01      	ldr	r2, [sp, #4]
 8005d42:	2322      	movs	r3, #34	; 0x22
 8005d44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d48:	6013      	str	r3, [r2, #0]
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	f1ba 0f00 	cmp.w	sl, #0
 8005d50:	d10a      	bne.n	8005d68 <_strtoull_l.constprop.0+0x110>
 8005d52:	b003      	add	sp, #12
 8005d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d58:	b117      	cbz	r7, 8005d60 <_strtoull_l.constprop.0+0x108>
 8005d5a:	4240      	negs	r0, r0
 8005d5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005d60:	f1ba 0f00 	cmp.w	sl, #0
 8005d64:	d0f5      	beq.n	8005d52 <_strtoull_l.constprop.0+0xfa>
 8005d66:	b10b      	cbz	r3, 8005d6c <_strtoull_l.constprop.0+0x114>
 8005d68:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 8005d6c:	f8ca 9000 	str.w	r9, [sl]
 8005d70:	e7ef      	b.n	8005d52 <_strtoull_l.constprop.0+0xfa>
 8005d72:	2430      	movs	r4, #48	; 0x30
 8005d74:	2d00      	cmp	r5, #0
 8005d76:	d191      	bne.n	8005c9c <_strtoull_l.constprop.0+0x44>
 8005d78:	2508      	movs	r5, #8
 8005d7a:	e78f      	b.n	8005c9c <_strtoull_l.constprop.0+0x44>
 8005d7c:	2c30      	cmp	r4, #48	; 0x30
 8005d7e:	d085      	beq.n	8005c8c <_strtoull_l.constprop.0+0x34>
 8005d80:	250a      	movs	r5, #10
 8005d82:	e78b      	b.n	8005c9c <_strtoull_l.constprop.0+0x44>
 8005d84:	08008015 	.word	0x08008015

08005d88 <strtoull>:
 8005d88:	4613      	mov	r3, r2
 8005d8a:	460a      	mov	r2, r1
 8005d8c:	4601      	mov	r1, r0
 8005d8e:	4802      	ldr	r0, [pc, #8]	; (8005d98 <strtoull+0x10>)
 8005d90:	6800      	ldr	r0, [r0, #0]
 8005d92:	f7ff bf61 	b.w	8005c58 <_strtoull_l.constprop.0>
 8005d96:	bf00      	nop
 8005d98:	2000000c 	.word	0x2000000c

08005d9c <_times_r>:
 8005d9c:	4608      	mov	r0, r1
 8005d9e:	f7fc bd98 	b.w	80028d2 <_times>
	...

08005da4 <__assert_func>:
 8005da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005da6:	4614      	mov	r4, r2
 8005da8:	461a      	mov	r2, r3
 8005daa:	4b09      	ldr	r3, [pc, #36]	; (8005dd0 <__assert_func+0x2c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4605      	mov	r5, r0
 8005db0:	68d8      	ldr	r0, [r3, #12]
 8005db2:	b14c      	cbz	r4, 8005dc8 <__assert_func+0x24>
 8005db4:	4b07      	ldr	r3, [pc, #28]	; (8005dd4 <__assert_func+0x30>)
 8005db6:	9100      	str	r1, [sp, #0]
 8005db8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005dbc:	4906      	ldr	r1, [pc, #24]	; (8005dd8 <__assert_func+0x34>)
 8005dbe:	462b      	mov	r3, r5
 8005dc0:	f000 f80e 	bl	8005de0 <fiprintf>
 8005dc4:	f000 fcc4 	bl	8006750 <abort>
 8005dc8:	4b04      	ldr	r3, [pc, #16]	; (8005ddc <__assert_func+0x38>)
 8005dca:	461c      	mov	r4, r3
 8005dcc:	e7f3      	b.n	8005db6 <__assert_func+0x12>
 8005dce:	bf00      	nop
 8005dd0:	2000000c 	.word	0x2000000c
 8005dd4:	08007fd8 	.word	0x08007fd8
 8005dd8:	08007fe5 	.word	0x08007fe5
 8005ddc:	08008013 	.word	0x08008013

08005de0 <fiprintf>:
 8005de0:	b40e      	push	{r1, r2, r3}
 8005de2:	b503      	push	{r0, r1, lr}
 8005de4:	4601      	mov	r1, r0
 8005de6:	ab03      	add	r3, sp, #12
 8005de8:	4805      	ldr	r0, [pc, #20]	; (8005e00 <fiprintf+0x20>)
 8005dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dee:	6800      	ldr	r0, [r0, #0]
 8005df0:	9301      	str	r3, [sp, #4]
 8005df2:	f000 f919 	bl	8006028 <_vfiprintf_r>
 8005df6:	b002      	add	sp, #8
 8005df8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dfc:	b003      	add	sp, #12
 8005dfe:	4770      	bx	lr
 8005e00:	2000000c 	.word	0x2000000c

08005e04 <malloc>:
 8005e04:	4b02      	ldr	r3, [pc, #8]	; (8005e10 <malloc+0xc>)
 8005e06:	4601      	mov	r1, r0
 8005e08:	6818      	ldr	r0, [r3, #0]
 8005e0a:	f000 b86f 	b.w	8005eec <_malloc_r>
 8005e0e:	bf00      	nop
 8005e10:	2000000c 	.word	0x2000000c

08005e14 <_free_r>:
 8005e14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e16:	2900      	cmp	r1, #0
 8005e18:	d044      	beq.n	8005ea4 <_free_r+0x90>
 8005e1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e1e:	9001      	str	r0, [sp, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f1a1 0404 	sub.w	r4, r1, #4
 8005e26:	bfb8      	it	lt
 8005e28:	18e4      	addlt	r4, r4, r3
 8005e2a:	f000 feb9 	bl	8006ba0 <__malloc_lock>
 8005e2e:	4a1e      	ldr	r2, [pc, #120]	; (8005ea8 <_free_r+0x94>)
 8005e30:	9801      	ldr	r0, [sp, #4]
 8005e32:	6813      	ldr	r3, [r2, #0]
 8005e34:	b933      	cbnz	r3, 8005e44 <_free_r+0x30>
 8005e36:	6063      	str	r3, [r4, #4]
 8005e38:	6014      	str	r4, [r2, #0]
 8005e3a:	b003      	add	sp, #12
 8005e3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e40:	f000 beb4 	b.w	8006bac <__malloc_unlock>
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	d908      	bls.n	8005e5a <_free_r+0x46>
 8005e48:	6825      	ldr	r5, [r4, #0]
 8005e4a:	1961      	adds	r1, r4, r5
 8005e4c:	428b      	cmp	r3, r1
 8005e4e:	bf01      	itttt	eq
 8005e50:	6819      	ldreq	r1, [r3, #0]
 8005e52:	685b      	ldreq	r3, [r3, #4]
 8005e54:	1949      	addeq	r1, r1, r5
 8005e56:	6021      	streq	r1, [r4, #0]
 8005e58:	e7ed      	b.n	8005e36 <_free_r+0x22>
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	b10b      	cbz	r3, 8005e64 <_free_r+0x50>
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d9fa      	bls.n	8005e5a <_free_r+0x46>
 8005e64:	6811      	ldr	r1, [r2, #0]
 8005e66:	1855      	adds	r5, r2, r1
 8005e68:	42a5      	cmp	r5, r4
 8005e6a:	d10b      	bne.n	8005e84 <_free_r+0x70>
 8005e6c:	6824      	ldr	r4, [r4, #0]
 8005e6e:	4421      	add	r1, r4
 8005e70:	1854      	adds	r4, r2, r1
 8005e72:	42a3      	cmp	r3, r4
 8005e74:	6011      	str	r1, [r2, #0]
 8005e76:	d1e0      	bne.n	8005e3a <_free_r+0x26>
 8005e78:	681c      	ldr	r4, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	6053      	str	r3, [r2, #4]
 8005e7e:	4421      	add	r1, r4
 8005e80:	6011      	str	r1, [r2, #0]
 8005e82:	e7da      	b.n	8005e3a <_free_r+0x26>
 8005e84:	d902      	bls.n	8005e8c <_free_r+0x78>
 8005e86:	230c      	movs	r3, #12
 8005e88:	6003      	str	r3, [r0, #0]
 8005e8a:	e7d6      	b.n	8005e3a <_free_r+0x26>
 8005e8c:	6825      	ldr	r5, [r4, #0]
 8005e8e:	1961      	adds	r1, r4, r5
 8005e90:	428b      	cmp	r3, r1
 8005e92:	bf04      	itt	eq
 8005e94:	6819      	ldreq	r1, [r3, #0]
 8005e96:	685b      	ldreq	r3, [r3, #4]
 8005e98:	6063      	str	r3, [r4, #4]
 8005e9a:	bf04      	itt	eq
 8005e9c:	1949      	addeq	r1, r1, r5
 8005e9e:	6021      	streq	r1, [r4, #0]
 8005ea0:	6054      	str	r4, [r2, #4]
 8005ea2:	e7ca      	b.n	8005e3a <_free_r+0x26>
 8005ea4:	b003      	add	sp, #12
 8005ea6:	bd30      	pop	{r4, r5, pc}
 8005ea8:	2000071c 	.word	0x2000071c

08005eac <sbrk_aligned>:
 8005eac:	b570      	push	{r4, r5, r6, lr}
 8005eae:	4e0e      	ldr	r6, [pc, #56]	; (8005ee8 <sbrk_aligned+0x3c>)
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	6831      	ldr	r1, [r6, #0]
 8005eb4:	4605      	mov	r5, r0
 8005eb6:	b911      	cbnz	r1, 8005ebe <sbrk_aligned+0x12>
 8005eb8:	f000 fb7a 	bl	80065b0 <_sbrk_r>
 8005ebc:	6030      	str	r0, [r6, #0]
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	f000 fb75 	bl	80065b0 <_sbrk_r>
 8005ec6:	1c43      	adds	r3, r0, #1
 8005ec8:	d00a      	beq.n	8005ee0 <sbrk_aligned+0x34>
 8005eca:	1cc4      	adds	r4, r0, #3
 8005ecc:	f024 0403 	bic.w	r4, r4, #3
 8005ed0:	42a0      	cmp	r0, r4
 8005ed2:	d007      	beq.n	8005ee4 <sbrk_aligned+0x38>
 8005ed4:	1a21      	subs	r1, r4, r0
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	f000 fb6a 	bl	80065b0 <_sbrk_r>
 8005edc:	3001      	adds	r0, #1
 8005ede:	d101      	bne.n	8005ee4 <sbrk_aligned+0x38>
 8005ee0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	bd70      	pop	{r4, r5, r6, pc}
 8005ee8:	20000720 	.word	0x20000720

08005eec <_malloc_r>:
 8005eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef0:	1ccd      	adds	r5, r1, #3
 8005ef2:	f025 0503 	bic.w	r5, r5, #3
 8005ef6:	3508      	adds	r5, #8
 8005ef8:	2d0c      	cmp	r5, #12
 8005efa:	bf38      	it	cc
 8005efc:	250c      	movcc	r5, #12
 8005efe:	2d00      	cmp	r5, #0
 8005f00:	4607      	mov	r7, r0
 8005f02:	db01      	blt.n	8005f08 <_malloc_r+0x1c>
 8005f04:	42a9      	cmp	r1, r5
 8005f06:	d905      	bls.n	8005f14 <_malloc_r+0x28>
 8005f08:	230c      	movs	r3, #12
 8005f0a:	603b      	str	r3, [r7, #0]
 8005f0c:	2600      	movs	r6, #0
 8005f0e:	4630      	mov	r0, r6
 8005f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f14:	4e2e      	ldr	r6, [pc, #184]	; (8005fd0 <_malloc_r+0xe4>)
 8005f16:	f000 fe43 	bl	8006ba0 <__malloc_lock>
 8005f1a:	6833      	ldr	r3, [r6, #0]
 8005f1c:	461c      	mov	r4, r3
 8005f1e:	bb34      	cbnz	r4, 8005f6e <_malloc_r+0x82>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4638      	mov	r0, r7
 8005f24:	f7ff ffc2 	bl	8005eac <sbrk_aligned>
 8005f28:	1c43      	adds	r3, r0, #1
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	d14d      	bne.n	8005fca <_malloc_r+0xde>
 8005f2e:	6834      	ldr	r4, [r6, #0]
 8005f30:	4626      	mov	r6, r4
 8005f32:	2e00      	cmp	r6, #0
 8005f34:	d140      	bne.n	8005fb8 <_malloc_r+0xcc>
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4638      	mov	r0, r7
 8005f3c:	eb04 0803 	add.w	r8, r4, r3
 8005f40:	f000 fb36 	bl	80065b0 <_sbrk_r>
 8005f44:	4580      	cmp	r8, r0
 8005f46:	d13a      	bne.n	8005fbe <_malloc_r+0xd2>
 8005f48:	6821      	ldr	r1, [r4, #0]
 8005f4a:	3503      	adds	r5, #3
 8005f4c:	1a6d      	subs	r5, r5, r1
 8005f4e:	f025 0503 	bic.w	r5, r5, #3
 8005f52:	3508      	adds	r5, #8
 8005f54:	2d0c      	cmp	r5, #12
 8005f56:	bf38      	it	cc
 8005f58:	250c      	movcc	r5, #12
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	4638      	mov	r0, r7
 8005f5e:	f7ff ffa5 	bl	8005eac <sbrk_aligned>
 8005f62:	3001      	adds	r0, #1
 8005f64:	d02b      	beq.n	8005fbe <_malloc_r+0xd2>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	442b      	add	r3, r5
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	e00e      	b.n	8005f8c <_malloc_r+0xa0>
 8005f6e:	6822      	ldr	r2, [r4, #0]
 8005f70:	1b52      	subs	r2, r2, r5
 8005f72:	d41e      	bmi.n	8005fb2 <_malloc_r+0xc6>
 8005f74:	2a0b      	cmp	r2, #11
 8005f76:	d916      	bls.n	8005fa6 <_malloc_r+0xba>
 8005f78:	1961      	adds	r1, r4, r5
 8005f7a:	42a3      	cmp	r3, r4
 8005f7c:	6025      	str	r5, [r4, #0]
 8005f7e:	bf18      	it	ne
 8005f80:	6059      	strne	r1, [r3, #4]
 8005f82:	6863      	ldr	r3, [r4, #4]
 8005f84:	bf08      	it	eq
 8005f86:	6031      	streq	r1, [r6, #0]
 8005f88:	5162      	str	r2, [r4, r5]
 8005f8a:	604b      	str	r3, [r1, #4]
 8005f8c:	4638      	mov	r0, r7
 8005f8e:	f104 060b 	add.w	r6, r4, #11
 8005f92:	f000 fe0b 	bl	8006bac <__malloc_unlock>
 8005f96:	f026 0607 	bic.w	r6, r6, #7
 8005f9a:	1d23      	adds	r3, r4, #4
 8005f9c:	1af2      	subs	r2, r6, r3
 8005f9e:	d0b6      	beq.n	8005f0e <_malloc_r+0x22>
 8005fa0:	1b9b      	subs	r3, r3, r6
 8005fa2:	50a3      	str	r3, [r4, r2]
 8005fa4:	e7b3      	b.n	8005f0e <_malloc_r+0x22>
 8005fa6:	6862      	ldr	r2, [r4, #4]
 8005fa8:	42a3      	cmp	r3, r4
 8005faa:	bf0c      	ite	eq
 8005fac:	6032      	streq	r2, [r6, #0]
 8005fae:	605a      	strne	r2, [r3, #4]
 8005fb0:	e7ec      	b.n	8005f8c <_malloc_r+0xa0>
 8005fb2:	4623      	mov	r3, r4
 8005fb4:	6864      	ldr	r4, [r4, #4]
 8005fb6:	e7b2      	b.n	8005f1e <_malloc_r+0x32>
 8005fb8:	4634      	mov	r4, r6
 8005fba:	6876      	ldr	r6, [r6, #4]
 8005fbc:	e7b9      	b.n	8005f32 <_malloc_r+0x46>
 8005fbe:	230c      	movs	r3, #12
 8005fc0:	603b      	str	r3, [r7, #0]
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	f000 fdf2 	bl	8006bac <__malloc_unlock>
 8005fc8:	e7a1      	b.n	8005f0e <_malloc_r+0x22>
 8005fca:	6025      	str	r5, [r4, #0]
 8005fcc:	e7de      	b.n	8005f8c <_malloc_r+0xa0>
 8005fce:	bf00      	nop
 8005fd0:	2000071c 	.word	0x2000071c

08005fd4 <__sfputc_r>:
 8005fd4:	6893      	ldr	r3, [r2, #8]
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	b410      	push	{r4}
 8005fdc:	6093      	str	r3, [r2, #8]
 8005fde:	da08      	bge.n	8005ff2 <__sfputc_r+0x1e>
 8005fe0:	6994      	ldr	r4, [r2, #24]
 8005fe2:	42a3      	cmp	r3, r4
 8005fe4:	db01      	blt.n	8005fea <__sfputc_r+0x16>
 8005fe6:	290a      	cmp	r1, #10
 8005fe8:	d103      	bne.n	8005ff2 <__sfputc_r+0x1e>
 8005fea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fee:	f000 baef 	b.w	80065d0 <__swbuf_r>
 8005ff2:	6813      	ldr	r3, [r2, #0]
 8005ff4:	1c58      	adds	r0, r3, #1
 8005ff6:	6010      	str	r0, [r2, #0]
 8005ff8:	7019      	strb	r1, [r3, #0]
 8005ffa:	4608      	mov	r0, r1
 8005ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006000:	4770      	bx	lr

08006002 <__sfputs_r>:
 8006002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006004:	4606      	mov	r6, r0
 8006006:	460f      	mov	r7, r1
 8006008:	4614      	mov	r4, r2
 800600a:	18d5      	adds	r5, r2, r3
 800600c:	42ac      	cmp	r4, r5
 800600e:	d101      	bne.n	8006014 <__sfputs_r+0x12>
 8006010:	2000      	movs	r0, #0
 8006012:	e007      	b.n	8006024 <__sfputs_r+0x22>
 8006014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006018:	463a      	mov	r2, r7
 800601a:	4630      	mov	r0, r6
 800601c:	f7ff ffda 	bl	8005fd4 <__sfputc_r>
 8006020:	1c43      	adds	r3, r0, #1
 8006022:	d1f3      	bne.n	800600c <__sfputs_r+0xa>
 8006024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006028 <_vfiprintf_r>:
 8006028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602c:	460d      	mov	r5, r1
 800602e:	b09d      	sub	sp, #116	; 0x74
 8006030:	4614      	mov	r4, r2
 8006032:	4698      	mov	r8, r3
 8006034:	4606      	mov	r6, r0
 8006036:	b118      	cbz	r0, 8006040 <_vfiprintf_r+0x18>
 8006038:	6983      	ldr	r3, [r0, #24]
 800603a:	b90b      	cbnz	r3, 8006040 <_vfiprintf_r+0x18>
 800603c:	f000 fcaa 	bl	8006994 <__sinit>
 8006040:	4b89      	ldr	r3, [pc, #548]	; (8006268 <_vfiprintf_r+0x240>)
 8006042:	429d      	cmp	r5, r3
 8006044:	d11b      	bne.n	800607e <_vfiprintf_r+0x56>
 8006046:	6875      	ldr	r5, [r6, #4]
 8006048:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800604a:	07d9      	lsls	r1, r3, #31
 800604c:	d405      	bmi.n	800605a <_vfiprintf_r+0x32>
 800604e:	89ab      	ldrh	r3, [r5, #12]
 8006050:	059a      	lsls	r2, r3, #22
 8006052:	d402      	bmi.n	800605a <_vfiprintf_r+0x32>
 8006054:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006056:	f000 fd3b 	bl	8006ad0 <__retarget_lock_acquire_recursive>
 800605a:	89ab      	ldrh	r3, [r5, #12]
 800605c:	071b      	lsls	r3, r3, #28
 800605e:	d501      	bpl.n	8006064 <_vfiprintf_r+0x3c>
 8006060:	692b      	ldr	r3, [r5, #16]
 8006062:	b9eb      	cbnz	r3, 80060a0 <_vfiprintf_r+0x78>
 8006064:	4629      	mov	r1, r5
 8006066:	4630      	mov	r0, r6
 8006068:	f000 fb04 	bl	8006674 <__swsetup_r>
 800606c:	b1c0      	cbz	r0, 80060a0 <_vfiprintf_r+0x78>
 800606e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006070:	07dc      	lsls	r4, r3, #31
 8006072:	d50e      	bpl.n	8006092 <_vfiprintf_r+0x6a>
 8006074:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006078:	b01d      	add	sp, #116	; 0x74
 800607a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800607e:	4b7b      	ldr	r3, [pc, #492]	; (800626c <_vfiprintf_r+0x244>)
 8006080:	429d      	cmp	r5, r3
 8006082:	d101      	bne.n	8006088 <_vfiprintf_r+0x60>
 8006084:	68b5      	ldr	r5, [r6, #8]
 8006086:	e7df      	b.n	8006048 <_vfiprintf_r+0x20>
 8006088:	4b79      	ldr	r3, [pc, #484]	; (8006270 <_vfiprintf_r+0x248>)
 800608a:	429d      	cmp	r5, r3
 800608c:	bf08      	it	eq
 800608e:	68f5      	ldreq	r5, [r6, #12]
 8006090:	e7da      	b.n	8006048 <_vfiprintf_r+0x20>
 8006092:	89ab      	ldrh	r3, [r5, #12]
 8006094:	0598      	lsls	r0, r3, #22
 8006096:	d4ed      	bmi.n	8006074 <_vfiprintf_r+0x4c>
 8006098:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800609a:	f000 fd1a 	bl	8006ad2 <__retarget_lock_release_recursive>
 800609e:	e7e9      	b.n	8006074 <_vfiprintf_r+0x4c>
 80060a0:	2300      	movs	r3, #0
 80060a2:	9309      	str	r3, [sp, #36]	; 0x24
 80060a4:	2320      	movs	r3, #32
 80060a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80060ae:	2330      	movs	r3, #48	; 0x30
 80060b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006274 <_vfiprintf_r+0x24c>
 80060b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060b8:	f04f 0901 	mov.w	r9, #1
 80060bc:	4623      	mov	r3, r4
 80060be:	469a      	mov	sl, r3
 80060c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060c4:	b10a      	cbz	r2, 80060ca <_vfiprintf_r+0xa2>
 80060c6:	2a25      	cmp	r2, #37	; 0x25
 80060c8:	d1f9      	bne.n	80060be <_vfiprintf_r+0x96>
 80060ca:	ebba 0b04 	subs.w	fp, sl, r4
 80060ce:	d00b      	beq.n	80060e8 <_vfiprintf_r+0xc0>
 80060d0:	465b      	mov	r3, fp
 80060d2:	4622      	mov	r2, r4
 80060d4:	4629      	mov	r1, r5
 80060d6:	4630      	mov	r0, r6
 80060d8:	f7ff ff93 	bl	8006002 <__sfputs_r>
 80060dc:	3001      	adds	r0, #1
 80060de:	f000 80aa 	beq.w	8006236 <_vfiprintf_r+0x20e>
 80060e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060e4:	445a      	add	r2, fp
 80060e6:	9209      	str	r2, [sp, #36]	; 0x24
 80060e8:	f89a 3000 	ldrb.w	r3, [sl]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 80a2 	beq.w	8006236 <_vfiprintf_r+0x20e>
 80060f2:	2300      	movs	r3, #0
 80060f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060fc:	f10a 0a01 	add.w	sl, sl, #1
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	9307      	str	r3, [sp, #28]
 8006104:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006108:	931a      	str	r3, [sp, #104]	; 0x68
 800610a:	4654      	mov	r4, sl
 800610c:	2205      	movs	r2, #5
 800610e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006112:	4858      	ldr	r0, [pc, #352]	; (8006274 <_vfiprintf_r+0x24c>)
 8006114:	f7fa f874 	bl	8000200 <memchr>
 8006118:	9a04      	ldr	r2, [sp, #16]
 800611a:	b9d8      	cbnz	r0, 8006154 <_vfiprintf_r+0x12c>
 800611c:	06d1      	lsls	r1, r2, #27
 800611e:	bf44      	itt	mi
 8006120:	2320      	movmi	r3, #32
 8006122:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006126:	0713      	lsls	r3, r2, #28
 8006128:	bf44      	itt	mi
 800612a:	232b      	movmi	r3, #43	; 0x2b
 800612c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006130:	f89a 3000 	ldrb.w	r3, [sl]
 8006134:	2b2a      	cmp	r3, #42	; 0x2a
 8006136:	d015      	beq.n	8006164 <_vfiprintf_r+0x13c>
 8006138:	9a07      	ldr	r2, [sp, #28]
 800613a:	4654      	mov	r4, sl
 800613c:	2000      	movs	r0, #0
 800613e:	f04f 0c0a 	mov.w	ip, #10
 8006142:	4621      	mov	r1, r4
 8006144:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006148:	3b30      	subs	r3, #48	; 0x30
 800614a:	2b09      	cmp	r3, #9
 800614c:	d94e      	bls.n	80061ec <_vfiprintf_r+0x1c4>
 800614e:	b1b0      	cbz	r0, 800617e <_vfiprintf_r+0x156>
 8006150:	9207      	str	r2, [sp, #28]
 8006152:	e014      	b.n	800617e <_vfiprintf_r+0x156>
 8006154:	eba0 0308 	sub.w	r3, r0, r8
 8006158:	fa09 f303 	lsl.w	r3, r9, r3
 800615c:	4313      	orrs	r3, r2
 800615e:	9304      	str	r3, [sp, #16]
 8006160:	46a2      	mov	sl, r4
 8006162:	e7d2      	b.n	800610a <_vfiprintf_r+0xe2>
 8006164:	9b03      	ldr	r3, [sp, #12]
 8006166:	1d19      	adds	r1, r3, #4
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	9103      	str	r1, [sp, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	bfbb      	ittet	lt
 8006170:	425b      	neglt	r3, r3
 8006172:	f042 0202 	orrlt.w	r2, r2, #2
 8006176:	9307      	strge	r3, [sp, #28]
 8006178:	9307      	strlt	r3, [sp, #28]
 800617a:	bfb8      	it	lt
 800617c:	9204      	strlt	r2, [sp, #16]
 800617e:	7823      	ldrb	r3, [r4, #0]
 8006180:	2b2e      	cmp	r3, #46	; 0x2e
 8006182:	d10c      	bne.n	800619e <_vfiprintf_r+0x176>
 8006184:	7863      	ldrb	r3, [r4, #1]
 8006186:	2b2a      	cmp	r3, #42	; 0x2a
 8006188:	d135      	bne.n	80061f6 <_vfiprintf_r+0x1ce>
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	1d1a      	adds	r2, r3, #4
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	9203      	str	r2, [sp, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	bfb8      	it	lt
 8006196:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800619a:	3402      	adds	r4, #2
 800619c:	9305      	str	r3, [sp, #20]
 800619e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006284 <_vfiprintf_r+0x25c>
 80061a2:	7821      	ldrb	r1, [r4, #0]
 80061a4:	2203      	movs	r2, #3
 80061a6:	4650      	mov	r0, sl
 80061a8:	f7fa f82a 	bl	8000200 <memchr>
 80061ac:	b140      	cbz	r0, 80061c0 <_vfiprintf_r+0x198>
 80061ae:	2340      	movs	r3, #64	; 0x40
 80061b0:	eba0 000a 	sub.w	r0, r0, sl
 80061b4:	fa03 f000 	lsl.w	r0, r3, r0
 80061b8:	9b04      	ldr	r3, [sp, #16]
 80061ba:	4303      	orrs	r3, r0
 80061bc:	3401      	adds	r4, #1
 80061be:	9304      	str	r3, [sp, #16]
 80061c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061c4:	482c      	ldr	r0, [pc, #176]	; (8006278 <_vfiprintf_r+0x250>)
 80061c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061ca:	2206      	movs	r2, #6
 80061cc:	f7fa f818 	bl	8000200 <memchr>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d03f      	beq.n	8006254 <_vfiprintf_r+0x22c>
 80061d4:	4b29      	ldr	r3, [pc, #164]	; (800627c <_vfiprintf_r+0x254>)
 80061d6:	bb1b      	cbnz	r3, 8006220 <_vfiprintf_r+0x1f8>
 80061d8:	9b03      	ldr	r3, [sp, #12]
 80061da:	3307      	adds	r3, #7
 80061dc:	f023 0307 	bic.w	r3, r3, #7
 80061e0:	3308      	adds	r3, #8
 80061e2:	9303      	str	r3, [sp, #12]
 80061e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e6:	443b      	add	r3, r7
 80061e8:	9309      	str	r3, [sp, #36]	; 0x24
 80061ea:	e767      	b.n	80060bc <_vfiprintf_r+0x94>
 80061ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80061f0:	460c      	mov	r4, r1
 80061f2:	2001      	movs	r0, #1
 80061f4:	e7a5      	b.n	8006142 <_vfiprintf_r+0x11a>
 80061f6:	2300      	movs	r3, #0
 80061f8:	3401      	adds	r4, #1
 80061fa:	9305      	str	r3, [sp, #20]
 80061fc:	4619      	mov	r1, r3
 80061fe:	f04f 0c0a 	mov.w	ip, #10
 8006202:	4620      	mov	r0, r4
 8006204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006208:	3a30      	subs	r2, #48	; 0x30
 800620a:	2a09      	cmp	r2, #9
 800620c:	d903      	bls.n	8006216 <_vfiprintf_r+0x1ee>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0c5      	beq.n	800619e <_vfiprintf_r+0x176>
 8006212:	9105      	str	r1, [sp, #20]
 8006214:	e7c3      	b.n	800619e <_vfiprintf_r+0x176>
 8006216:	fb0c 2101 	mla	r1, ip, r1, r2
 800621a:	4604      	mov	r4, r0
 800621c:	2301      	movs	r3, #1
 800621e:	e7f0      	b.n	8006202 <_vfiprintf_r+0x1da>
 8006220:	ab03      	add	r3, sp, #12
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	462a      	mov	r2, r5
 8006226:	4b16      	ldr	r3, [pc, #88]	; (8006280 <_vfiprintf_r+0x258>)
 8006228:	a904      	add	r1, sp, #16
 800622a:	4630      	mov	r0, r6
 800622c:	f3af 8000 	nop.w
 8006230:	4607      	mov	r7, r0
 8006232:	1c78      	adds	r0, r7, #1
 8006234:	d1d6      	bne.n	80061e4 <_vfiprintf_r+0x1bc>
 8006236:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006238:	07d9      	lsls	r1, r3, #31
 800623a:	d405      	bmi.n	8006248 <_vfiprintf_r+0x220>
 800623c:	89ab      	ldrh	r3, [r5, #12]
 800623e:	059a      	lsls	r2, r3, #22
 8006240:	d402      	bmi.n	8006248 <_vfiprintf_r+0x220>
 8006242:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006244:	f000 fc45 	bl	8006ad2 <__retarget_lock_release_recursive>
 8006248:	89ab      	ldrh	r3, [r5, #12]
 800624a:	065b      	lsls	r3, r3, #25
 800624c:	f53f af12 	bmi.w	8006074 <_vfiprintf_r+0x4c>
 8006250:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006252:	e711      	b.n	8006078 <_vfiprintf_r+0x50>
 8006254:	ab03      	add	r3, sp, #12
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	462a      	mov	r2, r5
 800625a:	4b09      	ldr	r3, [pc, #36]	; (8006280 <_vfiprintf_r+0x258>)
 800625c:	a904      	add	r1, sp, #16
 800625e:	4630      	mov	r0, r6
 8006260:	f000 f880 	bl	8006364 <_printf_i>
 8006264:	e7e4      	b.n	8006230 <_vfiprintf_r+0x208>
 8006266:	bf00      	nop
 8006268:	08008168 	.word	0x08008168
 800626c:	08008188 	.word	0x08008188
 8006270:	08008148 	.word	0x08008148
 8006274:	08008115 	.word	0x08008115
 8006278:	0800811f 	.word	0x0800811f
 800627c:	00000000 	.word	0x00000000
 8006280:	08006003 	.word	0x08006003
 8006284:	0800811b 	.word	0x0800811b

08006288 <_printf_common>:
 8006288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800628c:	4616      	mov	r6, r2
 800628e:	4699      	mov	r9, r3
 8006290:	688a      	ldr	r2, [r1, #8]
 8006292:	690b      	ldr	r3, [r1, #16]
 8006294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006298:	4293      	cmp	r3, r2
 800629a:	bfb8      	it	lt
 800629c:	4613      	movlt	r3, r2
 800629e:	6033      	str	r3, [r6, #0]
 80062a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062a4:	4607      	mov	r7, r0
 80062a6:	460c      	mov	r4, r1
 80062a8:	b10a      	cbz	r2, 80062ae <_printf_common+0x26>
 80062aa:	3301      	adds	r3, #1
 80062ac:	6033      	str	r3, [r6, #0]
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	0699      	lsls	r1, r3, #26
 80062b2:	bf42      	ittt	mi
 80062b4:	6833      	ldrmi	r3, [r6, #0]
 80062b6:	3302      	addmi	r3, #2
 80062b8:	6033      	strmi	r3, [r6, #0]
 80062ba:	6825      	ldr	r5, [r4, #0]
 80062bc:	f015 0506 	ands.w	r5, r5, #6
 80062c0:	d106      	bne.n	80062d0 <_printf_common+0x48>
 80062c2:	f104 0a19 	add.w	sl, r4, #25
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	6832      	ldr	r2, [r6, #0]
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	42ab      	cmp	r3, r5
 80062ce:	dc26      	bgt.n	800631e <_printf_common+0x96>
 80062d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062d4:	1e13      	subs	r3, r2, #0
 80062d6:	6822      	ldr	r2, [r4, #0]
 80062d8:	bf18      	it	ne
 80062da:	2301      	movne	r3, #1
 80062dc:	0692      	lsls	r2, r2, #26
 80062de:	d42b      	bmi.n	8006338 <_printf_common+0xb0>
 80062e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062e4:	4649      	mov	r1, r9
 80062e6:	4638      	mov	r0, r7
 80062e8:	47c0      	blx	r8
 80062ea:	3001      	adds	r0, #1
 80062ec:	d01e      	beq.n	800632c <_printf_common+0xa4>
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	68e5      	ldr	r5, [r4, #12]
 80062f2:	6832      	ldr	r2, [r6, #0]
 80062f4:	f003 0306 	and.w	r3, r3, #6
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	bf08      	it	eq
 80062fc:	1aad      	subeq	r5, r5, r2
 80062fe:	68a3      	ldr	r3, [r4, #8]
 8006300:	6922      	ldr	r2, [r4, #16]
 8006302:	bf0c      	ite	eq
 8006304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006308:	2500      	movne	r5, #0
 800630a:	4293      	cmp	r3, r2
 800630c:	bfc4      	itt	gt
 800630e:	1a9b      	subgt	r3, r3, r2
 8006310:	18ed      	addgt	r5, r5, r3
 8006312:	2600      	movs	r6, #0
 8006314:	341a      	adds	r4, #26
 8006316:	42b5      	cmp	r5, r6
 8006318:	d11a      	bne.n	8006350 <_printf_common+0xc8>
 800631a:	2000      	movs	r0, #0
 800631c:	e008      	b.n	8006330 <_printf_common+0xa8>
 800631e:	2301      	movs	r3, #1
 8006320:	4652      	mov	r2, sl
 8006322:	4649      	mov	r1, r9
 8006324:	4638      	mov	r0, r7
 8006326:	47c0      	blx	r8
 8006328:	3001      	adds	r0, #1
 800632a:	d103      	bne.n	8006334 <_printf_common+0xac>
 800632c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006334:	3501      	adds	r5, #1
 8006336:	e7c6      	b.n	80062c6 <_printf_common+0x3e>
 8006338:	18e1      	adds	r1, r4, r3
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	2030      	movs	r0, #48	; 0x30
 800633e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006342:	4422      	add	r2, r4
 8006344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800634c:	3302      	adds	r3, #2
 800634e:	e7c7      	b.n	80062e0 <_printf_common+0x58>
 8006350:	2301      	movs	r3, #1
 8006352:	4622      	mov	r2, r4
 8006354:	4649      	mov	r1, r9
 8006356:	4638      	mov	r0, r7
 8006358:	47c0      	blx	r8
 800635a:	3001      	adds	r0, #1
 800635c:	d0e6      	beq.n	800632c <_printf_common+0xa4>
 800635e:	3601      	adds	r6, #1
 8006360:	e7d9      	b.n	8006316 <_printf_common+0x8e>
	...

08006364 <_printf_i>:
 8006364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006368:	7e0f      	ldrb	r7, [r1, #24]
 800636a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800636c:	2f78      	cmp	r7, #120	; 0x78
 800636e:	4691      	mov	r9, r2
 8006370:	4680      	mov	r8, r0
 8006372:	460c      	mov	r4, r1
 8006374:	469a      	mov	sl, r3
 8006376:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800637a:	d807      	bhi.n	800638c <_printf_i+0x28>
 800637c:	2f62      	cmp	r7, #98	; 0x62
 800637e:	d80a      	bhi.n	8006396 <_printf_i+0x32>
 8006380:	2f00      	cmp	r7, #0
 8006382:	f000 80d8 	beq.w	8006536 <_printf_i+0x1d2>
 8006386:	2f58      	cmp	r7, #88	; 0x58
 8006388:	f000 80a3 	beq.w	80064d2 <_printf_i+0x16e>
 800638c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006390:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006394:	e03a      	b.n	800640c <_printf_i+0xa8>
 8006396:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800639a:	2b15      	cmp	r3, #21
 800639c:	d8f6      	bhi.n	800638c <_printf_i+0x28>
 800639e:	a101      	add	r1, pc, #4	; (adr r1, 80063a4 <_printf_i+0x40>)
 80063a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063a4:	080063fd 	.word	0x080063fd
 80063a8:	08006411 	.word	0x08006411
 80063ac:	0800638d 	.word	0x0800638d
 80063b0:	0800638d 	.word	0x0800638d
 80063b4:	0800638d 	.word	0x0800638d
 80063b8:	0800638d 	.word	0x0800638d
 80063bc:	08006411 	.word	0x08006411
 80063c0:	0800638d 	.word	0x0800638d
 80063c4:	0800638d 	.word	0x0800638d
 80063c8:	0800638d 	.word	0x0800638d
 80063cc:	0800638d 	.word	0x0800638d
 80063d0:	0800651d 	.word	0x0800651d
 80063d4:	08006441 	.word	0x08006441
 80063d8:	080064ff 	.word	0x080064ff
 80063dc:	0800638d 	.word	0x0800638d
 80063e0:	0800638d 	.word	0x0800638d
 80063e4:	0800653f 	.word	0x0800653f
 80063e8:	0800638d 	.word	0x0800638d
 80063ec:	08006441 	.word	0x08006441
 80063f0:	0800638d 	.word	0x0800638d
 80063f4:	0800638d 	.word	0x0800638d
 80063f8:	08006507 	.word	0x08006507
 80063fc:	682b      	ldr	r3, [r5, #0]
 80063fe:	1d1a      	adds	r2, r3, #4
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	602a      	str	r2, [r5, #0]
 8006404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800640c:	2301      	movs	r3, #1
 800640e:	e0a3      	b.n	8006558 <_printf_i+0x1f4>
 8006410:	6820      	ldr	r0, [r4, #0]
 8006412:	6829      	ldr	r1, [r5, #0]
 8006414:	0606      	lsls	r6, r0, #24
 8006416:	f101 0304 	add.w	r3, r1, #4
 800641a:	d50a      	bpl.n	8006432 <_printf_i+0xce>
 800641c:	680e      	ldr	r6, [r1, #0]
 800641e:	602b      	str	r3, [r5, #0]
 8006420:	2e00      	cmp	r6, #0
 8006422:	da03      	bge.n	800642c <_printf_i+0xc8>
 8006424:	232d      	movs	r3, #45	; 0x2d
 8006426:	4276      	negs	r6, r6
 8006428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800642c:	485e      	ldr	r0, [pc, #376]	; (80065a8 <_printf_i+0x244>)
 800642e:	230a      	movs	r3, #10
 8006430:	e019      	b.n	8006466 <_printf_i+0x102>
 8006432:	680e      	ldr	r6, [r1, #0]
 8006434:	602b      	str	r3, [r5, #0]
 8006436:	f010 0f40 	tst.w	r0, #64	; 0x40
 800643a:	bf18      	it	ne
 800643c:	b236      	sxthne	r6, r6
 800643e:	e7ef      	b.n	8006420 <_printf_i+0xbc>
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	6820      	ldr	r0, [r4, #0]
 8006444:	1d19      	adds	r1, r3, #4
 8006446:	6029      	str	r1, [r5, #0]
 8006448:	0601      	lsls	r1, r0, #24
 800644a:	d501      	bpl.n	8006450 <_printf_i+0xec>
 800644c:	681e      	ldr	r6, [r3, #0]
 800644e:	e002      	b.n	8006456 <_printf_i+0xf2>
 8006450:	0646      	lsls	r6, r0, #25
 8006452:	d5fb      	bpl.n	800644c <_printf_i+0xe8>
 8006454:	881e      	ldrh	r6, [r3, #0]
 8006456:	4854      	ldr	r0, [pc, #336]	; (80065a8 <_printf_i+0x244>)
 8006458:	2f6f      	cmp	r7, #111	; 0x6f
 800645a:	bf0c      	ite	eq
 800645c:	2308      	moveq	r3, #8
 800645e:	230a      	movne	r3, #10
 8006460:	2100      	movs	r1, #0
 8006462:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006466:	6865      	ldr	r5, [r4, #4]
 8006468:	60a5      	str	r5, [r4, #8]
 800646a:	2d00      	cmp	r5, #0
 800646c:	bfa2      	ittt	ge
 800646e:	6821      	ldrge	r1, [r4, #0]
 8006470:	f021 0104 	bicge.w	r1, r1, #4
 8006474:	6021      	strge	r1, [r4, #0]
 8006476:	b90e      	cbnz	r6, 800647c <_printf_i+0x118>
 8006478:	2d00      	cmp	r5, #0
 800647a:	d04d      	beq.n	8006518 <_printf_i+0x1b4>
 800647c:	4615      	mov	r5, r2
 800647e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006482:	fb03 6711 	mls	r7, r3, r1, r6
 8006486:	5dc7      	ldrb	r7, [r0, r7]
 8006488:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800648c:	4637      	mov	r7, r6
 800648e:	42bb      	cmp	r3, r7
 8006490:	460e      	mov	r6, r1
 8006492:	d9f4      	bls.n	800647e <_printf_i+0x11a>
 8006494:	2b08      	cmp	r3, #8
 8006496:	d10b      	bne.n	80064b0 <_printf_i+0x14c>
 8006498:	6823      	ldr	r3, [r4, #0]
 800649a:	07de      	lsls	r6, r3, #31
 800649c:	d508      	bpl.n	80064b0 <_printf_i+0x14c>
 800649e:	6923      	ldr	r3, [r4, #16]
 80064a0:	6861      	ldr	r1, [r4, #4]
 80064a2:	4299      	cmp	r1, r3
 80064a4:	bfde      	ittt	le
 80064a6:	2330      	movle	r3, #48	; 0x30
 80064a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064ac:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80064b0:	1b52      	subs	r2, r2, r5
 80064b2:	6122      	str	r2, [r4, #16]
 80064b4:	f8cd a000 	str.w	sl, [sp]
 80064b8:	464b      	mov	r3, r9
 80064ba:	aa03      	add	r2, sp, #12
 80064bc:	4621      	mov	r1, r4
 80064be:	4640      	mov	r0, r8
 80064c0:	f7ff fee2 	bl	8006288 <_printf_common>
 80064c4:	3001      	adds	r0, #1
 80064c6:	d14c      	bne.n	8006562 <_printf_i+0x1fe>
 80064c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064cc:	b004      	add	sp, #16
 80064ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d2:	4835      	ldr	r0, [pc, #212]	; (80065a8 <_printf_i+0x244>)
 80064d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80064d8:	6829      	ldr	r1, [r5, #0]
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80064e0:	6029      	str	r1, [r5, #0]
 80064e2:	061d      	lsls	r5, r3, #24
 80064e4:	d514      	bpl.n	8006510 <_printf_i+0x1ac>
 80064e6:	07df      	lsls	r7, r3, #31
 80064e8:	bf44      	itt	mi
 80064ea:	f043 0320 	orrmi.w	r3, r3, #32
 80064ee:	6023      	strmi	r3, [r4, #0]
 80064f0:	b91e      	cbnz	r6, 80064fa <_printf_i+0x196>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	f023 0320 	bic.w	r3, r3, #32
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	2310      	movs	r3, #16
 80064fc:	e7b0      	b.n	8006460 <_printf_i+0xfc>
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	f043 0320 	orr.w	r3, r3, #32
 8006504:	6023      	str	r3, [r4, #0]
 8006506:	2378      	movs	r3, #120	; 0x78
 8006508:	4828      	ldr	r0, [pc, #160]	; (80065ac <_printf_i+0x248>)
 800650a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800650e:	e7e3      	b.n	80064d8 <_printf_i+0x174>
 8006510:	0659      	lsls	r1, r3, #25
 8006512:	bf48      	it	mi
 8006514:	b2b6      	uxthmi	r6, r6
 8006516:	e7e6      	b.n	80064e6 <_printf_i+0x182>
 8006518:	4615      	mov	r5, r2
 800651a:	e7bb      	b.n	8006494 <_printf_i+0x130>
 800651c:	682b      	ldr	r3, [r5, #0]
 800651e:	6826      	ldr	r6, [r4, #0]
 8006520:	6961      	ldr	r1, [r4, #20]
 8006522:	1d18      	adds	r0, r3, #4
 8006524:	6028      	str	r0, [r5, #0]
 8006526:	0635      	lsls	r5, r6, #24
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	d501      	bpl.n	8006530 <_printf_i+0x1cc>
 800652c:	6019      	str	r1, [r3, #0]
 800652e:	e002      	b.n	8006536 <_printf_i+0x1d2>
 8006530:	0670      	lsls	r0, r6, #25
 8006532:	d5fb      	bpl.n	800652c <_printf_i+0x1c8>
 8006534:	8019      	strh	r1, [r3, #0]
 8006536:	2300      	movs	r3, #0
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	4615      	mov	r5, r2
 800653c:	e7ba      	b.n	80064b4 <_printf_i+0x150>
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	1d1a      	adds	r2, r3, #4
 8006542:	602a      	str	r2, [r5, #0]
 8006544:	681d      	ldr	r5, [r3, #0]
 8006546:	6862      	ldr	r2, [r4, #4]
 8006548:	2100      	movs	r1, #0
 800654a:	4628      	mov	r0, r5
 800654c:	f7f9 fe58 	bl	8000200 <memchr>
 8006550:	b108      	cbz	r0, 8006556 <_printf_i+0x1f2>
 8006552:	1b40      	subs	r0, r0, r5
 8006554:	6060      	str	r0, [r4, #4]
 8006556:	6863      	ldr	r3, [r4, #4]
 8006558:	6123      	str	r3, [r4, #16]
 800655a:	2300      	movs	r3, #0
 800655c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006560:	e7a8      	b.n	80064b4 <_printf_i+0x150>
 8006562:	6923      	ldr	r3, [r4, #16]
 8006564:	462a      	mov	r2, r5
 8006566:	4649      	mov	r1, r9
 8006568:	4640      	mov	r0, r8
 800656a:	47d0      	blx	sl
 800656c:	3001      	adds	r0, #1
 800656e:	d0ab      	beq.n	80064c8 <_printf_i+0x164>
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	079b      	lsls	r3, r3, #30
 8006574:	d413      	bmi.n	800659e <_printf_i+0x23a>
 8006576:	68e0      	ldr	r0, [r4, #12]
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	4298      	cmp	r0, r3
 800657c:	bfb8      	it	lt
 800657e:	4618      	movlt	r0, r3
 8006580:	e7a4      	b.n	80064cc <_printf_i+0x168>
 8006582:	2301      	movs	r3, #1
 8006584:	4632      	mov	r2, r6
 8006586:	4649      	mov	r1, r9
 8006588:	4640      	mov	r0, r8
 800658a:	47d0      	blx	sl
 800658c:	3001      	adds	r0, #1
 800658e:	d09b      	beq.n	80064c8 <_printf_i+0x164>
 8006590:	3501      	adds	r5, #1
 8006592:	68e3      	ldr	r3, [r4, #12]
 8006594:	9903      	ldr	r1, [sp, #12]
 8006596:	1a5b      	subs	r3, r3, r1
 8006598:	42ab      	cmp	r3, r5
 800659a:	dcf2      	bgt.n	8006582 <_printf_i+0x21e>
 800659c:	e7eb      	b.n	8006576 <_printf_i+0x212>
 800659e:	2500      	movs	r5, #0
 80065a0:	f104 0619 	add.w	r6, r4, #25
 80065a4:	e7f5      	b.n	8006592 <_printf_i+0x22e>
 80065a6:	bf00      	nop
 80065a8:	08008126 	.word	0x08008126
 80065ac:	08008137 	.word	0x08008137

080065b0 <_sbrk_r>:
 80065b0:	b538      	push	{r3, r4, r5, lr}
 80065b2:	4d06      	ldr	r5, [pc, #24]	; (80065cc <_sbrk_r+0x1c>)
 80065b4:	2300      	movs	r3, #0
 80065b6:	4604      	mov	r4, r0
 80065b8:	4608      	mov	r0, r1
 80065ba:	602b      	str	r3, [r5, #0]
 80065bc:	f7fc f996 	bl	80028ec <_sbrk>
 80065c0:	1c43      	adds	r3, r0, #1
 80065c2:	d102      	bne.n	80065ca <_sbrk_r+0x1a>
 80065c4:	682b      	ldr	r3, [r5, #0]
 80065c6:	b103      	cbz	r3, 80065ca <_sbrk_r+0x1a>
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	bd38      	pop	{r3, r4, r5, pc}
 80065cc:	20000728 	.word	0x20000728

080065d0 <__swbuf_r>:
 80065d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d2:	460e      	mov	r6, r1
 80065d4:	4614      	mov	r4, r2
 80065d6:	4605      	mov	r5, r0
 80065d8:	b118      	cbz	r0, 80065e2 <__swbuf_r+0x12>
 80065da:	6983      	ldr	r3, [r0, #24]
 80065dc:	b90b      	cbnz	r3, 80065e2 <__swbuf_r+0x12>
 80065de:	f000 f9d9 	bl	8006994 <__sinit>
 80065e2:	4b21      	ldr	r3, [pc, #132]	; (8006668 <__swbuf_r+0x98>)
 80065e4:	429c      	cmp	r4, r3
 80065e6:	d12b      	bne.n	8006640 <__swbuf_r+0x70>
 80065e8:	686c      	ldr	r4, [r5, #4]
 80065ea:	69a3      	ldr	r3, [r4, #24]
 80065ec:	60a3      	str	r3, [r4, #8]
 80065ee:	89a3      	ldrh	r3, [r4, #12]
 80065f0:	071a      	lsls	r2, r3, #28
 80065f2:	d52f      	bpl.n	8006654 <__swbuf_r+0x84>
 80065f4:	6923      	ldr	r3, [r4, #16]
 80065f6:	b36b      	cbz	r3, 8006654 <__swbuf_r+0x84>
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	6820      	ldr	r0, [r4, #0]
 80065fc:	1ac0      	subs	r0, r0, r3
 80065fe:	6963      	ldr	r3, [r4, #20]
 8006600:	b2f6      	uxtb	r6, r6
 8006602:	4283      	cmp	r3, r0
 8006604:	4637      	mov	r7, r6
 8006606:	dc04      	bgt.n	8006612 <__swbuf_r+0x42>
 8006608:	4621      	mov	r1, r4
 800660a:	4628      	mov	r0, r5
 800660c:	f000 f92e 	bl	800686c <_fflush_r>
 8006610:	bb30      	cbnz	r0, 8006660 <__swbuf_r+0x90>
 8006612:	68a3      	ldr	r3, [r4, #8]
 8006614:	3b01      	subs	r3, #1
 8006616:	60a3      	str	r3, [r4, #8]
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	1c5a      	adds	r2, r3, #1
 800661c:	6022      	str	r2, [r4, #0]
 800661e:	701e      	strb	r6, [r3, #0]
 8006620:	6963      	ldr	r3, [r4, #20]
 8006622:	3001      	adds	r0, #1
 8006624:	4283      	cmp	r3, r0
 8006626:	d004      	beq.n	8006632 <__swbuf_r+0x62>
 8006628:	89a3      	ldrh	r3, [r4, #12]
 800662a:	07db      	lsls	r3, r3, #31
 800662c:	d506      	bpl.n	800663c <__swbuf_r+0x6c>
 800662e:	2e0a      	cmp	r6, #10
 8006630:	d104      	bne.n	800663c <__swbuf_r+0x6c>
 8006632:	4621      	mov	r1, r4
 8006634:	4628      	mov	r0, r5
 8006636:	f000 f919 	bl	800686c <_fflush_r>
 800663a:	b988      	cbnz	r0, 8006660 <__swbuf_r+0x90>
 800663c:	4638      	mov	r0, r7
 800663e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006640:	4b0a      	ldr	r3, [pc, #40]	; (800666c <__swbuf_r+0x9c>)
 8006642:	429c      	cmp	r4, r3
 8006644:	d101      	bne.n	800664a <__swbuf_r+0x7a>
 8006646:	68ac      	ldr	r4, [r5, #8]
 8006648:	e7cf      	b.n	80065ea <__swbuf_r+0x1a>
 800664a:	4b09      	ldr	r3, [pc, #36]	; (8006670 <__swbuf_r+0xa0>)
 800664c:	429c      	cmp	r4, r3
 800664e:	bf08      	it	eq
 8006650:	68ec      	ldreq	r4, [r5, #12]
 8006652:	e7ca      	b.n	80065ea <__swbuf_r+0x1a>
 8006654:	4621      	mov	r1, r4
 8006656:	4628      	mov	r0, r5
 8006658:	f000 f80c 	bl	8006674 <__swsetup_r>
 800665c:	2800      	cmp	r0, #0
 800665e:	d0cb      	beq.n	80065f8 <__swbuf_r+0x28>
 8006660:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006664:	e7ea      	b.n	800663c <__swbuf_r+0x6c>
 8006666:	bf00      	nop
 8006668:	08008168 	.word	0x08008168
 800666c:	08008188 	.word	0x08008188
 8006670:	08008148 	.word	0x08008148

08006674 <__swsetup_r>:
 8006674:	4b32      	ldr	r3, [pc, #200]	; (8006740 <__swsetup_r+0xcc>)
 8006676:	b570      	push	{r4, r5, r6, lr}
 8006678:	681d      	ldr	r5, [r3, #0]
 800667a:	4606      	mov	r6, r0
 800667c:	460c      	mov	r4, r1
 800667e:	b125      	cbz	r5, 800668a <__swsetup_r+0x16>
 8006680:	69ab      	ldr	r3, [r5, #24]
 8006682:	b913      	cbnz	r3, 800668a <__swsetup_r+0x16>
 8006684:	4628      	mov	r0, r5
 8006686:	f000 f985 	bl	8006994 <__sinit>
 800668a:	4b2e      	ldr	r3, [pc, #184]	; (8006744 <__swsetup_r+0xd0>)
 800668c:	429c      	cmp	r4, r3
 800668e:	d10f      	bne.n	80066b0 <__swsetup_r+0x3c>
 8006690:	686c      	ldr	r4, [r5, #4]
 8006692:	89a3      	ldrh	r3, [r4, #12]
 8006694:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006698:	0719      	lsls	r1, r3, #28
 800669a:	d42c      	bmi.n	80066f6 <__swsetup_r+0x82>
 800669c:	06dd      	lsls	r5, r3, #27
 800669e:	d411      	bmi.n	80066c4 <__swsetup_r+0x50>
 80066a0:	2309      	movs	r3, #9
 80066a2:	6033      	str	r3, [r6, #0]
 80066a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066ae:	e03e      	b.n	800672e <__swsetup_r+0xba>
 80066b0:	4b25      	ldr	r3, [pc, #148]	; (8006748 <__swsetup_r+0xd4>)
 80066b2:	429c      	cmp	r4, r3
 80066b4:	d101      	bne.n	80066ba <__swsetup_r+0x46>
 80066b6:	68ac      	ldr	r4, [r5, #8]
 80066b8:	e7eb      	b.n	8006692 <__swsetup_r+0x1e>
 80066ba:	4b24      	ldr	r3, [pc, #144]	; (800674c <__swsetup_r+0xd8>)
 80066bc:	429c      	cmp	r4, r3
 80066be:	bf08      	it	eq
 80066c0:	68ec      	ldreq	r4, [r5, #12]
 80066c2:	e7e6      	b.n	8006692 <__swsetup_r+0x1e>
 80066c4:	0758      	lsls	r0, r3, #29
 80066c6:	d512      	bpl.n	80066ee <__swsetup_r+0x7a>
 80066c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066ca:	b141      	cbz	r1, 80066de <__swsetup_r+0x6a>
 80066cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066d0:	4299      	cmp	r1, r3
 80066d2:	d002      	beq.n	80066da <__swsetup_r+0x66>
 80066d4:	4630      	mov	r0, r6
 80066d6:	f7ff fb9d 	bl	8005e14 <_free_r>
 80066da:	2300      	movs	r3, #0
 80066dc:	6363      	str	r3, [r4, #52]	; 0x34
 80066de:	89a3      	ldrh	r3, [r4, #12]
 80066e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	2300      	movs	r3, #0
 80066e8:	6063      	str	r3, [r4, #4]
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	6023      	str	r3, [r4, #0]
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	f043 0308 	orr.w	r3, r3, #8
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	6923      	ldr	r3, [r4, #16]
 80066f8:	b94b      	cbnz	r3, 800670e <__swsetup_r+0x9a>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006704:	d003      	beq.n	800670e <__swsetup_r+0x9a>
 8006706:	4621      	mov	r1, r4
 8006708:	4630      	mov	r0, r6
 800670a:	f000 fa09 	bl	8006b20 <__smakebuf_r>
 800670e:	89a0      	ldrh	r0, [r4, #12]
 8006710:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006714:	f010 0301 	ands.w	r3, r0, #1
 8006718:	d00a      	beq.n	8006730 <__swsetup_r+0xbc>
 800671a:	2300      	movs	r3, #0
 800671c:	60a3      	str	r3, [r4, #8]
 800671e:	6963      	ldr	r3, [r4, #20]
 8006720:	425b      	negs	r3, r3
 8006722:	61a3      	str	r3, [r4, #24]
 8006724:	6923      	ldr	r3, [r4, #16]
 8006726:	b943      	cbnz	r3, 800673a <__swsetup_r+0xc6>
 8006728:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800672c:	d1ba      	bne.n	80066a4 <__swsetup_r+0x30>
 800672e:	bd70      	pop	{r4, r5, r6, pc}
 8006730:	0781      	lsls	r1, r0, #30
 8006732:	bf58      	it	pl
 8006734:	6963      	ldrpl	r3, [r4, #20]
 8006736:	60a3      	str	r3, [r4, #8]
 8006738:	e7f4      	b.n	8006724 <__swsetup_r+0xb0>
 800673a:	2000      	movs	r0, #0
 800673c:	e7f7      	b.n	800672e <__swsetup_r+0xba>
 800673e:	bf00      	nop
 8006740:	2000000c 	.word	0x2000000c
 8006744:	08008168 	.word	0x08008168
 8006748:	08008188 	.word	0x08008188
 800674c:	08008148 	.word	0x08008148

08006750 <abort>:
 8006750:	b508      	push	{r3, lr}
 8006752:	2006      	movs	r0, #6
 8006754:	f000 fa58 	bl	8006c08 <raise>
 8006758:	2001      	movs	r0, #1
 800675a:	f7fc f843 	bl	80027e4 <_exit>
	...

08006760 <__sflush_r>:
 8006760:	898a      	ldrh	r2, [r1, #12]
 8006762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006766:	4605      	mov	r5, r0
 8006768:	0710      	lsls	r0, r2, #28
 800676a:	460c      	mov	r4, r1
 800676c:	d458      	bmi.n	8006820 <__sflush_r+0xc0>
 800676e:	684b      	ldr	r3, [r1, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	dc05      	bgt.n	8006780 <__sflush_r+0x20>
 8006774:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006776:	2b00      	cmp	r3, #0
 8006778:	dc02      	bgt.n	8006780 <__sflush_r+0x20>
 800677a:	2000      	movs	r0, #0
 800677c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006780:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006782:	2e00      	cmp	r6, #0
 8006784:	d0f9      	beq.n	800677a <__sflush_r+0x1a>
 8006786:	2300      	movs	r3, #0
 8006788:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800678c:	682f      	ldr	r7, [r5, #0]
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	d032      	beq.n	80067f8 <__sflush_r+0x98>
 8006792:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006794:	89a3      	ldrh	r3, [r4, #12]
 8006796:	075a      	lsls	r2, r3, #29
 8006798:	d505      	bpl.n	80067a6 <__sflush_r+0x46>
 800679a:	6863      	ldr	r3, [r4, #4]
 800679c:	1ac0      	subs	r0, r0, r3
 800679e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067a0:	b10b      	cbz	r3, 80067a6 <__sflush_r+0x46>
 80067a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067a4:	1ac0      	subs	r0, r0, r3
 80067a6:	2300      	movs	r3, #0
 80067a8:	4602      	mov	r2, r0
 80067aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067ac:	6a21      	ldr	r1, [r4, #32]
 80067ae:	4628      	mov	r0, r5
 80067b0:	47b0      	blx	r6
 80067b2:	1c43      	adds	r3, r0, #1
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	d106      	bne.n	80067c6 <__sflush_r+0x66>
 80067b8:	6829      	ldr	r1, [r5, #0]
 80067ba:	291d      	cmp	r1, #29
 80067bc:	d82c      	bhi.n	8006818 <__sflush_r+0xb8>
 80067be:	4a2a      	ldr	r2, [pc, #168]	; (8006868 <__sflush_r+0x108>)
 80067c0:	40ca      	lsrs	r2, r1
 80067c2:	07d6      	lsls	r6, r2, #31
 80067c4:	d528      	bpl.n	8006818 <__sflush_r+0xb8>
 80067c6:	2200      	movs	r2, #0
 80067c8:	6062      	str	r2, [r4, #4]
 80067ca:	04d9      	lsls	r1, r3, #19
 80067cc:	6922      	ldr	r2, [r4, #16]
 80067ce:	6022      	str	r2, [r4, #0]
 80067d0:	d504      	bpl.n	80067dc <__sflush_r+0x7c>
 80067d2:	1c42      	adds	r2, r0, #1
 80067d4:	d101      	bne.n	80067da <__sflush_r+0x7a>
 80067d6:	682b      	ldr	r3, [r5, #0]
 80067d8:	b903      	cbnz	r3, 80067dc <__sflush_r+0x7c>
 80067da:	6560      	str	r0, [r4, #84]	; 0x54
 80067dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067de:	602f      	str	r7, [r5, #0]
 80067e0:	2900      	cmp	r1, #0
 80067e2:	d0ca      	beq.n	800677a <__sflush_r+0x1a>
 80067e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067e8:	4299      	cmp	r1, r3
 80067ea:	d002      	beq.n	80067f2 <__sflush_r+0x92>
 80067ec:	4628      	mov	r0, r5
 80067ee:	f7ff fb11 	bl	8005e14 <_free_r>
 80067f2:	2000      	movs	r0, #0
 80067f4:	6360      	str	r0, [r4, #52]	; 0x34
 80067f6:	e7c1      	b.n	800677c <__sflush_r+0x1c>
 80067f8:	6a21      	ldr	r1, [r4, #32]
 80067fa:	2301      	movs	r3, #1
 80067fc:	4628      	mov	r0, r5
 80067fe:	47b0      	blx	r6
 8006800:	1c41      	adds	r1, r0, #1
 8006802:	d1c7      	bne.n	8006794 <__sflush_r+0x34>
 8006804:	682b      	ldr	r3, [r5, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d0c4      	beq.n	8006794 <__sflush_r+0x34>
 800680a:	2b1d      	cmp	r3, #29
 800680c:	d001      	beq.n	8006812 <__sflush_r+0xb2>
 800680e:	2b16      	cmp	r3, #22
 8006810:	d101      	bne.n	8006816 <__sflush_r+0xb6>
 8006812:	602f      	str	r7, [r5, #0]
 8006814:	e7b1      	b.n	800677a <__sflush_r+0x1a>
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800681c:	81a3      	strh	r3, [r4, #12]
 800681e:	e7ad      	b.n	800677c <__sflush_r+0x1c>
 8006820:	690f      	ldr	r7, [r1, #16]
 8006822:	2f00      	cmp	r7, #0
 8006824:	d0a9      	beq.n	800677a <__sflush_r+0x1a>
 8006826:	0793      	lsls	r3, r2, #30
 8006828:	680e      	ldr	r6, [r1, #0]
 800682a:	bf08      	it	eq
 800682c:	694b      	ldreq	r3, [r1, #20]
 800682e:	600f      	str	r7, [r1, #0]
 8006830:	bf18      	it	ne
 8006832:	2300      	movne	r3, #0
 8006834:	eba6 0807 	sub.w	r8, r6, r7
 8006838:	608b      	str	r3, [r1, #8]
 800683a:	f1b8 0f00 	cmp.w	r8, #0
 800683e:	dd9c      	ble.n	800677a <__sflush_r+0x1a>
 8006840:	6a21      	ldr	r1, [r4, #32]
 8006842:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006844:	4643      	mov	r3, r8
 8006846:	463a      	mov	r2, r7
 8006848:	4628      	mov	r0, r5
 800684a:	47b0      	blx	r6
 800684c:	2800      	cmp	r0, #0
 800684e:	dc06      	bgt.n	800685e <__sflush_r+0xfe>
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006856:	81a3      	strh	r3, [r4, #12]
 8006858:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800685c:	e78e      	b.n	800677c <__sflush_r+0x1c>
 800685e:	4407      	add	r7, r0
 8006860:	eba8 0800 	sub.w	r8, r8, r0
 8006864:	e7e9      	b.n	800683a <__sflush_r+0xda>
 8006866:	bf00      	nop
 8006868:	20400001 	.word	0x20400001

0800686c <_fflush_r>:
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	690b      	ldr	r3, [r1, #16]
 8006870:	4605      	mov	r5, r0
 8006872:	460c      	mov	r4, r1
 8006874:	b913      	cbnz	r3, 800687c <_fflush_r+0x10>
 8006876:	2500      	movs	r5, #0
 8006878:	4628      	mov	r0, r5
 800687a:	bd38      	pop	{r3, r4, r5, pc}
 800687c:	b118      	cbz	r0, 8006886 <_fflush_r+0x1a>
 800687e:	6983      	ldr	r3, [r0, #24]
 8006880:	b90b      	cbnz	r3, 8006886 <_fflush_r+0x1a>
 8006882:	f000 f887 	bl	8006994 <__sinit>
 8006886:	4b14      	ldr	r3, [pc, #80]	; (80068d8 <_fflush_r+0x6c>)
 8006888:	429c      	cmp	r4, r3
 800688a:	d11b      	bne.n	80068c4 <_fflush_r+0x58>
 800688c:	686c      	ldr	r4, [r5, #4]
 800688e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0ef      	beq.n	8006876 <_fflush_r+0xa>
 8006896:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006898:	07d0      	lsls	r0, r2, #31
 800689a:	d404      	bmi.n	80068a6 <_fflush_r+0x3a>
 800689c:	0599      	lsls	r1, r3, #22
 800689e:	d402      	bmi.n	80068a6 <_fflush_r+0x3a>
 80068a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068a2:	f000 f915 	bl	8006ad0 <__retarget_lock_acquire_recursive>
 80068a6:	4628      	mov	r0, r5
 80068a8:	4621      	mov	r1, r4
 80068aa:	f7ff ff59 	bl	8006760 <__sflush_r>
 80068ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80068b0:	07da      	lsls	r2, r3, #31
 80068b2:	4605      	mov	r5, r0
 80068b4:	d4e0      	bmi.n	8006878 <_fflush_r+0xc>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	059b      	lsls	r3, r3, #22
 80068ba:	d4dd      	bmi.n	8006878 <_fflush_r+0xc>
 80068bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068be:	f000 f908 	bl	8006ad2 <__retarget_lock_release_recursive>
 80068c2:	e7d9      	b.n	8006878 <_fflush_r+0xc>
 80068c4:	4b05      	ldr	r3, [pc, #20]	; (80068dc <_fflush_r+0x70>)
 80068c6:	429c      	cmp	r4, r3
 80068c8:	d101      	bne.n	80068ce <_fflush_r+0x62>
 80068ca:	68ac      	ldr	r4, [r5, #8]
 80068cc:	e7df      	b.n	800688e <_fflush_r+0x22>
 80068ce:	4b04      	ldr	r3, [pc, #16]	; (80068e0 <_fflush_r+0x74>)
 80068d0:	429c      	cmp	r4, r3
 80068d2:	bf08      	it	eq
 80068d4:	68ec      	ldreq	r4, [r5, #12]
 80068d6:	e7da      	b.n	800688e <_fflush_r+0x22>
 80068d8:	08008168 	.word	0x08008168
 80068dc:	08008188 	.word	0x08008188
 80068e0:	08008148 	.word	0x08008148

080068e4 <std>:
 80068e4:	2300      	movs	r3, #0
 80068e6:	b510      	push	{r4, lr}
 80068e8:	4604      	mov	r4, r0
 80068ea:	e9c0 3300 	strd	r3, r3, [r0]
 80068ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068f2:	6083      	str	r3, [r0, #8]
 80068f4:	8181      	strh	r1, [r0, #12]
 80068f6:	6643      	str	r3, [r0, #100]	; 0x64
 80068f8:	81c2      	strh	r2, [r0, #14]
 80068fa:	6183      	str	r3, [r0, #24]
 80068fc:	4619      	mov	r1, r3
 80068fe:	2208      	movs	r2, #8
 8006900:	305c      	adds	r0, #92	; 0x5c
 8006902:	f7ff f8a9 	bl	8005a58 <memset>
 8006906:	4b05      	ldr	r3, [pc, #20]	; (800691c <std+0x38>)
 8006908:	6263      	str	r3, [r4, #36]	; 0x24
 800690a:	4b05      	ldr	r3, [pc, #20]	; (8006920 <std+0x3c>)
 800690c:	62a3      	str	r3, [r4, #40]	; 0x28
 800690e:	4b05      	ldr	r3, [pc, #20]	; (8006924 <std+0x40>)
 8006910:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006912:	4b05      	ldr	r3, [pc, #20]	; (8006928 <std+0x44>)
 8006914:	6224      	str	r4, [r4, #32]
 8006916:	6323      	str	r3, [r4, #48]	; 0x30
 8006918:	bd10      	pop	{r4, pc}
 800691a:	bf00      	nop
 800691c:	08006c41 	.word	0x08006c41
 8006920:	08006c63 	.word	0x08006c63
 8006924:	08006c9b 	.word	0x08006c9b
 8006928:	08006cbf 	.word	0x08006cbf

0800692c <_cleanup_r>:
 800692c:	4901      	ldr	r1, [pc, #4]	; (8006934 <_cleanup_r+0x8>)
 800692e:	f000 b8af 	b.w	8006a90 <_fwalk_reent>
 8006932:	bf00      	nop
 8006934:	0800686d 	.word	0x0800686d

08006938 <__sfmoreglue>:
 8006938:	b570      	push	{r4, r5, r6, lr}
 800693a:	2268      	movs	r2, #104	; 0x68
 800693c:	1e4d      	subs	r5, r1, #1
 800693e:	4355      	muls	r5, r2
 8006940:	460e      	mov	r6, r1
 8006942:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006946:	f7ff fad1 	bl	8005eec <_malloc_r>
 800694a:	4604      	mov	r4, r0
 800694c:	b140      	cbz	r0, 8006960 <__sfmoreglue+0x28>
 800694e:	2100      	movs	r1, #0
 8006950:	e9c0 1600 	strd	r1, r6, [r0]
 8006954:	300c      	adds	r0, #12
 8006956:	60a0      	str	r0, [r4, #8]
 8006958:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800695c:	f7ff f87c 	bl	8005a58 <memset>
 8006960:	4620      	mov	r0, r4
 8006962:	bd70      	pop	{r4, r5, r6, pc}

08006964 <__sfp_lock_acquire>:
 8006964:	4801      	ldr	r0, [pc, #4]	; (800696c <__sfp_lock_acquire+0x8>)
 8006966:	f000 b8b3 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 800696a:	bf00      	nop
 800696c:	20000725 	.word	0x20000725

08006970 <__sfp_lock_release>:
 8006970:	4801      	ldr	r0, [pc, #4]	; (8006978 <__sfp_lock_release+0x8>)
 8006972:	f000 b8ae 	b.w	8006ad2 <__retarget_lock_release_recursive>
 8006976:	bf00      	nop
 8006978:	20000725 	.word	0x20000725

0800697c <__sinit_lock_acquire>:
 800697c:	4801      	ldr	r0, [pc, #4]	; (8006984 <__sinit_lock_acquire+0x8>)
 800697e:	f000 b8a7 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 8006982:	bf00      	nop
 8006984:	20000726 	.word	0x20000726

08006988 <__sinit_lock_release>:
 8006988:	4801      	ldr	r0, [pc, #4]	; (8006990 <__sinit_lock_release+0x8>)
 800698a:	f000 b8a2 	b.w	8006ad2 <__retarget_lock_release_recursive>
 800698e:	bf00      	nop
 8006990:	20000726 	.word	0x20000726

08006994 <__sinit>:
 8006994:	b510      	push	{r4, lr}
 8006996:	4604      	mov	r4, r0
 8006998:	f7ff fff0 	bl	800697c <__sinit_lock_acquire>
 800699c:	69a3      	ldr	r3, [r4, #24]
 800699e:	b11b      	cbz	r3, 80069a8 <__sinit+0x14>
 80069a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a4:	f7ff bff0 	b.w	8006988 <__sinit_lock_release>
 80069a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80069ac:	6523      	str	r3, [r4, #80]	; 0x50
 80069ae:	4b13      	ldr	r3, [pc, #76]	; (80069fc <__sinit+0x68>)
 80069b0:	4a13      	ldr	r2, [pc, #76]	; (8006a00 <__sinit+0x6c>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80069b6:	42a3      	cmp	r3, r4
 80069b8:	bf04      	itt	eq
 80069ba:	2301      	moveq	r3, #1
 80069bc:	61a3      	streq	r3, [r4, #24]
 80069be:	4620      	mov	r0, r4
 80069c0:	f000 f820 	bl	8006a04 <__sfp>
 80069c4:	6060      	str	r0, [r4, #4]
 80069c6:	4620      	mov	r0, r4
 80069c8:	f000 f81c 	bl	8006a04 <__sfp>
 80069cc:	60a0      	str	r0, [r4, #8]
 80069ce:	4620      	mov	r0, r4
 80069d0:	f000 f818 	bl	8006a04 <__sfp>
 80069d4:	2200      	movs	r2, #0
 80069d6:	60e0      	str	r0, [r4, #12]
 80069d8:	2104      	movs	r1, #4
 80069da:	6860      	ldr	r0, [r4, #4]
 80069dc:	f7ff ff82 	bl	80068e4 <std>
 80069e0:	68a0      	ldr	r0, [r4, #8]
 80069e2:	2201      	movs	r2, #1
 80069e4:	2109      	movs	r1, #9
 80069e6:	f7ff ff7d 	bl	80068e4 <std>
 80069ea:	68e0      	ldr	r0, [r4, #12]
 80069ec:	2202      	movs	r2, #2
 80069ee:	2112      	movs	r1, #18
 80069f0:	f7ff ff78 	bl	80068e4 <std>
 80069f4:	2301      	movs	r3, #1
 80069f6:	61a3      	str	r3, [r4, #24]
 80069f8:	e7d2      	b.n	80069a0 <__sinit+0xc>
 80069fa:	bf00      	nop
 80069fc:	08007f60 	.word	0x08007f60
 8006a00:	0800692d 	.word	0x0800692d

08006a04 <__sfp>:
 8006a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a06:	4607      	mov	r7, r0
 8006a08:	f7ff ffac 	bl	8006964 <__sfp_lock_acquire>
 8006a0c:	4b1e      	ldr	r3, [pc, #120]	; (8006a88 <__sfp+0x84>)
 8006a0e:	681e      	ldr	r6, [r3, #0]
 8006a10:	69b3      	ldr	r3, [r6, #24]
 8006a12:	b913      	cbnz	r3, 8006a1a <__sfp+0x16>
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff ffbd 	bl	8006994 <__sinit>
 8006a1a:	3648      	adds	r6, #72	; 0x48
 8006a1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a20:	3b01      	subs	r3, #1
 8006a22:	d503      	bpl.n	8006a2c <__sfp+0x28>
 8006a24:	6833      	ldr	r3, [r6, #0]
 8006a26:	b30b      	cbz	r3, 8006a6c <__sfp+0x68>
 8006a28:	6836      	ldr	r6, [r6, #0]
 8006a2a:	e7f7      	b.n	8006a1c <__sfp+0x18>
 8006a2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a30:	b9d5      	cbnz	r5, 8006a68 <__sfp+0x64>
 8006a32:	4b16      	ldr	r3, [pc, #88]	; (8006a8c <__sfp+0x88>)
 8006a34:	60e3      	str	r3, [r4, #12]
 8006a36:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a3a:	6665      	str	r5, [r4, #100]	; 0x64
 8006a3c:	f000 f847 	bl	8006ace <__retarget_lock_init_recursive>
 8006a40:	f7ff ff96 	bl	8006970 <__sfp_lock_release>
 8006a44:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006a48:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006a4c:	6025      	str	r5, [r4, #0]
 8006a4e:	61a5      	str	r5, [r4, #24]
 8006a50:	2208      	movs	r2, #8
 8006a52:	4629      	mov	r1, r5
 8006a54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a58:	f7fe fffe 	bl	8005a58 <memset>
 8006a5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a64:	4620      	mov	r0, r4
 8006a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a68:	3468      	adds	r4, #104	; 0x68
 8006a6a:	e7d9      	b.n	8006a20 <__sfp+0x1c>
 8006a6c:	2104      	movs	r1, #4
 8006a6e:	4638      	mov	r0, r7
 8006a70:	f7ff ff62 	bl	8006938 <__sfmoreglue>
 8006a74:	4604      	mov	r4, r0
 8006a76:	6030      	str	r0, [r6, #0]
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	d1d5      	bne.n	8006a28 <__sfp+0x24>
 8006a7c:	f7ff ff78 	bl	8006970 <__sfp_lock_release>
 8006a80:	230c      	movs	r3, #12
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	e7ee      	b.n	8006a64 <__sfp+0x60>
 8006a86:	bf00      	nop
 8006a88:	08007f60 	.word	0x08007f60
 8006a8c:	ffff0001 	.word	0xffff0001

08006a90 <_fwalk_reent>:
 8006a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a94:	4606      	mov	r6, r0
 8006a96:	4688      	mov	r8, r1
 8006a98:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a9c:	2700      	movs	r7, #0
 8006a9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006aa2:	f1b9 0901 	subs.w	r9, r9, #1
 8006aa6:	d505      	bpl.n	8006ab4 <_fwalk_reent+0x24>
 8006aa8:	6824      	ldr	r4, [r4, #0]
 8006aaa:	2c00      	cmp	r4, #0
 8006aac:	d1f7      	bne.n	8006a9e <_fwalk_reent+0xe>
 8006aae:	4638      	mov	r0, r7
 8006ab0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab4:	89ab      	ldrh	r3, [r5, #12]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d907      	bls.n	8006aca <_fwalk_reent+0x3a>
 8006aba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	d003      	beq.n	8006aca <_fwalk_reent+0x3a>
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	47c0      	blx	r8
 8006ac8:	4307      	orrs	r7, r0
 8006aca:	3568      	adds	r5, #104	; 0x68
 8006acc:	e7e9      	b.n	8006aa2 <_fwalk_reent+0x12>

08006ace <__retarget_lock_init_recursive>:
 8006ace:	4770      	bx	lr

08006ad0 <__retarget_lock_acquire_recursive>:
 8006ad0:	4770      	bx	lr

08006ad2 <__retarget_lock_release_recursive>:
 8006ad2:	4770      	bx	lr

08006ad4 <__swhatbuf_r>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	460e      	mov	r6, r1
 8006ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006adc:	2900      	cmp	r1, #0
 8006ade:	b096      	sub	sp, #88	; 0x58
 8006ae0:	4614      	mov	r4, r2
 8006ae2:	461d      	mov	r5, r3
 8006ae4:	da08      	bge.n	8006af8 <__swhatbuf_r+0x24>
 8006ae6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	602a      	str	r2, [r5, #0]
 8006aee:	061a      	lsls	r2, r3, #24
 8006af0:	d410      	bmi.n	8006b14 <__swhatbuf_r+0x40>
 8006af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006af6:	e00e      	b.n	8006b16 <__swhatbuf_r+0x42>
 8006af8:	466a      	mov	r2, sp
 8006afa:	f000 f907 	bl	8006d0c <_fstat_r>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	dbf1      	blt.n	8006ae6 <__swhatbuf_r+0x12>
 8006b02:	9a01      	ldr	r2, [sp, #4]
 8006b04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b0c:	425a      	negs	r2, r3
 8006b0e:	415a      	adcs	r2, r3
 8006b10:	602a      	str	r2, [r5, #0]
 8006b12:	e7ee      	b.n	8006af2 <__swhatbuf_r+0x1e>
 8006b14:	2340      	movs	r3, #64	; 0x40
 8006b16:	2000      	movs	r0, #0
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	b016      	add	sp, #88	; 0x58
 8006b1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b20 <__smakebuf_r>:
 8006b20:	898b      	ldrh	r3, [r1, #12]
 8006b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b24:	079d      	lsls	r5, r3, #30
 8006b26:	4606      	mov	r6, r0
 8006b28:	460c      	mov	r4, r1
 8006b2a:	d507      	bpl.n	8006b3c <__smakebuf_r+0x1c>
 8006b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b30:	6023      	str	r3, [r4, #0]
 8006b32:	6123      	str	r3, [r4, #16]
 8006b34:	2301      	movs	r3, #1
 8006b36:	6163      	str	r3, [r4, #20]
 8006b38:	b002      	add	sp, #8
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}
 8006b3c:	ab01      	add	r3, sp, #4
 8006b3e:	466a      	mov	r2, sp
 8006b40:	f7ff ffc8 	bl	8006ad4 <__swhatbuf_r>
 8006b44:	9900      	ldr	r1, [sp, #0]
 8006b46:	4605      	mov	r5, r0
 8006b48:	4630      	mov	r0, r6
 8006b4a:	f7ff f9cf 	bl	8005eec <_malloc_r>
 8006b4e:	b948      	cbnz	r0, 8006b64 <__smakebuf_r+0x44>
 8006b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b54:	059a      	lsls	r2, r3, #22
 8006b56:	d4ef      	bmi.n	8006b38 <__smakebuf_r+0x18>
 8006b58:	f023 0303 	bic.w	r3, r3, #3
 8006b5c:	f043 0302 	orr.w	r3, r3, #2
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	e7e3      	b.n	8006b2c <__smakebuf_r+0xc>
 8006b64:	4b0d      	ldr	r3, [pc, #52]	; (8006b9c <__smakebuf_r+0x7c>)
 8006b66:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	6020      	str	r0, [r4, #0]
 8006b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b70:	81a3      	strh	r3, [r4, #12]
 8006b72:	9b00      	ldr	r3, [sp, #0]
 8006b74:	6163      	str	r3, [r4, #20]
 8006b76:	9b01      	ldr	r3, [sp, #4]
 8006b78:	6120      	str	r0, [r4, #16]
 8006b7a:	b15b      	cbz	r3, 8006b94 <__smakebuf_r+0x74>
 8006b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b80:	4630      	mov	r0, r6
 8006b82:	f000 f8d5 	bl	8006d30 <_isatty_r>
 8006b86:	b128      	cbz	r0, 8006b94 <__smakebuf_r+0x74>
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	f023 0303 	bic.w	r3, r3, #3
 8006b8e:	f043 0301 	orr.w	r3, r3, #1
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	89a0      	ldrh	r0, [r4, #12]
 8006b96:	4305      	orrs	r5, r0
 8006b98:	81a5      	strh	r5, [r4, #12]
 8006b9a:	e7cd      	b.n	8006b38 <__smakebuf_r+0x18>
 8006b9c:	0800692d 	.word	0x0800692d

08006ba0 <__malloc_lock>:
 8006ba0:	4801      	ldr	r0, [pc, #4]	; (8006ba8 <__malloc_lock+0x8>)
 8006ba2:	f7ff bf95 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 8006ba6:	bf00      	nop
 8006ba8:	20000724 	.word	0x20000724

08006bac <__malloc_unlock>:
 8006bac:	4801      	ldr	r0, [pc, #4]	; (8006bb4 <__malloc_unlock+0x8>)
 8006bae:	f7ff bf90 	b.w	8006ad2 <__retarget_lock_release_recursive>
 8006bb2:	bf00      	nop
 8006bb4:	20000724 	.word	0x20000724

08006bb8 <_raise_r>:
 8006bb8:	291f      	cmp	r1, #31
 8006bba:	b538      	push	{r3, r4, r5, lr}
 8006bbc:	4604      	mov	r4, r0
 8006bbe:	460d      	mov	r5, r1
 8006bc0:	d904      	bls.n	8006bcc <_raise_r+0x14>
 8006bc2:	2316      	movs	r3, #22
 8006bc4:	6003      	str	r3, [r0, #0]
 8006bc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bca:	bd38      	pop	{r3, r4, r5, pc}
 8006bcc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bce:	b112      	cbz	r2, 8006bd6 <_raise_r+0x1e>
 8006bd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bd4:	b94b      	cbnz	r3, 8006bea <_raise_r+0x32>
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f000 f830 	bl	8006c3c <_getpid_r>
 8006bdc:	462a      	mov	r2, r5
 8006bde:	4601      	mov	r1, r0
 8006be0:	4620      	mov	r0, r4
 8006be2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006be6:	f000 b817 	b.w	8006c18 <_kill_r>
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d00a      	beq.n	8006c04 <_raise_r+0x4c>
 8006bee:	1c59      	adds	r1, r3, #1
 8006bf0:	d103      	bne.n	8006bfa <_raise_r+0x42>
 8006bf2:	2316      	movs	r3, #22
 8006bf4:	6003      	str	r3, [r0, #0]
 8006bf6:	2001      	movs	r0, #1
 8006bf8:	e7e7      	b.n	8006bca <_raise_r+0x12>
 8006bfa:	2400      	movs	r4, #0
 8006bfc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c00:	4628      	mov	r0, r5
 8006c02:	4798      	blx	r3
 8006c04:	2000      	movs	r0, #0
 8006c06:	e7e0      	b.n	8006bca <_raise_r+0x12>

08006c08 <raise>:
 8006c08:	4b02      	ldr	r3, [pc, #8]	; (8006c14 <raise+0xc>)
 8006c0a:	4601      	mov	r1, r0
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	f7ff bfd3 	b.w	8006bb8 <_raise_r>
 8006c12:	bf00      	nop
 8006c14:	2000000c 	.word	0x2000000c

08006c18 <_kill_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	4d07      	ldr	r5, [pc, #28]	; (8006c38 <_kill_r+0x20>)
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	4604      	mov	r4, r0
 8006c20:	4608      	mov	r0, r1
 8006c22:	4611      	mov	r1, r2
 8006c24:	602b      	str	r3, [r5, #0]
 8006c26:	f7fb fdcd 	bl	80027c4 <_kill>
 8006c2a:	1c43      	adds	r3, r0, #1
 8006c2c:	d102      	bne.n	8006c34 <_kill_r+0x1c>
 8006c2e:	682b      	ldr	r3, [r5, #0]
 8006c30:	b103      	cbz	r3, 8006c34 <_kill_r+0x1c>
 8006c32:	6023      	str	r3, [r4, #0]
 8006c34:	bd38      	pop	{r3, r4, r5, pc}
 8006c36:	bf00      	nop
 8006c38:	20000728 	.word	0x20000728

08006c3c <_getpid_r>:
 8006c3c:	f7fb bdba 	b.w	80027b4 <_getpid>

08006c40 <__sread>:
 8006c40:	b510      	push	{r4, lr}
 8006c42:	460c      	mov	r4, r1
 8006c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c48:	f000 f894 	bl	8006d74 <_read_r>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	bfab      	itete	ge
 8006c50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c52:	89a3      	ldrhlt	r3, [r4, #12]
 8006c54:	181b      	addge	r3, r3, r0
 8006c56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c5a:	bfac      	ite	ge
 8006c5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c5e:	81a3      	strhlt	r3, [r4, #12]
 8006c60:	bd10      	pop	{r4, pc}

08006c62 <__swrite>:
 8006c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c66:	461f      	mov	r7, r3
 8006c68:	898b      	ldrh	r3, [r1, #12]
 8006c6a:	05db      	lsls	r3, r3, #23
 8006c6c:	4605      	mov	r5, r0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	4616      	mov	r6, r2
 8006c72:	d505      	bpl.n	8006c80 <__swrite+0x1e>
 8006c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c78:	2302      	movs	r3, #2
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f000 f868 	bl	8006d50 <_lseek_r>
 8006c80:	89a3      	ldrh	r3, [r4, #12]
 8006c82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c8a:	81a3      	strh	r3, [r4, #12]
 8006c8c:	4632      	mov	r2, r6
 8006c8e:	463b      	mov	r3, r7
 8006c90:	4628      	mov	r0, r5
 8006c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c96:	f000 b817 	b.w	8006cc8 <_write_r>

08006c9a <__sseek>:
 8006c9a:	b510      	push	{r4, lr}
 8006c9c:	460c      	mov	r4, r1
 8006c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ca2:	f000 f855 	bl	8006d50 <_lseek_r>
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	bf15      	itete	ne
 8006cac:	6560      	strne	r0, [r4, #84]	; 0x54
 8006cae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006cb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cb6:	81a3      	strheq	r3, [r4, #12]
 8006cb8:	bf18      	it	ne
 8006cba:	81a3      	strhne	r3, [r4, #12]
 8006cbc:	bd10      	pop	{r4, pc}

08006cbe <__sclose>:
 8006cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc2:	f000 b813 	b.w	8006cec <_close_r>
	...

08006cc8 <_write_r>:
 8006cc8:	b538      	push	{r3, r4, r5, lr}
 8006cca:	4d07      	ldr	r5, [pc, #28]	; (8006ce8 <_write_r+0x20>)
 8006ccc:	4604      	mov	r4, r0
 8006cce:	4608      	mov	r0, r1
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	602a      	str	r2, [r5, #0]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f7fb fdab 	bl	8002832 <_write>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d102      	bne.n	8006ce6 <_write_r+0x1e>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	b103      	cbz	r3, 8006ce6 <_write_r+0x1e>
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	20000728 	.word	0x20000728

08006cec <_close_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4d06      	ldr	r5, [pc, #24]	; (8006d08 <_close_r+0x1c>)
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	4608      	mov	r0, r1
 8006cf6:	602b      	str	r3, [r5, #0]
 8006cf8:	f7fb fdb7 	bl	800286a <_close>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d102      	bne.n	8006d06 <_close_r+0x1a>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	b103      	cbz	r3, 8006d06 <_close_r+0x1a>
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	bd38      	pop	{r3, r4, r5, pc}
 8006d08:	20000728 	.word	0x20000728

08006d0c <_fstat_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4d07      	ldr	r5, [pc, #28]	; (8006d2c <_fstat_r+0x20>)
 8006d10:	2300      	movs	r3, #0
 8006d12:	4604      	mov	r4, r0
 8006d14:	4608      	mov	r0, r1
 8006d16:	4611      	mov	r1, r2
 8006d18:	602b      	str	r3, [r5, #0]
 8006d1a:	f7fb fdb2 	bl	8002882 <_fstat>
 8006d1e:	1c43      	adds	r3, r0, #1
 8006d20:	d102      	bne.n	8006d28 <_fstat_r+0x1c>
 8006d22:	682b      	ldr	r3, [r5, #0]
 8006d24:	b103      	cbz	r3, 8006d28 <_fstat_r+0x1c>
 8006d26:	6023      	str	r3, [r4, #0]
 8006d28:	bd38      	pop	{r3, r4, r5, pc}
 8006d2a:	bf00      	nop
 8006d2c:	20000728 	.word	0x20000728

08006d30 <_isatty_r>:
 8006d30:	b538      	push	{r3, r4, r5, lr}
 8006d32:	4d06      	ldr	r5, [pc, #24]	; (8006d4c <_isatty_r+0x1c>)
 8006d34:	2300      	movs	r3, #0
 8006d36:	4604      	mov	r4, r0
 8006d38:	4608      	mov	r0, r1
 8006d3a:	602b      	str	r3, [r5, #0]
 8006d3c:	f7fb fdb1 	bl	80028a2 <_isatty>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	d102      	bne.n	8006d4a <_isatty_r+0x1a>
 8006d44:	682b      	ldr	r3, [r5, #0]
 8006d46:	b103      	cbz	r3, 8006d4a <_isatty_r+0x1a>
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	bd38      	pop	{r3, r4, r5, pc}
 8006d4c:	20000728 	.word	0x20000728

08006d50 <_lseek_r>:
 8006d50:	b538      	push	{r3, r4, r5, lr}
 8006d52:	4d07      	ldr	r5, [pc, #28]	; (8006d70 <_lseek_r+0x20>)
 8006d54:	4604      	mov	r4, r0
 8006d56:	4608      	mov	r0, r1
 8006d58:	4611      	mov	r1, r2
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	602a      	str	r2, [r5, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f7fb fdaa 	bl	80028b8 <_lseek>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	d102      	bne.n	8006d6e <_lseek_r+0x1e>
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	b103      	cbz	r3, 8006d6e <_lseek_r+0x1e>
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	20000728 	.word	0x20000728

08006d74 <_read_r>:
 8006d74:	b538      	push	{r3, r4, r5, lr}
 8006d76:	4d07      	ldr	r5, [pc, #28]	; (8006d94 <_read_r+0x20>)
 8006d78:	4604      	mov	r4, r0
 8006d7a:	4608      	mov	r0, r1
 8006d7c:	4611      	mov	r1, r2
 8006d7e:	2200      	movs	r2, #0
 8006d80:	602a      	str	r2, [r5, #0]
 8006d82:	461a      	mov	r2, r3
 8006d84:	f7fb fd38 	bl	80027f8 <_read>
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	d102      	bne.n	8006d92 <_read_r+0x1e>
 8006d8c:	682b      	ldr	r3, [r5, #0]
 8006d8e:	b103      	cbz	r3, 8006d92 <_read_r+0x1e>
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	bd38      	pop	{r3, r4, r5, pc}
 8006d94:	20000728 	.word	0x20000728

08006d98 <cos>:
 8006d98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d9a:	ec53 2b10 	vmov	r2, r3, d0
 8006d9e:	4826      	ldr	r0, [pc, #152]	; (8006e38 <cos+0xa0>)
 8006da0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006da4:	4281      	cmp	r1, r0
 8006da6:	dc06      	bgt.n	8006db6 <cos+0x1e>
 8006da8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006e30 <cos+0x98>
 8006dac:	b005      	add	sp, #20
 8006dae:	f85d eb04 	ldr.w	lr, [sp], #4
 8006db2:	f000 baa9 	b.w	8007308 <__kernel_cos>
 8006db6:	4821      	ldr	r0, [pc, #132]	; (8006e3c <cos+0xa4>)
 8006db8:	4281      	cmp	r1, r0
 8006dba:	dd09      	ble.n	8006dd0 <cos+0x38>
 8006dbc:	ee10 0a10 	vmov	r0, s0
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	f7f9 fa71 	bl	80002a8 <__aeabi_dsub>
 8006dc6:	ec41 0b10 	vmov	d0, r0, r1
 8006dca:	b005      	add	sp, #20
 8006dcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006dd0:	4668      	mov	r0, sp
 8006dd2:	f000 f88d 	bl	8006ef0 <__ieee754_rem_pio2>
 8006dd6:	f000 0003 	and.w	r0, r0, #3
 8006dda:	2801      	cmp	r0, #1
 8006ddc:	d00b      	beq.n	8006df6 <cos+0x5e>
 8006dde:	2802      	cmp	r0, #2
 8006de0:	d016      	beq.n	8006e10 <cos+0x78>
 8006de2:	b9e0      	cbnz	r0, 8006e1e <cos+0x86>
 8006de4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006de8:	ed9d 0b00 	vldr	d0, [sp]
 8006dec:	f000 fa8c 	bl	8007308 <__kernel_cos>
 8006df0:	ec51 0b10 	vmov	r0, r1, d0
 8006df4:	e7e7      	b.n	8006dc6 <cos+0x2e>
 8006df6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006dfa:	ed9d 0b00 	vldr	d0, [sp]
 8006dfe:	f000 fe9b 	bl	8007b38 <__kernel_sin>
 8006e02:	ec53 2b10 	vmov	r2, r3, d0
 8006e06:	ee10 0a10 	vmov	r0, s0
 8006e0a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006e0e:	e7da      	b.n	8006dc6 <cos+0x2e>
 8006e10:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006e14:	ed9d 0b00 	vldr	d0, [sp]
 8006e18:	f000 fa76 	bl	8007308 <__kernel_cos>
 8006e1c:	e7f1      	b.n	8006e02 <cos+0x6a>
 8006e1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006e22:	ed9d 0b00 	vldr	d0, [sp]
 8006e26:	2001      	movs	r0, #1
 8006e28:	f000 fe86 	bl	8007b38 <__kernel_sin>
 8006e2c:	e7e0      	b.n	8006df0 <cos+0x58>
 8006e2e:	bf00      	nop
	...
 8006e38:	3fe921fb 	.word	0x3fe921fb
 8006e3c:	7fefffff 	.word	0x7fefffff

08006e40 <sin>:
 8006e40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e42:	ec53 2b10 	vmov	r2, r3, d0
 8006e46:	4828      	ldr	r0, [pc, #160]	; (8006ee8 <sin+0xa8>)
 8006e48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006e4c:	4281      	cmp	r1, r0
 8006e4e:	dc07      	bgt.n	8006e60 <sin+0x20>
 8006e50:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8006ee0 <sin+0xa0>
 8006e54:	2000      	movs	r0, #0
 8006e56:	b005      	add	sp, #20
 8006e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e5c:	f000 be6c 	b.w	8007b38 <__kernel_sin>
 8006e60:	4822      	ldr	r0, [pc, #136]	; (8006eec <sin+0xac>)
 8006e62:	4281      	cmp	r1, r0
 8006e64:	dd09      	ble.n	8006e7a <sin+0x3a>
 8006e66:	ee10 0a10 	vmov	r0, s0
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f7f9 fa1c 	bl	80002a8 <__aeabi_dsub>
 8006e70:	ec41 0b10 	vmov	d0, r0, r1
 8006e74:	b005      	add	sp, #20
 8006e76:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e7a:	4668      	mov	r0, sp
 8006e7c:	f000 f838 	bl	8006ef0 <__ieee754_rem_pio2>
 8006e80:	f000 0003 	and.w	r0, r0, #3
 8006e84:	2801      	cmp	r0, #1
 8006e86:	d00c      	beq.n	8006ea2 <sin+0x62>
 8006e88:	2802      	cmp	r0, #2
 8006e8a:	d011      	beq.n	8006eb0 <sin+0x70>
 8006e8c:	b9f0      	cbnz	r0, 8006ecc <sin+0x8c>
 8006e8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006e92:	ed9d 0b00 	vldr	d0, [sp]
 8006e96:	2001      	movs	r0, #1
 8006e98:	f000 fe4e 	bl	8007b38 <__kernel_sin>
 8006e9c:	ec51 0b10 	vmov	r0, r1, d0
 8006ea0:	e7e6      	b.n	8006e70 <sin+0x30>
 8006ea2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ea6:	ed9d 0b00 	vldr	d0, [sp]
 8006eaa:	f000 fa2d 	bl	8007308 <__kernel_cos>
 8006eae:	e7f5      	b.n	8006e9c <sin+0x5c>
 8006eb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006eb4:	ed9d 0b00 	vldr	d0, [sp]
 8006eb8:	2001      	movs	r0, #1
 8006eba:	f000 fe3d 	bl	8007b38 <__kernel_sin>
 8006ebe:	ec53 2b10 	vmov	r2, r3, d0
 8006ec2:	ee10 0a10 	vmov	r0, s0
 8006ec6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006eca:	e7d1      	b.n	8006e70 <sin+0x30>
 8006ecc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ed0:	ed9d 0b00 	vldr	d0, [sp]
 8006ed4:	f000 fa18 	bl	8007308 <__kernel_cos>
 8006ed8:	e7f1      	b.n	8006ebe <sin+0x7e>
 8006eda:	bf00      	nop
 8006edc:	f3af 8000 	nop.w
	...
 8006ee8:	3fe921fb 	.word	0x3fe921fb
 8006eec:	7fefffff 	.word	0x7fefffff

08006ef0 <__ieee754_rem_pio2>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	ed2d 8b02 	vpush	{d8}
 8006ef8:	ec55 4b10 	vmov	r4, r5, d0
 8006efc:	4bca      	ldr	r3, [pc, #808]	; (8007228 <__ieee754_rem_pio2+0x338>)
 8006efe:	b08b      	sub	sp, #44	; 0x2c
 8006f00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006f04:	4598      	cmp	r8, r3
 8006f06:	4682      	mov	sl, r0
 8006f08:	9502      	str	r5, [sp, #8]
 8006f0a:	dc08      	bgt.n	8006f1e <__ieee754_rem_pio2+0x2e>
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2300      	movs	r3, #0
 8006f10:	ed80 0b00 	vstr	d0, [r0]
 8006f14:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006f18:	f04f 0b00 	mov.w	fp, #0
 8006f1c:	e028      	b.n	8006f70 <__ieee754_rem_pio2+0x80>
 8006f1e:	4bc3      	ldr	r3, [pc, #780]	; (800722c <__ieee754_rem_pio2+0x33c>)
 8006f20:	4598      	cmp	r8, r3
 8006f22:	dc78      	bgt.n	8007016 <__ieee754_rem_pio2+0x126>
 8006f24:	9b02      	ldr	r3, [sp, #8]
 8006f26:	4ec2      	ldr	r6, [pc, #776]	; (8007230 <__ieee754_rem_pio2+0x340>)
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	ee10 0a10 	vmov	r0, s0
 8006f2e:	a3b0      	add	r3, pc, #704	; (adr r3, 80071f0 <__ieee754_rem_pio2+0x300>)
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	4629      	mov	r1, r5
 8006f36:	dd39      	ble.n	8006fac <__ieee754_rem_pio2+0xbc>
 8006f38:	f7f9 f9b6 	bl	80002a8 <__aeabi_dsub>
 8006f3c:	45b0      	cmp	r8, r6
 8006f3e:	4604      	mov	r4, r0
 8006f40:	460d      	mov	r5, r1
 8006f42:	d01b      	beq.n	8006f7c <__ieee754_rem_pio2+0x8c>
 8006f44:	a3ac      	add	r3, pc, #688	; (adr r3, 80071f8 <__ieee754_rem_pio2+0x308>)
 8006f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4a:	f7f9 f9ad 	bl	80002a8 <__aeabi_dsub>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	460b      	mov	r3, r1
 8006f52:	e9ca 2300 	strd	r2, r3, [sl]
 8006f56:	4620      	mov	r0, r4
 8006f58:	4629      	mov	r1, r5
 8006f5a:	f7f9 f9a5 	bl	80002a8 <__aeabi_dsub>
 8006f5e:	a3a6      	add	r3, pc, #664	; (adr r3, 80071f8 <__ieee754_rem_pio2+0x308>)
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	f7f9 f9a0 	bl	80002a8 <__aeabi_dsub>
 8006f68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006f6c:	f04f 0b01 	mov.w	fp, #1
 8006f70:	4658      	mov	r0, fp
 8006f72:	b00b      	add	sp, #44	; 0x2c
 8006f74:	ecbd 8b02 	vpop	{d8}
 8006f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f7c:	a3a0      	add	r3, pc, #640	; (adr r3, 8007200 <__ieee754_rem_pio2+0x310>)
 8006f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f82:	f7f9 f991 	bl	80002a8 <__aeabi_dsub>
 8006f86:	a3a0      	add	r3, pc, #640	; (adr r3, 8007208 <__ieee754_rem_pio2+0x318>)
 8006f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	460d      	mov	r5, r1
 8006f90:	f7f9 f98a 	bl	80002a8 <__aeabi_dsub>
 8006f94:	4602      	mov	r2, r0
 8006f96:	460b      	mov	r3, r1
 8006f98:	e9ca 2300 	strd	r2, r3, [sl]
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	f7f9 f982 	bl	80002a8 <__aeabi_dsub>
 8006fa4:	a398      	add	r3, pc, #608	; (adr r3, 8007208 <__ieee754_rem_pio2+0x318>)
 8006fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006faa:	e7db      	b.n	8006f64 <__ieee754_rem_pio2+0x74>
 8006fac:	f7f9 f97e 	bl	80002ac <__adddf3>
 8006fb0:	45b0      	cmp	r8, r6
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	460d      	mov	r5, r1
 8006fb6:	d016      	beq.n	8006fe6 <__ieee754_rem_pio2+0xf6>
 8006fb8:	a38f      	add	r3, pc, #572	; (adr r3, 80071f8 <__ieee754_rem_pio2+0x308>)
 8006fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbe:	f7f9 f975 	bl	80002ac <__adddf3>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	e9ca 2300 	strd	r2, r3, [sl]
 8006fca:	4620      	mov	r0, r4
 8006fcc:	4629      	mov	r1, r5
 8006fce:	f7f9 f96b 	bl	80002a8 <__aeabi_dsub>
 8006fd2:	a389      	add	r3, pc, #548	; (adr r3, 80071f8 <__ieee754_rem_pio2+0x308>)
 8006fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd8:	f7f9 f968 	bl	80002ac <__adddf3>
 8006fdc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8006fe0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006fe4:	e7c4      	b.n	8006f70 <__ieee754_rem_pio2+0x80>
 8006fe6:	a386      	add	r3, pc, #536	; (adr r3, 8007200 <__ieee754_rem_pio2+0x310>)
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	f7f9 f95e 	bl	80002ac <__adddf3>
 8006ff0:	a385      	add	r3, pc, #532	; (adr r3, 8007208 <__ieee754_rem_pio2+0x318>)
 8006ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	460d      	mov	r5, r1
 8006ffa:	f7f9 f957 	bl	80002ac <__adddf3>
 8006ffe:	4602      	mov	r2, r0
 8007000:	460b      	mov	r3, r1
 8007002:	e9ca 2300 	strd	r2, r3, [sl]
 8007006:	4620      	mov	r0, r4
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 f94d 	bl	80002a8 <__aeabi_dsub>
 800700e:	a37e      	add	r3, pc, #504	; (adr r3, 8007208 <__ieee754_rem_pio2+0x318>)
 8007010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007014:	e7e0      	b.n	8006fd8 <__ieee754_rem_pio2+0xe8>
 8007016:	4b87      	ldr	r3, [pc, #540]	; (8007234 <__ieee754_rem_pio2+0x344>)
 8007018:	4598      	cmp	r8, r3
 800701a:	f300 80d9 	bgt.w	80071d0 <__ieee754_rem_pio2+0x2e0>
 800701e:	f000 fe49 	bl	8007cb4 <fabs>
 8007022:	ec55 4b10 	vmov	r4, r5, d0
 8007026:	ee10 0a10 	vmov	r0, s0
 800702a:	a379      	add	r3, pc, #484	; (adr r3, 8007210 <__ieee754_rem_pio2+0x320>)
 800702c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007030:	4629      	mov	r1, r5
 8007032:	f7f9 faf1 	bl	8000618 <__aeabi_dmul>
 8007036:	4b80      	ldr	r3, [pc, #512]	; (8007238 <__ieee754_rem_pio2+0x348>)
 8007038:	2200      	movs	r2, #0
 800703a:	f7f9 f937 	bl	80002ac <__adddf3>
 800703e:	f7f9 fd85 	bl	8000b4c <__aeabi_d2iz>
 8007042:	4683      	mov	fp, r0
 8007044:	f7f9 fa7e 	bl	8000544 <__aeabi_i2d>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	ec43 2b18 	vmov	d8, r2, r3
 8007050:	a367      	add	r3, pc, #412	; (adr r3, 80071f0 <__ieee754_rem_pio2+0x300>)
 8007052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007056:	f7f9 fadf 	bl	8000618 <__aeabi_dmul>
 800705a:	4602      	mov	r2, r0
 800705c:	460b      	mov	r3, r1
 800705e:	4620      	mov	r0, r4
 8007060:	4629      	mov	r1, r5
 8007062:	f7f9 f921 	bl	80002a8 <__aeabi_dsub>
 8007066:	a364      	add	r3, pc, #400	; (adr r3, 80071f8 <__ieee754_rem_pio2+0x308>)
 8007068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706c:	4606      	mov	r6, r0
 800706e:	460f      	mov	r7, r1
 8007070:	ec51 0b18 	vmov	r0, r1, d8
 8007074:	f7f9 fad0 	bl	8000618 <__aeabi_dmul>
 8007078:	f1bb 0f1f 	cmp.w	fp, #31
 800707c:	4604      	mov	r4, r0
 800707e:	460d      	mov	r5, r1
 8007080:	dc0d      	bgt.n	800709e <__ieee754_rem_pio2+0x1ae>
 8007082:	4b6e      	ldr	r3, [pc, #440]	; (800723c <__ieee754_rem_pio2+0x34c>)
 8007084:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8007088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800708c:	4543      	cmp	r3, r8
 800708e:	d006      	beq.n	800709e <__ieee754_rem_pio2+0x1ae>
 8007090:	4622      	mov	r2, r4
 8007092:	462b      	mov	r3, r5
 8007094:	4630      	mov	r0, r6
 8007096:	4639      	mov	r1, r7
 8007098:	f7f9 f906 	bl	80002a8 <__aeabi_dsub>
 800709c:	e00f      	b.n	80070be <__ieee754_rem_pio2+0x1ce>
 800709e:	462b      	mov	r3, r5
 80070a0:	4622      	mov	r2, r4
 80070a2:	4630      	mov	r0, r6
 80070a4:	4639      	mov	r1, r7
 80070a6:	f7f9 f8ff 	bl	80002a8 <__aeabi_dsub>
 80070aa:	ea4f 5328 	mov.w	r3, r8, asr #20
 80070ae:	9303      	str	r3, [sp, #12]
 80070b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80070b4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80070b8:	f1b8 0f10 	cmp.w	r8, #16
 80070bc:	dc02      	bgt.n	80070c4 <__ieee754_rem_pio2+0x1d4>
 80070be:	e9ca 0100 	strd	r0, r1, [sl]
 80070c2:	e039      	b.n	8007138 <__ieee754_rem_pio2+0x248>
 80070c4:	a34e      	add	r3, pc, #312	; (adr r3, 8007200 <__ieee754_rem_pio2+0x310>)
 80070c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ca:	ec51 0b18 	vmov	r0, r1, d8
 80070ce:	f7f9 faa3 	bl	8000618 <__aeabi_dmul>
 80070d2:	4604      	mov	r4, r0
 80070d4:	460d      	mov	r5, r1
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	4630      	mov	r0, r6
 80070dc:	4639      	mov	r1, r7
 80070de:	f7f9 f8e3 	bl	80002a8 <__aeabi_dsub>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	4680      	mov	r8, r0
 80070e8:	4689      	mov	r9, r1
 80070ea:	4630      	mov	r0, r6
 80070ec:	4639      	mov	r1, r7
 80070ee:	f7f9 f8db 	bl	80002a8 <__aeabi_dsub>
 80070f2:	4622      	mov	r2, r4
 80070f4:	462b      	mov	r3, r5
 80070f6:	f7f9 f8d7 	bl	80002a8 <__aeabi_dsub>
 80070fa:	a343      	add	r3, pc, #268	; (adr r3, 8007208 <__ieee754_rem_pio2+0x318>)
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	4604      	mov	r4, r0
 8007102:	460d      	mov	r5, r1
 8007104:	ec51 0b18 	vmov	r0, r1, d8
 8007108:	f7f9 fa86 	bl	8000618 <__aeabi_dmul>
 800710c:	4622      	mov	r2, r4
 800710e:	462b      	mov	r3, r5
 8007110:	f7f9 f8ca 	bl	80002a8 <__aeabi_dsub>
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	4604      	mov	r4, r0
 800711a:	460d      	mov	r5, r1
 800711c:	4640      	mov	r0, r8
 800711e:	4649      	mov	r1, r9
 8007120:	f7f9 f8c2 	bl	80002a8 <__aeabi_dsub>
 8007124:	9a03      	ldr	r2, [sp, #12]
 8007126:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	2b31      	cmp	r3, #49	; 0x31
 800712e:	dc24      	bgt.n	800717a <__ieee754_rem_pio2+0x28a>
 8007130:	e9ca 0100 	strd	r0, r1, [sl]
 8007134:	4646      	mov	r6, r8
 8007136:	464f      	mov	r7, r9
 8007138:	e9da 8900 	ldrd	r8, r9, [sl]
 800713c:	4630      	mov	r0, r6
 800713e:	4642      	mov	r2, r8
 8007140:	464b      	mov	r3, r9
 8007142:	4639      	mov	r1, r7
 8007144:	f7f9 f8b0 	bl	80002a8 <__aeabi_dsub>
 8007148:	462b      	mov	r3, r5
 800714a:	4622      	mov	r2, r4
 800714c:	f7f9 f8ac 	bl	80002a8 <__aeabi_dsub>
 8007150:	9b02      	ldr	r3, [sp, #8]
 8007152:	2b00      	cmp	r3, #0
 8007154:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007158:	f6bf af0a 	bge.w	8006f70 <__ieee754_rem_pio2+0x80>
 800715c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007160:	f8ca 3004 	str.w	r3, [sl, #4]
 8007164:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007168:	f8ca 8000 	str.w	r8, [sl]
 800716c:	f8ca 0008 	str.w	r0, [sl, #8]
 8007170:	f8ca 300c 	str.w	r3, [sl, #12]
 8007174:	f1cb 0b00 	rsb	fp, fp, #0
 8007178:	e6fa      	b.n	8006f70 <__ieee754_rem_pio2+0x80>
 800717a:	a327      	add	r3, pc, #156	; (adr r3, 8007218 <__ieee754_rem_pio2+0x328>)
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	ec51 0b18 	vmov	r0, r1, d8
 8007184:	f7f9 fa48 	bl	8000618 <__aeabi_dmul>
 8007188:	4604      	mov	r4, r0
 800718a:	460d      	mov	r5, r1
 800718c:	4602      	mov	r2, r0
 800718e:	460b      	mov	r3, r1
 8007190:	4640      	mov	r0, r8
 8007192:	4649      	mov	r1, r9
 8007194:	f7f9 f888 	bl	80002a8 <__aeabi_dsub>
 8007198:	4602      	mov	r2, r0
 800719a:	460b      	mov	r3, r1
 800719c:	4606      	mov	r6, r0
 800719e:	460f      	mov	r7, r1
 80071a0:	4640      	mov	r0, r8
 80071a2:	4649      	mov	r1, r9
 80071a4:	f7f9 f880 	bl	80002a8 <__aeabi_dsub>
 80071a8:	4622      	mov	r2, r4
 80071aa:	462b      	mov	r3, r5
 80071ac:	f7f9 f87c 	bl	80002a8 <__aeabi_dsub>
 80071b0:	a31b      	add	r3, pc, #108	; (adr r3, 8007220 <__ieee754_rem_pio2+0x330>)
 80071b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b6:	4604      	mov	r4, r0
 80071b8:	460d      	mov	r5, r1
 80071ba:	ec51 0b18 	vmov	r0, r1, d8
 80071be:	f7f9 fa2b 	bl	8000618 <__aeabi_dmul>
 80071c2:	4622      	mov	r2, r4
 80071c4:	462b      	mov	r3, r5
 80071c6:	f7f9 f86f 	bl	80002a8 <__aeabi_dsub>
 80071ca:	4604      	mov	r4, r0
 80071cc:	460d      	mov	r5, r1
 80071ce:	e75f      	b.n	8007090 <__ieee754_rem_pio2+0x1a0>
 80071d0:	4b1b      	ldr	r3, [pc, #108]	; (8007240 <__ieee754_rem_pio2+0x350>)
 80071d2:	4598      	cmp	r8, r3
 80071d4:	dd36      	ble.n	8007244 <__ieee754_rem_pio2+0x354>
 80071d6:	ee10 2a10 	vmov	r2, s0
 80071da:	462b      	mov	r3, r5
 80071dc:	4620      	mov	r0, r4
 80071de:	4629      	mov	r1, r5
 80071e0:	f7f9 f862 	bl	80002a8 <__aeabi_dsub>
 80071e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80071e8:	e9ca 0100 	strd	r0, r1, [sl]
 80071ec:	e694      	b.n	8006f18 <__ieee754_rem_pio2+0x28>
 80071ee:	bf00      	nop
 80071f0:	54400000 	.word	0x54400000
 80071f4:	3ff921fb 	.word	0x3ff921fb
 80071f8:	1a626331 	.word	0x1a626331
 80071fc:	3dd0b461 	.word	0x3dd0b461
 8007200:	1a600000 	.word	0x1a600000
 8007204:	3dd0b461 	.word	0x3dd0b461
 8007208:	2e037073 	.word	0x2e037073
 800720c:	3ba3198a 	.word	0x3ba3198a
 8007210:	6dc9c883 	.word	0x6dc9c883
 8007214:	3fe45f30 	.word	0x3fe45f30
 8007218:	2e000000 	.word	0x2e000000
 800721c:	3ba3198a 	.word	0x3ba3198a
 8007220:	252049c1 	.word	0x252049c1
 8007224:	397b839a 	.word	0x397b839a
 8007228:	3fe921fb 	.word	0x3fe921fb
 800722c:	4002d97b 	.word	0x4002d97b
 8007230:	3ff921fb 	.word	0x3ff921fb
 8007234:	413921fb 	.word	0x413921fb
 8007238:	3fe00000 	.word	0x3fe00000
 800723c:	080081a8 	.word	0x080081a8
 8007240:	7fefffff 	.word	0x7fefffff
 8007244:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007248:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800724c:	ee10 0a10 	vmov	r0, s0
 8007250:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007254:	ee10 6a10 	vmov	r6, s0
 8007258:	460f      	mov	r7, r1
 800725a:	f7f9 fc77 	bl	8000b4c <__aeabi_d2iz>
 800725e:	f7f9 f971 	bl	8000544 <__aeabi_i2d>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4630      	mov	r0, r6
 8007268:	4639      	mov	r1, r7
 800726a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800726e:	f7f9 f81b 	bl	80002a8 <__aeabi_dsub>
 8007272:	4b23      	ldr	r3, [pc, #140]	; (8007300 <__ieee754_rem_pio2+0x410>)
 8007274:	2200      	movs	r2, #0
 8007276:	f7f9 f9cf 	bl	8000618 <__aeabi_dmul>
 800727a:	460f      	mov	r7, r1
 800727c:	4606      	mov	r6, r0
 800727e:	f7f9 fc65 	bl	8000b4c <__aeabi_d2iz>
 8007282:	f7f9 f95f 	bl	8000544 <__aeabi_i2d>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4630      	mov	r0, r6
 800728c:	4639      	mov	r1, r7
 800728e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007292:	f7f9 f809 	bl	80002a8 <__aeabi_dsub>
 8007296:	4b1a      	ldr	r3, [pc, #104]	; (8007300 <__ieee754_rem_pio2+0x410>)
 8007298:	2200      	movs	r2, #0
 800729a:	f7f9 f9bd 	bl	8000618 <__aeabi_dmul>
 800729e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80072a2:	ad04      	add	r5, sp, #16
 80072a4:	f04f 0803 	mov.w	r8, #3
 80072a8:	46a9      	mov	r9, r5
 80072aa:	2600      	movs	r6, #0
 80072ac:	2700      	movs	r7, #0
 80072ae:	4632      	mov	r2, r6
 80072b0:	463b      	mov	r3, r7
 80072b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80072b6:	46c3      	mov	fp, r8
 80072b8:	3d08      	subs	r5, #8
 80072ba:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80072be:	f7f9 fc13 	bl	8000ae8 <__aeabi_dcmpeq>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d1f3      	bne.n	80072ae <__ieee754_rem_pio2+0x3be>
 80072c6:	4b0f      	ldr	r3, [pc, #60]	; (8007304 <__ieee754_rem_pio2+0x414>)
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	2302      	movs	r3, #2
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	4622      	mov	r2, r4
 80072d0:	465b      	mov	r3, fp
 80072d2:	4651      	mov	r1, sl
 80072d4:	4648      	mov	r0, r9
 80072d6:	f000 f8df 	bl	8007498 <__kernel_rem_pio2>
 80072da:	9b02      	ldr	r3, [sp, #8]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	4683      	mov	fp, r0
 80072e0:	f6bf ae46 	bge.w	8006f70 <__ieee754_rem_pio2+0x80>
 80072e4:	e9da 2100 	ldrd	r2, r1, [sl]
 80072e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072ec:	e9ca 2300 	strd	r2, r3, [sl]
 80072f0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80072f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072f8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80072fc:	e73a      	b.n	8007174 <__ieee754_rem_pio2+0x284>
 80072fe:	bf00      	nop
 8007300:	41700000 	.word	0x41700000
 8007304:	08008228 	.word	0x08008228

08007308 <__kernel_cos>:
 8007308:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730c:	ec57 6b10 	vmov	r6, r7, d0
 8007310:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007314:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007318:	ed8d 1b00 	vstr	d1, [sp]
 800731c:	da07      	bge.n	800732e <__kernel_cos+0x26>
 800731e:	ee10 0a10 	vmov	r0, s0
 8007322:	4639      	mov	r1, r7
 8007324:	f7f9 fc12 	bl	8000b4c <__aeabi_d2iz>
 8007328:	2800      	cmp	r0, #0
 800732a:	f000 8088 	beq.w	800743e <__kernel_cos+0x136>
 800732e:	4632      	mov	r2, r6
 8007330:	463b      	mov	r3, r7
 8007332:	4630      	mov	r0, r6
 8007334:	4639      	mov	r1, r7
 8007336:	f7f9 f96f 	bl	8000618 <__aeabi_dmul>
 800733a:	4b51      	ldr	r3, [pc, #324]	; (8007480 <__kernel_cos+0x178>)
 800733c:	2200      	movs	r2, #0
 800733e:	4604      	mov	r4, r0
 8007340:	460d      	mov	r5, r1
 8007342:	f7f9 f969 	bl	8000618 <__aeabi_dmul>
 8007346:	a340      	add	r3, pc, #256	; (adr r3, 8007448 <__kernel_cos+0x140>)
 8007348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734c:	4682      	mov	sl, r0
 800734e:	468b      	mov	fp, r1
 8007350:	4620      	mov	r0, r4
 8007352:	4629      	mov	r1, r5
 8007354:	f7f9 f960 	bl	8000618 <__aeabi_dmul>
 8007358:	a33d      	add	r3, pc, #244	; (adr r3, 8007450 <__kernel_cos+0x148>)
 800735a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735e:	f7f8 ffa5 	bl	80002ac <__adddf3>
 8007362:	4622      	mov	r2, r4
 8007364:	462b      	mov	r3, r5
 8007366:	f7f9 f957 	bl	8000618 <__aeabi_dmul>
 800736a:	a33b      	add	r3, pc, #236	; (adr r3, 8007458 <__kernel_cos+0x150>)
 800736c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007370:	f7f8 ff9a 	bl	80002a8 <__aeabi_dsub>
 8007374:	4622      	mov	r2, r4
 8007376:	462b      	mov	r3, r5
 8007378:	f7f9 f94e 	bl	8000618 <__aeabi_dmul>
 800737c:	a338      	add	r3, pc, #224	; (adr r3, 8007460 <__kernel_cos+0x158>)
 800737e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007382:	f7f8 ff93 	bl	80002ac <__adddf3>
 8007386:	4622      	mov	r2, r4
 8007388:	462b      	mov	r3, r5
 800738a:	f7f9 f945 	bl	8000618 <__aeabi_dmul>
 800738e:	a336      	add	r3, pc, #216	; (adr r3, 8007468 <__kernel_cos+0x160>)
 8007390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007394:	f7f8 ff88 	bl	80002a8 <__aeabi_dsub>
 8007398:	4622      	mov	r2, r4
 800739a:	462b      	mov	r3, r5
 800739c:	f7f9 f93c 	bl	8000618 <__aeabi_dmul>
 80073a0:	a333      	add	r3, pc, #204	; (adr r3, 8007470 <__kernel_cos+0x168>)
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	f7f8 ff81 	bl	80002ac <__adddf3>
 80073aa:	4622      	mov	r2, r4
 80073ac:	462b      	mov	r3, r5
 80073ae:	f7f9 f933 	bl	8000618 <__aeabi_dmul>
 80073b2:	4622      	mov	r2, r4
 80073b4:	462b      	mov	r3, r5
 80073b6:	f7f9 f92f 	bl	8000618 <__aeabi_dmul>
 80073ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073be:	4604      	mov	r4, r0
 80073c0:	460d      	mov	r5, r1
 80073c2:	4630      	mov	r0, r6
 80073c4:	4639      	mov	r1, r7
 80073c6:	f7f9 f927 	bl	8000618 <__aeabi_dmul>
 80073ca:	460b      	mov	r3, r1
 80073cc:	4602      	mov	r2, r0
 80073ce:	4629      	mov	r1, r5
 80073d0:	4620      	mov	r0, r4
 80073d2:	f7f8 ff69 	bl	80002a8 <__aeabi_dsub>
 80073d6:	4b2b      	ldr	r3, [pc, #172]	; (8007484 <__kernel_cos+0x17c>)
 80073d8:	4598      	cmp	r8, r3
 80073da:	4606      	mov	r6, r0
 80073dc:	460f      	mov	r7, r1
 80073de:	dc10      	bgt.n	8007402 <__kernel_cos+0xfa>
 80073e0:	4602      	mov	r2, r0
 80073e2:	460b      	mov	r3, r1
 80073e4:	4650      	mov	r0, sl
 80073e6:	4659      	mov	r1, fp
 80073e8:	f7f8 ff5e 	bl	80002a8 <__aeabi_dsub>
 80073ec:	460b      	mov	r3, r1
 80073ee:	4926      	ldr	r1, [pc, #152]	; (8007488 <__kernel_cos+0x180>)
 80073f0:	4602      	mov	r2, r0
 80073f2:	2000      	movs	r0, #0
 80073f4:	f7f8 ff58 	bl	80002a8 <__aeabi_dsub>
 80073f8:	ec41 0b10 	vmov	d0, r0, r1
 80073fc:	b003      	add	sp, #12
 80073fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007402:	4b22      	ldr	r3, [pc, #136]	; (800748c <__kernel_cos+0x184>)
 8007404:	4920      	ldr	r1, [pc, #128]	; (8007488 <__kernel_cos+0x180>)
 8007406:	4598      	cmp	r8, r3
 8007408:	bfcc      	ite	gt
 800740a:	4d21      	ldrgt	r5, [pc, #132]	; (8007490 <__kernel_cos+0x188>)
 800740c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007410:	2400      	movs	r4, #0
 8007412:	4622      	mov	r2, r4
 8007414:	462b      	mov	r3, r5
 8007416:	2000      	movs	r0, #0
 8007418:	f7f8 ff46 	bl	80002a8 <__aeabi_dsub>
 800741c:	4622      	mov	r2, r4
 800741e:	4680      	mov	r8, r0
 8007420:	4689      	mov	r9, r1
 8007422:	462b      	mov	r3, r5
 8007424:	4650      	mov	r0, sl
 8007426:	4659      	mov	r1, fp
 8007428:	f7f8 ff3e 	bl	80002a8 <__aeabi_dsub>
 800742c:	4632      	mov	r2, r6
 800742e:	463b      	mov	r3, r7
 8007430:	f7f8 ff3a 	bl	80002a8 <__aeabi_dsub>
 8007434:	4602      	mov	r2, r0
 8007436:	460b      	mov	r3, r1
 8007438:	4640      	mov	r0, r8
 800743a:	4649      	mov	r1, r9
 800743c:	e7da      	b.n	80073f4 <__kernel_cos+0xec>
 800743e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007478 <__kernel_cos+0x170>
 8007442:	e7db      	b.n	80073fc <__kernel_cos+0xf4>
 8007444:	f3af 8000 	nop.w
 8007448:	be8838d4 	.word	0xbe8838d4
 800744c:	bda8fae9 	.word	0xbda8fae9
 8007450:	bdb4b1c4 	.word	0xbdb4b1c4
 8007454:	3e21ee9e 	.word	0x3e21ee9e
 8007458:	809c52ad 	.word	0x809c52ad
 800745c:	3e927e4f 	.word	0x3e927e4f
 8007460:	19cb1590 	.word	0x19cb1590
 8007464:	3efa01a0 	.word	0x3efa01a0
 8007468:	16c15177 	.word	0x16c15177
 800746c:	3f56c16c 	.word	0x3f56c16c
 8007470:	5555554c 	.word	0x5555554c
 8007474:	3fa55555 	.word	0x3fa55555
 8007478:	00000000 	.word	0x00000000
 800747c:	3ff00000 	.word	0x3ff00000
 8007480:	3fe00000 	.word	0x3fe00000
 8007484:	3fd33332 	.word	0x3fd33332
 8007488:	3ff00000 	.word	0x3ff00000
 800748c:	3fe90000 	.word	0x3fe90000
 8007490:	3fd20000 	.word	0x3fd20000
 8007494:	00000000 	.word	0x00000000

08007498 <__kernel_rem_pio2>:
 8007498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800749c:	ed2d 8b02 	vpush	{d8}
 80074a0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80074a4:	f112 0f14 	cmn.w	r2, #20
 80074a8:	9308      	str	r3, [sp, #32]
 80074aa:	9101      	str	r1, [sp, #4]
 80074ac:	4bc4      	ldr	r3, [pc, #784]	; (80077c0 <__kernel_rem_pio2+0x328>)
 80074ae:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80074b0:	900b      	str	r0, [sp, #44]	; 0x2c
 80074b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074b6:	9302      	str	r3, [sp, #8]
 80074b8:	9b08      	ldr	r3, [sp, #32]
 80074ba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80074be:	bfa8      	it	ge
 80074c0:	1ed4      	subge	r4, r2, #3
 80074c2:	9306      	str	r3, [sp, #24]
 80074c4:	bfb2      	itee	lt
 80074c6:	2400      	movlt	r4, #0
 80074c8:	2318      	movge	r3, #24
 80074ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80074ce:	f06f 0317 	mvn.w	r3, #23
 80074d2:	fb04 3303 	mla	r3, r4, r3, r3
 80074d6:	eb03 0a02 	add.w	sl, r3, r2
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	9a06      	ldr	r2, [sp, #24]
 80074de:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80077b0 <__kernel_rem_pio2+0x318>
 80074e2:	eb03 0802 	add.w	r8, r3, r2
 80074e6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80074e8:	1aa7      	subs	r7, r4, r2
 80074ea:	ae22      	add	r6, sp, #136	; 0x88
 80074ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80074f0:	2500      	movs	r5, #0
 80074f2:	4545      	cmp	r5, r8
 80074f4:	dd13      	ble.n	800751e <__kernel_rem_pio2+0x86>
 80074f6:	9b08      	ldr	r3, [sp, #32]
 80074f8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80077b0 <__kernel_rem_pio2+0x318>
 80074fc:	aa22      	add	r2, sp, #136	; 0x88
 80074fe:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007502:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	9b02      	ldr	r3, [sp, #8]
 800750c:	4598      	cmp	r8, r3
 800750e:	dc2f      	bgt.n	8007570 <__kernel_rem_pio2+0xd8>
 8007510:	ed8d 8b04 	vstr	d8, [sp, #16]
 8007514:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007518:	462f      	mov	r7, r5
 800751a:	2600      	movs	r6, #0
 800751c:	e01b      	b.n	8007556 <__kernel_rem_pio2+0xbe>
 800751e:	42ef      	cmn	r7, r5
 8007520:	d407      	bmi.n	8007532 <__kernel_rem_pio2+0x9a>
 8007522:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007526:	f7f9 f80d 	bl	8000544 <__aeabi_i2d>
 800752a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800752e:	3501      	adds	r5, #1
 8007530:	e7df      	b.n	80074f2 <__kernel_rem_pio2+0x5a>
 8007532:	ec51 0b18 	vmov	r0, r1, d8
 8007536:	e7f8      	b.n	800752a <__kernel_rem_pio2+0x92>
 8007538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007540:	f7f9 f86a 	bl	8000618 <__aeabi_dmul>
 8007544:	4602      	mov	r2, r0
 8007546:	460b      	mov	r3, r1
 8007548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800754c:	f7f8 feae 	bl	80002ac <__adddf3>
 8007550:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007554:	3601      	adds	r6, #1
 8007556:	9b06      	ldr	r3, [sp, #24]
 8007558:	429e      	cmp	r6, r3
 800755a:	f1a7 0708 	sub.w	r7, r7, #8
 800755e:	ddeb      	ble.n	8007538 <__kernel_rem_pio2+0xa0>
 8007560:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007564:	f108 0801 	add.w	r8, r8, #1
 8007568:	ecab 7b02 	vstmia	fp!, {d7}
 800756c:	3508      	adds	r5, #8
 800756e:	e7cc      	b.n	800750a <__kernel_rem_pio2+0x72>
 8007570:	9b02      	ldr	r3, [sp, #8]
 8007572:	aa0e      	add	r2, sp, #56	; 0x38
 8007574:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007578:	930d      	str	r3, [sp, #52]	; 0x34
 800757a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800757c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007580:	9c02      	ldr	r4, [sp, #8]
 8007582:	930c      	str	r3, [sp, #48]	; 0x30
 8007584:	00e3      	lsls	r3, r4, #3
 8007586:	930a      	str	r3, [sp, #40]	; 0x28
 8007588:	ab9a      	add	r3, sp, #616	; 0x268
 800758a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800758e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007592:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8007596:	ab72      	add	r3, sp, #456	; 0x1c8
 8007598:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800759c:	46c3      	mov	fp, r8
 800759e:	46a1      	mov	r9, r4
 80075a0:	f1b9 0f00 	cmp.w	r9, #0
 80075a4:	f1a5 0508 	sub.w	r5, r5, #8
 80075a8:	dc77      	bgt.n	800769a <__kernel_rem_pio2+0x202>
 80075aa:	ec47 6b10 	vmov	d0, r6, r7
 80075ae:	4650      	mov	r0, sl
 80075b0:	f000 fc0a 	bl	8007dc8 <scalbn>
 80075b4:	ec57 6b10 	vmov	r6, r7, d0
 80075b8:	2200      	movs	r2, #0
 80075ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80075be:	ee10 0a10 	vmov	r0, s0
 80075c2:	4639      	mov	r1, r7
 80075c4:	f7f9 f828 	bl	8000618 <__aeabi_dmul>
 80075c8:	ec41 0b10 	vmov	d0, r0, r1
 80075cc:	f000 fb7c 	bl	8007cc8 <floor>
 80075d0:	4b7c      	ldr	r3, [pc, #496]	; (80077c4 <__kernel_rem_pio2+0x32c>)
 80075d2:	ec51 0b10 	vmov	r0, r1, d0
 80075d6:	2200      	movs	r2, #0
 80075d8:	f7f9 f81e 	bl	8000618 <__aeabi_dmul>
 80075dc:	4602      	mov	r2, r0
 80075de:	460b      	mov	r3, r1
 80075e0:	4630      	mov	r0, r6
 80075e2:	4639      	mov	r1, r7
 80075e4:	f7f8 fe60 	bl	80002a8 <__aeabi_dsub>
 80075e8:	460f      	mov	r7, r1
 80075ea:	4606      	mov	r6, r0
 80075ec:	f7f9 faae 	bl	8000b4c <__aeabi_d2iz>
 80075f0:	9004      	str	r0, [sp, #16]
 80075f2:	f7f8 ffa7 	bl	8000544 <__aeabi_i2d>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	4630      	mov	r0, r6
 80075fc:	4639      	mov	r1, r7
 80075fe:	f7f8 fe53 	bl	80002a8 <__aeabi_dsub>
 8007602:	f1ba 0f00 	cmp.w	sl, #0
 8007606:	4606      	mov	r6, r0
 8007608:	460f      	mov	r7, r1
 800760a:	dd6d      	ble.n	80076e8 <__kernel_rem_pio2+0x250>
 800760c:	1e62      	subs	r2, r4, #1
 800760e:	ab0e      	add	r3, sp, #56	; 0x38
 8007610:	9d04      	ldr	r5, [sp, #16]
 8007612:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007616:	f1ca 0118 	rsb	r1, sl, #24
 800761a:	fa40 f301 	asr.w	r3, r0, r1
 800761e:	441d      	add	r5, r3
 8007620:	408b      	lsls	r3, r1
 8007622:	1ac0      	subs	r0, r0, r3
 8007624:	ab0e      	add	r3, sp, #56	; 0x38
 8007626:	9504      	str	r5, [sp, #16]
 8007628:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800762c:	f1ca 0317 	rsb	r3, sl, #23
 8007630:	fa40 fb03 	asr.w	fp, r0, r3
 8007634:	f1bb 0f00 	cmp.w	fp, #0
 8007638:	dd65      	ble.n	8007706 <__kernel_rem_pio2+0x26e>
 800763a:	9b04      	ldr	r3, [sp, #16]
 800763c:	2200      	movs	r2, #0
 800763e:	3301      	adds	r3, #1
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	4615      	mov	r5, r2
 8007644:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007648:	4294      	cmp	r4, r2
 800764a:	f300 809c 	bgt.w	8007786 <__kernel_rem_pio2+0x2ee>
 800764e:	f1ba 0f00 	cmp.w	sl, #0
 8007652:	dd07      	ble.n	8007664 <__kernel_rem_pio2+0x1cc>
 8007654:	f1ba 0f01 	cmp.w	sl, #1
 8007658:	f000 80c0 	beq.w	80077dc <__kernel_rem_pio2+0x344>
 800765c:	f1ba 0f02 	cmp.w	sl, #2
 8007660:	f000 80c6 	beq.w	80077f0 <__kernel_rem_pio2+0x358>
 8007664:	f1bb 0f02 	cmp.w	fp, #2
 8007668:	d14d      	bne.n	8007706 <__kernel_rem_pio2+0x26e>
 800766a:	4632      	mov	r2, r6
 800766c:	463b      	mov	r3, r7
 800766e:	4956      	ldr	r1, [pc, #344]	; (80077c8 <__kernel_rem_pio2+0x330>)
 8007670:	2000      	movs	r0, #0
 8007672:	f7f8 fe19 	bl	80002a8 <__aeabi_dsub>
 8007676:	4606      	mov	r6, r0
 8007678:	460f      	mov	r7, r1
 800767a:	2d00      	cmp	r5, #0
 800767c:	d043      	beq.n	8007706 <__kernel_rem_pio2+0x26e>
 800767e:	4650      	mov	r0, sl
 8007680:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80077b8 <__kernel_rem_pio2+0x320>
 8007684:	f000 fba0 	bl	8007dc8 <scalbn>
 8007688:	4630      	mov	r0, r6
 800768a:	4639      	mov	r1, r7
 800768c:	ec53 2b10 	vmov	r2, r3, d0
 8007690:	f7f8 fe0a 	bl	80002a8 <__aeabi_dsub>
 8007694:	4606      	mov	r6, r0
 8007696:	460f      	mov	r7, r1
 8007698:	e035      	b.n	8007706 <__kernel_rem_pio2+0x26e>
 800769a:	4b4c      	ldr	r3, [pc, #304]	; (80077cc <__kernel_rem_pio2+0x334>)
 800769c:	2200      	movs	r2, #0
 800769e:	4630      	mov	r0, r6
 80076a0:	4639      	mov	r1, r7
 80076a2:	f7f8 ffb9 	bl	8000618 <__aeabi_dmul>
 80076a6:	f7f9 fa51 	bl	8000b4c <__aeabi_d2iz>
 80076aa:	f7f8 ff4b 	bl	8000544 <__aeabi_i2d>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	ec43 2b18 	vmov	d8, r2, r3
 80076b6:	4b46      	ldr	r3, [pc, #280]	; (80077d0 <__kernel_rem_pio2+0x338>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	f7f8 ffad 	bl	8000618 <__aeabi_dmul>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4630      	mov	r0, r6
 80076c4:	4639      	mov	r1, r7
 80076c6:	f7f8 fdef 	bl	80002a8 <__aeabi_dsub>
 80076ca:	f7f9 fa3f 	bl	8000b4c <__aeabi_d2iz>
 80076ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076d2:	f84b 0b04 	str.w	r0, [fp], #4
 80076d6:	ec51 0b18 	vmov	r0, r1, d8
 80076da:	f7f8 fde7 	bl	80002ac <__adddf3>
 80076de:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80076e2:	4606      	mov	r6, r0
 80076e4:	460f      	mov	r7, r1
 80076e6:	e75b      	b.n	80075a0 <__kernel_rem_pio2+0x108>
 80076e8:	d106      	bne.n	80076f8 <__kernel_rem_pio2+0x260>
 80076ea:	1e63      	subs	r3, r4, #1
 80076ec:	aa0e      	add	r2, sp, #56	; 0x38
 80076ee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80076f2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80076f6:	e79d      	b.n	8007634 <__kernel_rem_pio2+0x19c>
 80076f8:	4b36      	ldr	r3, [pc, #216]	; (80077d4 <__kernel_rem_pio2+0x33c>)
 80076fa:	2200      	movs	r2, #0
 80076fc:	f7f9 fa12 	bl	8000b24 <__aeabi_dcmpge>
 8007700:	2800      	cmp	r0, #0
 8007702:	d13d      	bne.n	8007780 <__kernel_rem_pio2+0x2e8>
 8007704:	4683      	mov	fp, r0
 8007706:	2200      	movs	r2, #0
 8007708:	2300      	movs	r3, #0
 800770a:	4630      	mov	r0, r6
 800770c:	4639      	mov	r1, r7
 800770e:	f7f9 f9eb 	bl	8000ae8 <__aeabi_dcmpeq>
 8007712:	2800      	cmp	r0, #0
 8007714:	f000 80c0 	beq.w	8007898 <__kernel_rem_pio2+0x400>
 8007718:	1e65      	subs	r5, r4, #1
 800771a:	462b      	mov	r3, r5
 800771c:	2200      	movs	r2, #0
 800771e:	9902      	ldr	r1, [sp, #8]
 8007720:	428b      	cmp	r3, r1
 8007722:	da6c      	bge.n	80077fe <__kernel_rem_pio2+0x366>
 8007724:	2a00      	cmp	r2, #0
 8007726:	f000 8089 	beq.w	800783c <__kernel_rem_pio2+0x3a4>
 800772a:	ab0e      	add	r3, sp, #56	; 0x38
 800772c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007730:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 80ad 	beq.w	8007894 <__kernel_rem_pio2+0x3fc>
 800773a:	4650      	mov	r0, sl
 800773c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80077b8 <__kernel_rem_pio2+0x320>
 8007740:	f000 fb42 	bl	8007dc8 <scalbn>
 8007744:	ab9a      	add	r3, sp, #616	; 0x268
 8007746:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800774a:	ec57 6b10 	vmov	r6, r7, d0
 800774e:	00ec      	lsls	r4, r5, #3
 8007750:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8007754:	46aa      	mov	sl, r5
 8007756:	f1ba 0f00 	cmp.w	sl, #0
 800775a:	f280 80d6 	bge.w	800790a <__kernel_rem_pio2+0x472>
 800775e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80077b0 <__kernel_rem_pio2+0x318>
 8007762:	462e      	mov	r6, r5
 8007764:	2e00      	cmp	r6, #0
 8007766:	f2c0 8104 	blt.w	8007972 <__kernel_rem_pio2+0x4da>
 800776a:	ab72      	add	r3, sp, #456	; 0x1c8
 800776c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8007770:	f8df a064 	ldr.w	sl, [pc, #100]	; 80077d8 <__kernel_rem_pio2+0x340>
 8007774:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8007778:	f04f 0800 	mov.w	r8, #0
 800777c:	1baf      	subs	r7, r5, r6
 800777e:	e0ea      	b.n	8007956 <__kernel_rem_pio2+0x4be>
 8007780:	f04f 0b02 	mov.w	fp, #2
 8007784:	e759      	b.n	800763a <__kernel_rem_pio2+0x1a2>
 8007786:	f8d8 3000 	ldr.w	r3, [r8]
 800778a:	b955      	cbnz	r5, 80077a2 <__kernel_rem_pio2+0x30a>
 800778c:	b123      	cbz	r3, 8007798 <__kernel_rem_pio2+0x300>
 800778e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007792:	f8c8 3000 	str.w	r3, [r8]
 8007796:	2301      	movs	r3, #1
 8007798:	3201      	adds	r2, #1
 800779a:	f108 0804 	add.w	r8, r8, #4
 800779e:	461d      	mov	r5, r3
 80077a0:	e752      	b.n	8007648 <__kernel_rem_pio2+0x1b0>
 80077a2:	1acb      	subs	r3, r1, r3
 80077a4:	f8c8 3000 	str.w	r3, [r8]
 80077a8:	462b      	mov	r3, r5
 80077aa:	e7f5      	b.n	8007798 <__kernel_rem_pio2+0x300>
 80077ac:	f3af 8000 	nop.w
	...
 80077bc:	3ff00000 	.word	0x3ff00000
 80077c0:	08008370 	.word	0x08008370
 80077c4:	40200000 	.word	0x40200000
 80077c8:	3ff00000 	.word	0x3ff00000
 80077cc:	3e700000 	.word	0x3e700000
 80077d0:	41700000 	.word	0x41700000
 80077d4:	3fe00000 	.word	0x3fe00000
 80077d8:	08008330 	.word	0x08008330
 80077dc:	1e62      	subs	r2, r4, #1
 80077de:	ab0e      	add	r3, sp, #56	; 0x38
 80077e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077e4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80077e8:	a90e      	add	r1, sp, #56	; 0x38
 80077ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80077ee:	e739      	b.n	8007664 <__kernel_rem_pio2+0x1cc>
 80077f0:	1e62      	subs	r2, r4, #1
 80077f2:	ab0e      	add	r3, sp, #56	; 0x38
 80077f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077f8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80077fc:	e7f4      	b.n	80077e8 <__kernel_rem_pio2+0x350>
 80077fe:	a90e      	add	r1, sp, #56	; 0x38
 8007800:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007804:	3b01      	subs	r3, #1
 8007806:	430a      	orrs	r2, r1
 8007808:	e789      	b.n	800771e <__kernel_rem_pio2+0x286>
 800780a:	3301      	adds	r3, #1
 800780c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007810:	2900      	cmp	r1, #0
 8007812:	d0fa      	beq.n	800780a <__kernel_rem_pio2+0x372>
 8007814:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007816:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800781a:	446a      	add	r2, sp
 800781c:	3a98      	subs	r2, #152	; 0x98
 800781e:	920a      	str	r2, [sp, #40]	; 0x28
 8007820:	9a08      	ldr	r2, [sp, #32]
 8007822:	18e3      	adds	r3, r4, r3
 8007824:	18a5      	adds	r5, r4, r2
 8007826:	aa22      	add	r2, sp, #136	; 0x88
 8007828:	f104 0801 	add.w	r8, r4, #1
 800782c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007830:	9304      	str	r3, [sp, #16]
 8007832:	9b04      	ldr	r3, [sp, #16]
 8007834:	4543      	cmp	r3, r8
 8007836:	da04      	bge.n	8007842 <__kernel_rem_pio2+0x3aa>
 8007838:	461c      	mov	r4, r3
 800783a:	e6a3      	b.n	8007584 <__kernel_rem_pio2+0xec>
 800783c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800783e:	2301      	movs	r3, #1
 8007840:	e7e4      	b.n	800780c <__kernel_rem_pio2+0x374>
 8007842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007844:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007848:	f7f8 fe7c 	bl	8000544 <__aeabi_i2d>
 800784c:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007852:	46ab      	mov	fp, r5
 8007854:	461c      	mov	r4, r3
 8007856:	f04f 0900 	mov.w	r9, #0
 800785a:	2600      	movs	r6, #0
 800785c:	2700      	movs	r7, #0
 800785e:	9b06      	ldr	r3, [sp, #24]
 8007860:	4599      	cmp	r9, r3
 8007862:	dd06      	ble.n	8007872 <__kernel_rem_pio2+0x3da>
 8007864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007866:	e8e3 6702 	strd	r6, r7, [r3], #8
 800786a:	f108 0801 	add.w	r8, r8, #1
 800786e:	930a      	str	r3, [sp, #40]	; 0x28
 8007870:	e7df      	b.n	8007832 <__kernel_rem_pio2+0x39a>
 8007872:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007876:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800787a:	f7f8 fecd 	bl	8000618 <__aeabi_dmul>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4630      	mov	r0, r6
 8007884:	4639      	mov	r1, r7
 8007886:	f7f8 fd11 	bl	80002ac <__adddf3>
 800788a:	f109 0901 	add.w	r9, r9, #1
 800788e:	4606      	mov	r6, r0
 8007890:	460f      	mov	r7, r1
 8007892:	e7e4      	b.n	800785e <__kernel_rem_pio2+0x3c6>
 8007894:	3d01      	subs	r5, #1
 8007896:	e748      	b.n	800772a <__kernel_rem_pio2+0x292>
 8007898:	ec47 6b10 	vmov	d0, r6, r7
 800789c:	f1ca 0000 	rsb	r0, sl, #0
 80078a0:	f000 fa92 	bl	8007dc8 <scalbn>
 80078a4:	ec57 6b10 	vmov	r6, r7, d0
 80078a8:	4ba0      	ldr	r3, [pc, #640]	; (8007b2c <__kernel_rem_pio2+0x694>)
 80078aa:	ee10 0a10 	vmov	r0, s0
 80078ae:	2200      	movs	r2, #0
 80078b0:	4639      	mov	r1, r7
 80078b2:	f7f9 f937 	bl	8000b24 <__aeabi_dcmpge>
 80078b6:	b1f8      	cbz	r0, 80078f8 <__kernel_rem_pio2+0x460>
 80078b8:	4b9d      	ldr	r3, [pc, #628]	; (8007b30 <__kernel_rem_pio2+0x698>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	4630      	mov	r0, r6
 80078be:	4639      	mov	r1, r7
 80078c0:	f7f8 feaa 	bl	8000618 <__aeabi_dmul>
 80078c4:	f7f9 f942 	bl	8000b4c <__aeabi_d2iz>
 80078c8:	4680      	mov	r8, r0
 80078ca:	f7f8 fe3b 	bl	8000544 <__aeabi_i2d>
 80078ce:	4b97      	ldr	r3, [pc, #604]	; (8007b2c <__kernel_rem_pio2+0x694>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	f7f8 fea1 	bl	8000618 <__aeabi_dmul>
 80078d6:	460b      	mov	r3, r1
 80078d8:	4602      	mov	r2, r0
 80078da:	4639      	mov	r1, r7
 80078dc:	4630      	mov	r0, r6
 80078de:	f7f8 fce3 	bl	80002a8 <__aeabi_dsub>
 80078e2:	f7f9 f933 	bl	8000b4c <__aeabi_d2iz>
 80078e6:	1c65      	adds	r5, r4, #1
 80078e8:	ab0e      	add	r3, sp, #56	; 0x38
 80078ea:	f10a 0a18 	add.w	sl, sl, #24
 80078ee:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80078f2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80078f6:	e720      	b.n	800773a <__kernel_rem_pio2+0x2a2>
 80078f8:	4630      	mov	r0, r6
 80078fa:	4639      	mov	r1, r7
 80078fc:	f7f9 f926 	bl	8000b4c <__aeabi_d2iz>
 8007900:	ab0e      	add	r3, sp, #56	; 0x38
 8007902:	4625      	mov	r5, r4
 8007904:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007908:	e717      	b.n	800773a <__kernel_rem_pio2+0x2a2>
 800790a:	ab0e      	add	r3, sp, #56	; 0x38
 800790c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007910:	f7f8 fe18 	bl	8000544 <__aeabi_i2d>
 8007914:	4632      	mov	r2, r6
 8007916:	463b      	mov	r3, r7
 8007918:	f7f8 fe7e 	bl	8000618 <__aeabi_dmul>
 800791c:	4b84      	ldr	r3, [pc, #528]	; (8007b30 <__kernel_rem_pio2+0x698>)
 800791e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8007922:	2200      	movs	r2, #0
 8007924:	4630      	mov	r0, r6
 8007926:	4639      	mov	r1, r7
 8007928:	f7f8 fe76 	bl	8000618 <__aeabi_dmul>
 800792c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007930:	4606      	mov	r6, r0
 8007932:	460f      	mov	r7, r1
 8007934:	e70f      	b.n	8007756 <__kernel_rem_pio2+0x2be>
 8007936:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800793a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800793e:	f7f8 fe6b 	bl	8000618 <__aeabi_dmul>
 8007942:	4602      	mov	r2, r0
 8007944:	460b      	mov	r3, r1
 8007946:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800794a:	f7f8 fcaf 	bl	80002ac <__adddf3>
 800794e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007952:	f108 0801 	add.w	r8, r8, #1
 8007956:	9b02      	ldr	r3, [sp, #8]
 8007958:	4598      	cmp	r8, r3
 800795a:	dc01      	bgt.n	8007960 <__kernel_rem_pio2+0x4c8>
 800795c:	45b8      	cmp	r8, r7
 800795e:	ddea      	ble.n	8007936 <__kernel_rem_pio2+0x49e>
 8007960:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007964:	ab4a      	add	r3, sp, #296	; 0x128
 8007966:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800796a:	ed87 7b00 	vstr	d7, [r7]
 800796e:	3e01      	subs	r6, #1
 8007970:	e6f8      	b.n	8007764 <__kernel_rem_pio2+0x2cc>
 8007972:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007974:	2b02      	cmp	r3, #2
 8007976:	dc0b      	bgt.n	8007990 <__kernel_rem_pio2+0x4f8>
 8007978:	2b00      	cmp	r3, #0
 800797a:	dc35      	bgt.n	80079e8 <__kernel_rem_pio2+0x550>
 800797c:	d059      	beq.n	8007a32 <__kernel_rem_pio2+0x59a>
 800797e:	9b04      	ldr	r3, [sp, #16]
 8007980:	f003 0007 	and.w	r0, r3, #7
 8007984:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007988:	ecbd 8b02 	vpop	{d8}
 800798c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007990:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007992:	2b03      	cmp	r3, #3
 8007994:	d1f3      	bne.n	800797e <__kernel_rem_pio2+0x4e6>
 8007996:	ab4a      	add	r3, sp, #296	; 0x128
 8007998:	4423      	add	r3, r4
 800799a:	9306      	str	r3, [sp, #24]
 800799c:	461c      	mov	r4, r3
 800799e:	469a      	mov	sl, r3
 80079a0:	9502      	str	r5, [sp, #8]
 80079a2:	9b02      	ldr	r3, [sp, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f1aa 0a08 	sub.w	sl, sl, #8
 80079aa:	dc6b      	bgt.n	8007a84 <__kernel_rem_pio2+0x5ec>
 80079ac:	46aa      	mov	sl, r5
 80079ae:	f1ba 0f01 	cmp.w	sl, #1
 80079b2:	f1a4 0408 	sub.w	r4, r4, #8
 80079b6:	f300 8085 	bgt.w	8007ac4 <__kernel_rem_pio2+0x62c>
 80079ba:	9c06      	ldr	r4, [sp, #24]
 80079bc:	2000      	movs	r0, #0
 80079be:	3408      	adds	r4, #8
 80079c0:	2100      	movs	r1, #0
 80079c2:	2d01      	cmp	r5, #1
 80079c4:	f300 809d 	bgt.w	8007b02 <__kernel_rem_pio2+0x66a>
 80079c8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80079cc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80079d0:	f1bb 0f00 	cmp.w	fp, #0
 80079d4:	f040 809b 	bne.w	8007b0e <__kernel_rem_pio2+0x676>
 80079d8:	9b01      	ldr	r3, [sp, #4]
 80079da:	e9c3 5600 	strd	r5, r6, [r3]
 80079de:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80079e2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80079e6:	e7ca      	b.n	800797e <__kernel_rem_pio2+0x4e6>
 80079e8:	3408      	adds	r4, #8
 80079ea:	ab4a      	add	r3, sp, #296	; 0x128
 80079ec:	441c      	add	r4, r3
 80079ee:	462e      	mov	r6, r5
 80079f0:	2000      	movs	r0, #0
 80079f2:	2100      	movs	r1, #0
 80079f4:	2e00      	cmp	r6, #0
 80079f6:	da36      	bge.n	8007a66 <__kernel_rem_pio2+0x5ce>
 80079f8:	f1bb 0f00 	cmp.w	fp, #0
 80079fc:	d039      	beq.n	8007a72 <__kernel_rem_pio2+0x5da>
 80079fe:	4602      	mov	r2, r0
 8007a00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a04:	9c01      	ldr	r4, [sp, #4]
 8007a06:	e9c4 2300 	strd	r2, r3, [r4]
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007a12:	f7f8 fc49 	bl	80002a8 <__aeabi_dsub>
 8007a16:	ae4c      	add	r6, sp, #304	; 0x130
 8007a18:	2401      	movs	r4, #1
 8007a1a:	42a5      	cmp	r5, r4
 8007a1c:	da2c      	bge.n	8007a78 <__kernel_rem_pio2+0x5e0>
 8007a1e:	f1bb 0f00 	cmp.w	fp, #0
 8007a22:	d002      	beq.n	8007a2a <__kernel_rem_pio2+0x592>
 8007a24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a28:	4619      	mov	r1, r3
 8007a2a:	9b01      	ldr	r3, [sp, #4]
 8007a2c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007a30:	e7a5      	b.n	800797e <__kernel_rem_pio2+0x4e6>
 8007a32:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8007a36:	eb0d 0403 	add.w	r4, sp, r3
 8007a3a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8007a3e:	2000      	movs	r0, #0
 8007a40:	2100      	movs	r1, #0
 8007a42:	2d00      	cmp	r5, #0
 8007a44:	da09      	bge.n	8007a5a <__kernel_rem_pio2+0x5c2>
 8007a46:	f1bb 0f00 	cmp.w	fp, #0
 8007a4a:	d002      	beq.n	8007a52 <__kernel_rem_pio2+0x5ba>
 8007a4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a50:	4619      	mov	r1, r3
 8007a52:	9b01      	ldr	r3, [sp, #4]
 8007a54:	e9c3 0100 	strd	r0, r1, [r3]
 8007a58:	e791      	b.n	800797e <__kernel_rem_pio2+0x4e6>
 8007a5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007a5e:	f7f8 fc25 	bl	80002ac <__adddf3>
 8007a62:	3d01      	subs	r5, #1
 8007a64:	e7ed      	b.n	8007a42 <__kernel_rem_pio2+0x5aa>
 8007a66:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007a6a:	f7f8 fc1f 	bl	80002ac <__adddf3>
 8007a6e:	3e01      	subs	r6, #1
 8007a70:	e7c0      	b.n	80079f4 <__kernel_rem_pio2+0x55c>
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	e7c5      	b.n	8007a04 <__kernel_rem_pio2+0x56c>
 8007a78:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007a7c:	f7f8 fc16 	bl	80002ac <__adddf3>
 8007a80:	3401      	adds	r4, #1
 8007a82:	e7ca      	b.n	8007a1a <__kernel_rem_pio2+0x582>
 8007a84:	e9da 8900 	ldrd	r8, r9, [sl]
 8007a88:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007a8c:	9b02      	ldr	r3, [sp, #8]
 8007a8e:	3b01      	subs	r3, #1
 8007a90:	9302      	str	r3, [sp, #8]
 8007a92:	4632      	mov	r2, r6
 8007a94:	463b      	mov	r3, r7
 8007a96:	4640      	mov	r0, r8
 8007a98:	4649      	mov	r1, r9
 8007a9a:	f7f8 fc07 	bl	80002ac <__adddf3>
 8007a9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4640      	mov	r0, r8
 8007aa8:	4649      	mov	r1, r9
 8007aaa:	f7f8 fbfd 	bl	80002a8 <__aeabi_dsub>
 8007aae:	4632      	mov	r2, r6
 8007ab0:	463b      	mov	r3, r7
 8007ab2:	f7f8 fbfb 	bl	80002ac <__adddf3>
 8007ab6:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007aba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007abe:	ed8a 7b00 	vstr	d7, [sl]
 8007ac2:	e76e      	b.n	80079a2 <__kernel_rem_pio2+0x50a>
 8007ac4:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007ac8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8007acc:	4640      	mov	r0, r8
 8007ace:	4632      	mov	r2, r6
 8007ad0:	463b      	mov	r3, r7
 8007ad2:	4649      	mov	r1, r9
 8007ad4:	f7f8 fbea 	bl	80002ac <__adddf3>
 8007ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4640      	mov	r0, r8
 8007ae2:	4649      	mov	r1, r9
 8007ae4:	f7f8 fbe0 	bl	80002a8 <__aeabi_dsub>
 8007ae8:	4632      	mov	r2, r6
 8007aea:	463b      	mov	r3, r7
 8007aec:	f7f8 fbde 	bl	80002ac <__adddf3>
 8007af0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007af4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007af8:	ed84 7b00 	vstr	d7, [r4]
 8007afc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007b00:	e755      	b.n	80079ae <__kernel_rem_pio2+0x516>
 8007b02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007b06:	f7f8 fbd1 	bl	80002ac <__adddf3>
 8007b0a:	3d01      	subs	r5, #1
 8007b0c:	e759      	b.n	80079c2 <__kernel_rem_pio2+0x52a>
 8007b0e:	9b01      	ldr	r3, [sp, #4]
 8007b10:	9a01      	ldr	r2, [sp, #4]
 8007b12:	601d      	str	r5, [r3, #0]
 8007b14:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007b18:	605c      	str	r4, [r3, #4]
 8007b1a:	609f      	str	r7, [r3, #8]
 8007b1c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007b20:	60d3      	str	r3, [r2, #12]
 8007b22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b26:	6110      	str	r0, [r2, #16]
 8007b28:	6153      	str	r3, [r2, #20]
 8007b2a:	e728      	b.n	800797e <__kernel_rem_pio2+0x4e6>
 8007b2c:	41700000 	.word	0x41700000
 8007b30:	3e700000 	.word	0x3e700000
 8007b34:	00000000 	.word	0x00000000

08007b38 <__kernel_sin>:
 8007b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	ed2d 8b04 	vpush	{d8-d9}
 8007b40:	eeb0 8a41 	vmov.f32	s16, s2
 8007b44:	eef0 8a61 	vmov.f32	s17, s3
 8007b48:	ec55 4b10 	vmov	r4, r5, d0
 8007b4c:	b083      	sub	sp, #12
 8007b4e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007b52:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007b56:	9001      	str	r0, [sp, #4]
 8007b58:	da06      	bge.n	8007b68 <__kernel_sin+0x30>
 8007b5a:	ee10 0a10 	vmov	r0, s0
 8007b5e:	4629      	mov	r1, r5
 8007b60:	f7f8 fff4 	bl	8000b4c <__aeabi_d2iz>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	d051      	beq.n	8007c0c <__kernel_sin+0xd4>
 8007b68:	4622      	mov	r2, r4
 8007b6a:	462b      	mov	r3, r5
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	4629      	mov	r1, r5
 8007b70:	f7f8 fd52 	bl	8000618 <__aeabi_dmul>
 8007b74:	4682      	mov	sl, r0
 8007b76:	468b      	mov	fp, r1
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	4629      	mov	r1, r5
 8007b80:	f7f8 fd4a 	bl	8000618 <__aeabi_dmul>
 8007b84:	a341      	add	r3, pc, #260	; (adr r3, 8007c8c <__kernel_sin+0x154>)
 8007b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8a:	4680      	mov	r8, r0
 8007b8c:	4689      	mov	r9, r1
 8007b8e:	4650      	mov	r0, sl
 8007b90:	4659      	mov	r1, fp
 8007b92:	f7f8 fd41 	bl	8000618 <__aeabi_dmul>
 8007b96:	a33f      	add	r3, pc, #252	; (adr r3, 8007c94 <__kernel_sin+0x15c>)
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	f7f8 fb84 	bl	80002a8 <__aeabi_dsub>
 8007ba0:	4652      	mov	r2, sl
 8007ba2:	465b      	mov	r3, fp
 8007ba4:	f7f8 fd38 	bl	8000618 <__aeabi_dmul>
 8007ba8:	a33c      	add	r3, pc, #240	; (adr r3, 8007c9c <__kernel_sin+0x164>)
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	f7f8 fb7d 	bl	80002ac <__adddf3>
 8007bb2:	4652      	mov	r2, sl
 8007bb4:	465b      	mov	r3, fp
 8007bb6:	f7f8 fd2f 	bl	8000618 <__aeabi_dmul>
 8007bba:	a33a      	add	r3, pc, #232	; (adr r3, 8007ca4 <__kernel_sin+0x16c>)
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	f7f8 fb72 	bl	80002a8 <__aeabi_dsub>
 8007bc4:	4652      	mov	r2, sl
 8007bc6:	465b      	mov	r3, fp
 8007bc8:	f7f8 fd26 	bl	8000618 <__aeabi_dmul>
 8007bcc:	a337      	add	r3, pc, #220	; (adr r3, 8007cac <__kernel_sin+0x174>)
 8007bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd2:	f7f8 fb6b 	bl	80002ac <__adddf3>
 8007bd6:	9b01      	ldr	r3, [sp, #4]
 8007bd8:	4606      	mov	r6, r0
 8007bda:	460f      	mov	r7, r1
 8007bdc:	b9eb      	cbnz	r3, 8007c1a <__kernel_sin+0xe2>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	4650      	mov	r0, sl
 8007be4:	4659      	mov	r1, fp
 8007be6:	f7f8 fd17 	bl	8000618 <__aeabi_dmul>
 8007bea:	a325      	add	r3, pc, #148	; (adr r3, 8007c80 <__kernel_sin+0x148>)
 8007bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf0:	f7f8 fb5a 	bl	80002a8 <__aeabi_dsub>
 8007bf4:	4642      	mov	r2, r8
 8007bf6:	464b      	mov	r3, r9
 8007bf8:	f7f8 fd0e 	bl	8000618 <__aeabi_dmul>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4620      	mov	r0, r4
 8007c02:	4629      	mov	r1, r5
 8007c04:	f7f8 fb52 	bl	80002ac <__adddf3>
 8007c08:	4604      	mov	r4, r0
 8007c0a:	460d      	mov	r5, r1
 8007c0c:	ec45 4b10 	vmov	d0, r4, r5
 8007c10:	b003      	add	sp, #12
 8007c12:	ecbd 8b04 	vpop	{d8-d9}
 8007c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c1a:	4b1b      	ldr	r3, [pc, #108]	; (8007c88 <__kernel_sin+0x150>)
 8007c1c:	ec51 0b18 	vmov	r0, r1, d8
 8007c20:	2200      	movs	r2, #0
 8007c22:	f7f8 fcf9 	bl	8000618 <__aeabi_dmul>
 8007c26:	4632      	mov	r2, r6
 8007c28:	ec41 0b19 	vmov	d9, r0, r1
 8007c2c:	463b      	mov	r3, r7
 8007c2e:	4640      	mov	r0, r8
 8007c30:	4649      	mov	r1, r9
 8007c32:	f7f8 fcf1 	bl	8000618 <__aeabi_dmul>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	ec51 0b19 	vmov	r0, r1, d9
 8007c3e:	f7f8 fb33 	bl	80002a8 <__aeabi_dsub>
 8007c42:	4652      	mov	r2, sl
 8007c44:	465b      	mov	r3, fp
 8007c46:	f7f8 fce7 	bl	8000618 <__aeabi_dmul>
 8007c4a:	ec53 2b18 	vmov	r2, r3, d8
 8007c4e:	f7f8 fb2b 	bl	80002a8 <__aeabi_dsub>
 8007c52:	a30b      	add	r3, pc, #44	; (adr r3, 8007c80 <__kernel_sin+0x148>)
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	4606      	mov	r6, r0
 8007c5a:	460f      	mov	r7, r1
 8007c5c:	4640      	mov	r0, r8
 8007c5e:	4649      	mov	r1, r9
 8007c60:	f7f8 fcda 	bl	8000618 <__aeabi_dmul>
 8007c64:	4602      	mov	r2, r0
 8007c66:	460b      	mov	r3, r1
 8007c68:	4630      	mov	r0, r6
 8007c6a:	4639      	mov	r1, r7
 8007c6c:	f7f8 fb1e 	bl	80002ac <__adddf3>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	4620      	mov	r0, r4
 8007c76:	4629      	mov	r1, r5
 8007c78:	f7f8 fb16 	bl	80002a8 <__aeabi_dsub>
 8007c7c:	e7c4      	b.n	8007c08 <__kernel_sin+0xd0>
 8007c7e:	bf00      	nop
 8007c80:	55555549 	.word	0x55555549
 8007c84:	3fc55555 	.word	0x3fc55555
 8007c88:	3fe00000 	.word	0x3fe00000
 8007c8c:	5acfd57c 	.word	0x5acfd57c
 8007c90:	3de5d93a 	.word	0x3de5d93a
 8007c94:	8a2b9ceb 	.word	0x8a2b9ceb
 8007c98:	3e5ae5e6 	.word	0x3e5ae5e6
 8007c9c:	57b1fe7d 	.word	0x57b1fe7d
 8007ca0:	3ec71de3 	.word	0x3ec71de3
 8007ca4:	19c161d5 	.word	0x19c161d5
 8007ca8:	3f2a01a0 	.word	0x3f2a01a0
 8007cac:	1110f8a6 	.word	0x1110f8a6
 8007cb0:	3f811111 	.word	0x3f811111

08007cb4 <fabs>:
 8007cb4:	ec51 0b10 	vmov	r0, r1, d0
 8007cb8:	ee10 2a10 	vmov	r2, s0
 8007cbc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007cc0:	ec43 2b10 	vmov	d0, r2, r3
 8007cc4:	4770      	bx	lr
	...

08007cc8 <floor>:
 8007cc8:	ec51 0b10 	vmov	r0, r1, d0
 8007ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007cd4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007cd8:	2e13      	cmp	r6, #19
 8007cda:	ee10 5a10 	vmov	r5, s0
 8007cde:	ee10 8a10 	vmov	r8, s0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	dc32      	bgt.n	8007d4c <floor+0x84>
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	da14      	bge.n	8007d14 <floor+0x4c>
 8007cea:	a333      	add	r3, pc, #204	; (adr r3, 8007db8 <floor+0xf0>)
 8007cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf0:	f7f8 fadc 	bl	80002ac <__adddf3>
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f7f8 ff1e 	bl	8000b38 <__aeabi_dcmpgt>
 8007cfc:	b138      	cbz	r0, 8007d0e <floor+0x46>
 8007cfe:	2c00      	cmp	r4, #0
 8007d00:	da57      	bge.n	8007db2 <floor+0xea>
 8007d02:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007d06:	431d      	orrs	r5, r3
 8007d08:	d001      	beq.n	8007d0e <floor+0x46>
 8007d0a:	4c2d      	ldr	r4, [pc, #180]	; (8007dc0 <floor+0xf8>)
 8007d0c:	2500      	movs	r5, #0
 8007d0e:	4621      	mov	r1, r4
 8007d10:	4628      	mov	r0, r5
 8007d12:	e025      	b.n	8007d60 <floor+0x98>
 8007d14:	4f2b      	ldr	r7, [pc, #172]	; (8007dc4 <floor+0xfc>)
 8007d16:	4137      	asrs	r7, r6
 8007d18:	ea01 0307 	and.w	r3, r1, r7
 8007d1c:	4303      	orrs	r3, r0
 8007d1e:	d01f      	beq.n	8007d60 <floor+0x98>
 8007d20:	a325      	add	r3, pc, #148	; (adr r3, 8007db8 <floor+0xf0>)
 8007d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d26:	f7f8 fac1 	bl	80002ac <__adddf3>
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	f7f8 ff03 	bl	8000b38 <__aeabi_dcmpgt>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d0eb      	beq.n	8007d0e <floor+0x46>
 8007d36:	2c00      	cmp	r4, #0
 8007d38:	bfbe      	ittt	lt
 8007d3a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007d3e:	fa43 f606 	asrlt.w	r6, r3, r6
 8007d42:	19a4      	addlt	r4, r4, r6
 8007d44:	ea24 0407 	bic.w	r4, r4, r7
 8007d48:	2500      	movs	r5, #0
 8007d4a:	e7e0      	b.n	8007d0e <floor+0x46>
 8007d4c:	2e33      	cmp	r6, #51	; 0x33
 8007d4e:	dd0b      	ble.n	8007d68 <floor+0xa0>
 8007d50:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007d54:	d104      	bne.n	8007d60 <floor+0x98>
 8007d56:	ee10 2a10 	vmov	r2, s0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	f7f8 faa6 	bl	80002ac <__adddf3>
 8007d60:	ec41 0b10 	vmov	d0, r0, r1
 8007d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d68:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007d6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d70:	fa23 f707 	lsr.w	r7, r3, r7
 8007d74:	4207      	tst	r7, r0
 8007d76:	d0f3      	beq.n	8007d60 <floor+0x98>
 8007d78:	a30f      	add	r3, pc, #60	; (adr r3, 8007db8 <floor+0xf0>)
 8007d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7e:	f7f8 fa95 	bl	80002ac <__adddf3>
 8007d82:	2200      	movs	r2, #0
 8007d84:	2300      	movs	r3, #0
 8007d86:	f7f8 fed7 	bl	8000b38 <__aeabi_dcmpgt>
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	d0bf      	beq.n	8007d0e <floor+0x46>
 8007d8e:	2c00      	cmp	r4, #0
 8007d90:	da02      	bge.n	8007d98 <floor+0xd0>
 8007d92:	2e14      	cmp	r6, #20
 8007d94:	d103      	bne.n	8007d9e <floor+0xd6>
 8007d96:	3401      	adds	r4, #1
 8007d98:	ea25 0507 	bic.w	r5, r5, r7
 8007d9c:	e7b7      	b.n	8007d0e <floor+0x46>
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007da4:	fa03 f606 	lsl.w	r6, r3, r6
 8007da8:	4435      	add	r5, r6
 8007daa:	4545      	cmp	r5, r8
 8007dac:	bf38      	it	cc
 8007dae:	18e4      	addcc	r4, r4, r3
 8007db0:	e7f2      	b.n	8007d98 <floor+0xd0>
 8007db2:	2500      	movs	r5, #0
 8007db4:	462c      	mov	r4, r5
 8007db6:	e7aa      	b.n	8007d0e <floor+0x46>
 8007db8:	8800759c 	.word	0x8800759c
 8007dbc:	7e37e43c 	.word	0x7e37e43c
 8007dc0:	bff00000 	.word	0xbff00000
 8007dc4:	000fffff 	.word	0x000fffff

08007dc8 <scalbn>:
 8007dc8:	b570      	push	{r4, r5, r6, lr}
 8007dca:	ec55 4b10 	vmov	r4, r5, d0
 8007dce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	462b      	mov	r3, r5
 8007dd6:	b99a      	cbnz	r2, 8007e00 <scalbn+0x38>
 8007dd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007ddc:	4323      	orrs	r3, r4
 8007dde:	d036      	beq.n	8007e4e <scalbn+0x86>
 8007de0:	4b39      	ldr	r3, [pc, #228]	; (8007ec8 <scalbn+0x100>)
 8007de2:	4629      	mov	r1, r5
 8007de4:	ee10 0a10 	vmov	r0, s0
 8007de8:	2200      	movs	r2, #0
 8007dea:	f7f8 fc15 	bl	8000618 <__aeabi_dmul>
 8007dee:	4b37      	ldr	r3, [pc, #220]	; (8007ecc <scalbn+0x104>)
 8007df0:	429e      	cmp	r6, r3
 8007df2:	4604      	mov	r4, r0
 8007df4:	460d      	mov	r5, r1
 8007df6:	da10      	bge.n	8007e1a <scalbn+0x52>
 8007df8:	a32b      	add	r3, pc, #172	; (adr r3, 8007ea8 <scalbn+0xe0>)
 8007dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfe:	e03a      	b.n	8007e76 <scalbn+0xae>
 8007e00:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007e04:	428a      	cmp	r2, r1
 8007e06:	d10c      	bne.n	8007e22 <scalbn+0x5a>
 8007e08:	ee10 2a10 	vmov	r2, s0
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	4629      	mov	r1, r5
 8007e10:	f7f8 fa4c 	bl	80002ac <__adddf3>
 8007e14:	4604      	mov	r4, r0
 8007e16:	460d      	mov	r5, r1
 8007e18:	e019      	b.n	8007e4e <scalbn+0x86>
 8007e1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007e1e:	460b      	mov	r3, r1
 8007e20:	3a36      	subs	r2, #54	; 0x36
 8007e22:	4432      	add	r2, r6
 8007e24:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007e28:	428a      	cmp	r2, r1
 8007e2a:	dd08      	ble.n	8007e3e <scalbn+0x76>
 8007e2c:	2d00      	cmp	r5, #0
 8007e2e:	a120      	add	r1, pc, #128	; (adr r1, 8007eb0 <scalbn+0xe8>)
 8007e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e34:	da1c      	bge.n	8007e70 <scalbn+0xa8>
 8007e36:	a120      	add	r1, pc, #128	; (adr r1, 8007eb8 <scalbn+0xf0>)
 8007e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e3c:	e018      	b.n	8007e70 <scalbn+0xa8>
 8007e3e:	2a00      	cmp	r2, #0
 8007e40:	dd08      	ble.n	8007e54 <scalbn+0x8c>
 8007e42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007e46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007e4a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007e4e:	ec45 4b10 	vmov	d0, r4, r5
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
 8007e54:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007e58:	da19      	bge.n	8007e8e <scalbn+0xc6>
 8007e5a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007e5e:	429e      	cmp	r6, r3
 8007e60:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007e64:	dd0a      	ble.n	8007e7c <scalbn+0xb4>
 8007e66:	a112      	add	r1, pc, #72	; (adr r1, 8007eb0 <scalbn+0xe8>)
 8007e68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1e2      	bne.n	8007e36 <scalbn+0x6e>
 8007e70:	a30f      	add	r3, pc, #60	; (adr r3, 8007eb0 <scalbn+0xe8>)
 8007e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e76:	f7f8 fbcf 	bl	8000618 <__aeabi_dmul>
 8007e7a:	e7cb      	b.n	8007e14 <scalbn+0x4c>
 8007e7c:	a10a      	add	r1, pc, #40	; (adr r1, 8007ea8 <scalbn+0xe0>)
 8007e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0b8      	beq.n	8007df8 <scalbn+0x30>
 8007e86:	a10e      	add	r1, pc, #56	; (adr r1, 8007ec0 <scalbn+0xf8>)
 8007e88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e8c:	e7b4      	b.n	8007df8 <scalbn+0x30>
 8007e8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007e92:	3236      	adds	r2, #54	; 0x36
 8007e94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007e98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	4b0c      	ldr	r3, [pc, #48]	; (8007ed0 <scalbn+0x108>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	e7e8      	b.n	8007e76 <scalbn+0xae>
 8007ea4:	f3af 8000 	nop.w
 8007ea8:	c2f8f359 	.word	0xc2f8f359
 8007eac:	01a56e1f 	.word	0x01a56e1f
 8007eb0:	8800759c 	.word	0x8800759c
 8007eb4:	7e37e43c 	.word	0x7e37e43c
 8007eb8:	8800759c 	.word	0x8800759c
 8007ebc:	fe37e43c 	.word	0xfe37e43c
 8007ec0:	c2f8f359 	.word	0xc2f8f359
 8007ec4:	81a56e1f 	.word	0x81a56e1f
 8007ec8:	43500000 	.word	0x43500000
 8007ecc:	ffff3cb0 	.word	0xffff3cb0
 8007ed0:	3c900000 	.word	0x3c900000

08007ed4 <_init>:
 8007ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed6:	bf00      	nop
 8007ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eda:	bc08      	pop	{r3}
 8007edc:	469e      	mov	lr, r3
 8007ede:	4770      	bx	lr

08007ee0 <_fini>:
 8007ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee2:	bf00      	nop
 8007ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ee6:	bc08      	pop	{r3}
 8007ee8:	469e      	mov	lr, r3
 8007eea:	4770      	bx	lr
