

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_6u_config16_s'
================================================================
* Date:           Tue Jun 29 10:40:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.691 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       51| 0.250 us | 0.255 us |   50|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s  |       49|       50| 0.245 us | 0.250 us |   48|   48| loop rewind(delay=0 initiation interval(s)) |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      2|      905|     1157|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      222|     -|
|Register             |        -|      -|      196|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      2|     1101|     1385|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s  |        0|      2|  905|  1157|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                              |                                                        |        0|      2|  905|  1157|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op3   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op52  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  15|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 222|         49|   24|         49|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   2|   0|    2|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |data_0_V_reg_264                                                                |  12|   0|   12|          0|
    |data_10_V_reg_314                                                               |  12|   0|   12|          0|
    |data_11_V_reg_319                                                               |  12|   0|   12|          0|
    |data_12_V_reg_324                                                               |  12|   0|   12|          0|
    |data_13_V_reg_329                                                               |  12|   0|   12|          0|
    |data_14_V_reg_334                                                               |  12|   0|   12|          0|
    |data_15_V_reg_339                                                               |  12|   0|   12|          0|
    |data_1_V_reg_269                                                                |  12|   0|   12|          0|
    |data_2_V_reg_274                                                                |  12|   0|   12|          0|
    |data_3_V_reg_279                                                                |  12|   0|   12|          0|
    |data_4_V_reg_284                                                                |  12|   0|   12|          0|
    |data_5_V_reg_289                                                                |  12|   0|   12|          0|
    |data_6_V_reg_294                                                                |  12|   0|   12|          0|
    |data_7_V_reg_299                                                                |  12|   0|   12|          0|
    |data_8_V_reg_304                                                                |  12|   0|   12|          0|
    |data_9_V_reg_309                                                                |  12|   0|   12|          0|
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 196|   0|  196|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|data_stream_V_data_0_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_12_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_13_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_14_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_15_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|res_stream_V_data_0_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_1_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_2_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_3_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_4_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_5_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 3 [1/1] (1.45ns)   --->   "%empty = call { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %data_stream_V_data_0_V, i12* %data_stream_V_data_1_V, i12* %data_stream_V_data_2_V, i12* %data_stream_V_data_3_V, i12* %data_stream_V_data_4_V, i12* %data_stream_V_data_5_V, i12* %data_stream_V_data_6_V, i12* %data_stream_V_data_7_V, i12* %data_stream_V_data_8_V, i12* %data_stream_V_data_9_V, i12* %data_stream_V_data_10_V, i12* %data_stream_V_data_11_V, i12* %data_stream_V_data_12_V, i12* %data_stream_V_data_13_V, i12* %data_stream_V_data_14_V, i12* %data_stream_V_data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 3 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 4 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 5 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 6 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 7 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 8 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 9 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 10 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 11 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 12 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 13 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 14 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 15 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 16 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 17 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 18 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 19 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.60ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16>"(i12 %data_0_V, i12 %data_1_V, i12 %data_2_V, i12 %data_3_V, i12 %data_4_V, i12 %data_5_V, i12 %data_6_V, i12 %data_7_V, i12 %data_8_V, i12 %data_9_V, i12 %data_10_V, i12 %data_11_V, i12 %data_12_V, i12 %data_13_V, i12 %data_14_V, i12 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:41]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.80ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16>"(i12 %data_0_V, i12 %data_1_V, i12 %data_2_V, i12 %data_3_V, i12 %data_4_V, i12 %data_5_V, i12 %data_6_V, i12 %data_7_V, i12 %data_8_V, i12 %data_9_V, i12 %data_10_V, i12 %data_11_V, i12 %data_12_V, i12 %data_13_V, i12 %data_14_V, i12 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 1.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 45 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 46 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 47 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 48 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 49 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 50 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:54]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V)" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 52 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:66]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w16_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 000]
data_0_V          (extractvalue ) [ 001]
data_1_V          (extractvalue ) [ 001]
data_2_V          (extractvalue ) [ 001]
data_3_V          (extractvalue ) [ 001]
data_4_V          (extractvalue ) [ 001]
data_5_V          (extractvalue ) [ 001]
data_6_V          (extractvalue ) [ 001]
data_7_V          (extractvalue ) [ 001]
data_8_V          (extractvalue ) [ 001]
data_9_V          (extractvalue ) [ 001]
data_10_V         (extractvalue ) [ 001]
data_11_V         (extractvalue ) [ 001]
data_12_V         (extractvalue ) [ 001]
data_13_V         (extractvalue ) [ 001]
data_14_V         (extractvalue ) [ 001]
data_15_V         (extractvalue ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specloopname_ln41 (specloopname ) [ 000]
call_ret          (call         ) [ 000]
tmp_data_0_V      (extractvalue ) [ 000]
tmp_data_1_V      (extractvalue ) [ 000]
tmp_data_2_V      (extractvalue ) [ 000]
tmp_data_3_V      (extractvalue ) [ 000]
tmp_data_4_V      (extractvalue ) [ 000]
tmp_data_5_V      (extractvalue ) [ 000]
specloopname_ln54 (specloopname ) [ 000]
write_ln64        (write        ) [ 000]
ret_ln66          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="outidx">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w16_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w16_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="192" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="0" index="3" bw="12" slack="0"/>
<pin id="77" dir="0" index="4" bw="12" slack="0"/>
<pin id="78" dir="0" index="5" bw="12" slack="0"/>
<pin id="79" dir="0" index="6" bw="12" slack="0"/>
<pin id="80" dir="0" index="7" bw="12" slack="0"/>
<pin id="81" dir="0" index="8" bw="12" slack="0"/>
<pin id="82" dir="0" index="9" bw="12" slack="0"/>
<pin id="83" dir="0" index="10" bw="12" slack="0"/>
<pin id="84" dir="0" index="11" bw="12" slack="0"/>
<pin id="85" dir="0" index="12" bw="12" slack="0"/>
<pin id="86" dir="0" index="13" bw="12" slack="0"/>
<pin id="87" dir="0" index="14" bw="12" slack="0"/>
<pin id="88" dir="0" index="15" bw="12" slack="0"/>
<pin id="89" dir="0" index="16" bw="12" slack="0"/>
<pin id="90" dir="1" index="17" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln64_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="0" index="3" bw="16" slack="0"/>
<pin id="113" dir="0" index="4" bw="16" slack="0"/>
<pin id="114" dir="0" index="5" bw="16" slack="0"/>
<pin id="115" dir="0" index="6" bw="16" slack="0"/>
<pin id="116" dir="0" index="7" bw="16" slack="0"/>
<pin id="117" dir="0" index="8" bw="16" slack="0"/>
<pin id="118" dir="0" index="9" bw="16" slack="0"/>
<pin id="119" dir="0" index="10" bw="16" slack="0"/>
<pin id="120" dir="0" index="11" bw="16" slack="0"/>
<pin id="121" dir="0" index="12" bw="16" slack="0"/>
<pin id="122" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="96" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="0" index="3" bw="12" slack="0"/>
<pin id="135" dir="0" index="4" bw="12" slack="0"/>
<pin id="136" dir="0" index="5" bw="12" slack="0"/>
<pin id="137" dir="0" index="6" bw="12" slack="0"/>
<pin id="138" dir="0" index="7" bw="12" slack="0"/>
<pin id="139" dir="0" index="8" bw="12" slack="0"/>
<pin id="140" dir="0" index="9" bw="12" slack="0"/>
<pin id="141" dir="0" index="10" bw="12" slack="0"/>
<pin id="142" dir="0" index="11" bw="12" slack="0"/>
<pin id="143" dir="0" index="12" bw="12" slack="0"/>
<pin id="144" dir="0" index="13" bw="12" slack="0"/>
<pin id="145" dir="0" index="14" bw="12" slack="0"/>
<pin id="146" dir="0" index="15" bw="12" slack="0"/>
<pin id="147" dir="0" index="16" bw="12" slack="0"/>
<pin id="148" dir="0" index="17" bw="2" slack="0"/>
<pin id="149" dir="0" index="18" bw="19" slack="0"/>
<pin id="150" dir="1" index="19" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_0_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="192" slack="0"/>
<pin id="156" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="data_1_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="192" slack="0"/>
<pin id="161" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_2_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="192" slack="0"/>
<pin id="166" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="data_3_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="192" slack="0"/>
<pin id="171" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_4_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="192" slack="0"/>
<pin id="176" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="data_5_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="192" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_6_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="192" slack="0"/>
<pin id="186" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="data_7_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="192" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_8_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="192" slack="0"/>
<pin id="196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_9_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="192" slack="0"/>
<pin id="201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_10_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="192" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="data_11_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="192" slack="0"/>
<pin id="211" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_12_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="192" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_13_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="192" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_14_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="192" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="data_15_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="192" slack="0"/>
<pin id="231" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_data_0_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="96" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_data_1_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="96" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_data_2_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="96" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_data_3_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="96" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_data_4_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="96" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_data_5_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="96" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="data_0_V_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="1"/>
<pin id="266" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="data_1_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="1"/>
<pin id="271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="data_2_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="data_3_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="data_4_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="1"/>
<pin id="286" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="data_5_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="data_6_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="data_7_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="data_8_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="309" class="1005" name="data_9_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="1"/>
<pin id="311" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="data_10_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="1"/>
<pin id="316" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="data_11_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="1"/>
<pin id="321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="data_12_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="1"/>
<pin id="326" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="329" class="1005" name="data_13_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="data_14_V_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="339" class="1005" name="data_15_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="1"/>
<pin id="341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="72" pin=10"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="72" pin=11"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="72" pin=12"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="72" pin=13"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="72" pin=14"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="72" pin=15"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="72" pin=16"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="130" pin=17"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="130" pin=18"/></net>

<net id="157"><net_src comp="72" pin="17"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="162"><net_src comp="72" pin="17"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="167"><net_src comp="72" pin="17"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="172"><net_src comp="72" pin="17"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="177"><net_src comp="72" pin="17"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="182"><net_src comp="72" pin="17"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="187"><net_src comp="72" pin="17"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="130" pin=7"/></net>

<net id="192"><net_src comp="72" pin="17"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="197"><net_src comp="72" pin="17"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="130" pin=9"/></net>

<net id="202"><net_src comp="72" pin="17"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="130" pin=10"/></net>

<net id="207"><net_src comp="72" pin="17"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="130" pin=11"/></net>

<net id="212"><net_src comp="72" pin="17"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="217"><net_src comp="72" pin="17"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="130" pin=13"/></net>

<net id="222"><net_src comp="72" pin="17"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="130" pin=14"/></net>

<net id="227"><net_src comp="72" pin="17"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="130" pin=15"/></net>

<net id="232"><net_src comp="72" pin="17"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="130" pin=16"/></net>

<net id="237"><net_src comp="130" pin="19"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="242"><net_src comp="130" pin="19"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="247"><net_src comp="130" pin="19"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="252"><net_src comp="130" pin="19"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="257"><net_src comp="130" pin="19"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="262"><net_src comp="130" pin="19"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="267"><net_src comp="154" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="272"><net_src comp="159" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="277"><net_src comp="164" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="282"><net_src comp="169" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="287"><net_src comp="174" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="292"><net_src comp="179" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="297"><net_src comp="184" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="130" pin=7"/></net>

<net id="302"><net_src comp="189" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="307"><net_src comp="194" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="130" pin=9"/></net>

<net id="312"><net_src comp="199" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="130" pin=10"/></net>

<net id="317"><net_src comp="204" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="130" pin=11"/></net>

<net id="322"><net_src comp="209" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="327"><net_src comp="214" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="130" pin=13"/></net>

<net id="332"><net_src comp="219" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="130" pin=14"/></net>

<net id="337"><net_src comp="224" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="130" pin=15"/></net>

<net id="342"><net_src comp="229" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="130" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {2 }
	Port: res_stream_V_data_1_V | {2 }
	Port: res_stream_V_data_2_V | {2 }
	Port: res_stream_V_data_3_V | {2 }
	Port: res_stream_V_data_4_V | {2 }
	Port: res_stream_V_data_5_V | {2 }
	Port: outidx | {}
	Port: w16_V | {}
 - Input state : 
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_0_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_1_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_2_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_3_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_4_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_5_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_6_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_7_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_8_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_9_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_10_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_11_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_12_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_13_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_14_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : data_stream_V_data_15_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_0_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_1_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_2_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_3_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_4_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : res_stream_V_data_5_V | {}
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : outidx | {1 2 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> : w16_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		write_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |    2    |  1.809  |   891   |   289   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          empty_read_fu_72                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                      write_ln64_write_fu_108                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          data_0_V_fu_154                          |    0    |    0    |    0    |    0    |
|          |                          data_1_V_fu_159                          |    0    |    0    |    0    |    0    |
|          |                          data_2_V_fu_164                          |    0    |    0    |    0    |    0    |
|          |                          data_3_V_fu_169                          |    0    |    0    |    0    |    0    |
|          |                          data_4_V_fu_174                          |    0    |    0    |    0    |    0    |
|          |                          data_5_V_fu_179                          |    0    |    0    |    0    |    0    |
|          |                          data_6_V_fu_184                          |    0    |    0    |    0    |    0    |
|          |                          data_7_V_fu_189                          |    0    |    0    |    0    |    0    |
|          |                          data_8_V_fu_194                          |    0    |    0    |    0    |    0    |
|          |                          data_9_V_fu_199                          |    0    |    0    |    0    |    0    |
|extractvalue|                          data_10_V_fu_204                         |    0    |    0    |    0    |    0    |
|          |                          data_11_V_fu_209                         |    0    |    0    |    0    |    0    |
|          |                          data_12_V_fu_214                         |    0    |    0    |    0    |    0    |
|          |                          data_13_V_fu_219                         |    0    |    0    |    0    |    0    |
|          |                          data_14_V_fu_224                         |    0    |    0    |    0    |    0    |
|          |                          data_15_V_fu_229                         |    0    |    0    |    0    |    0    |
|          |                        tmp_data_0_V_fu_234                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_1_V_fu_239                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_2_V_fu_244                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_3_V_fu_249                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_4_V_fu_254                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_5_V_fu_259                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    2    |  1.809  |   891   |   289   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| data_0_V_reg_264|   12   |
|data_10_V_reg_314|   12   |
|data_11_V_reg_319|   12   |
|data_12_V_reg_324|   12   |
|data_13_V_reg_329|   12   |
|data_14_V_reg_334|   12   |
|data_15_V_reg_339|   12   |
| data_1_V_reg_269|   12   |
| data_2_V_reg_274|   12   |
| data_3_V_reg_279|   12   |
| data_4_V_reg_284|   12   |
| data_5_V_reg_289|   12   |
| data_6_V_reg_294|   12   |
| data_7_V_reg_299|   12   |
| data_8_V_reg_304|   12   |
| data_9_V_reg_309|   12   |
+-----------------+--------+
|      Total      |   192  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p1  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p2  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p3  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p4  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p5  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p6  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p7  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p8  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p9  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p10 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p11 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p12 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p13 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p14 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p15 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130 |  p16 |   2  |  12  |   24   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   384  ||  9.648  ||   144   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   891  |   289  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   144  |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   11   |  1083  |   433  |
+-----------+--------+--------+--------+--------+
