
module freq_synth (
  input clk,
  input [31:0] ref_clk,
  input [31:0] out_freq,
  output reg [7:0] synth_freq
);

parameter resolution = 8; // number of bits used to represent the synthesized frequency
parameter frequency_range = 100000000; // range of output frequencies that can be generated by the synthesizer (in Hz)

reg [31:0] integer_value; // programmable integer value used to divide the reference clock frequency
reg [31:0] synthesized_freq; // synthesized frequency generated by the frequency synthesizer

always @ (posedge clk) begin
  integer_value <= (ref_clk / out_freq) - 1; // calculate the integer value by dividing the reference clock frequency by the desired output frequency
  synthesized_freq <= ref_clk / (integer_value + 1); // generate the synthesized frequency by dividing the reference clock frequency by the integer value
  synth_freq <= synthesized_freq / (frequency_range / (2 ** resolution)); // output the synthesized frequency in binary format with the specified resolution
end

endmodule