==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 186.898 ; gain = 95.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 186.898 ; gain = 95.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 186.898 ; gain = 95.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 186.898 ; gain = 95.398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_2_LOOP' (cnn/dense_2.cpp:9) in function 'dense_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FLAT_2_LOOP' (cnn/dense_2.cpp:13) in function 'dense_2' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'dense_2_weights' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out'  in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.24' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.24' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.898 ; gain = 95.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:49 . Memory (MB): peak = 268.984 ; gain = 177.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.618 seconds; current allocated memory: 211.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 211.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 212.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 212.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 212.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 213.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 213.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 213.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 213.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 214.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 215.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 218.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_2_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 208.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 219.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 221.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 221.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 221.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 221.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 222.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 222.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 223.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 224.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 225.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 226.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 226.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 227.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights' to 'dense_1_dense_1_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias' to 'dense_1_dense_1_bhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 236.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_0' to 'dense_2_dense_2_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_1' to 'dense_2_dense_2_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_2' to 'dense_2_dense_2_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_3' to 'dense_2_dense_2_wlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_4' to 'dense_2_dense_2_wmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_5' to 'dense_2_dense_2_wncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_6' to 'dense_2_dense_2_wocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_7' to 'dense_2_dense_2_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_8' to 'dense_2_dense_2_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_9' to 'dense_2_dense_2_wrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_10' to 'dense_2_dense_2_wsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_11' to 'dense_2_dense_2_wtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_12' to 'dense_2_dense_2_wudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_13' to 'dense_2_dense_2_wvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_14' to 'dense_2_dense_2_wwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_15' to 'dense_2_dense_2_wxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_16' to 'dense_2_dense_2_wyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_17' to 'dense_2_dense_2_wzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_18' to 'dense_2_dense_2_wAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_19' to 'dense_2_dense_2_wBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_20' to 'dense_2_dense_2_wCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_21' to 'dense_2_dense_2_wDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_22' to 'dense_2_dense_2_wEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_23' to 'dense_2_dense_2_wFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_24' to 'dense_2_dense_2_wGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_25' to 'dense_2_dense_2_wHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_26' to 'dense_2_dense_2_wIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_27' to 'dense_2_dense_2_wJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_28' to 'dense_2_dense_2_wKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_29' to 'dense_2_dense_2_wLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_30' to 'dense_2_dense_2_wMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_31' to 'dense_2_dense_2_wNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_32' to 'dense_2_dense_2_wOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_33' to 'dense_2_dense_2_wPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_34' to 'dense_2_dense_2_wQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_35' to 'dense_2_dense_2_wRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_36' to 'dense_2_dense_2_wShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_37' to 'dense_2_dense_2_wThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_38' to 'dense_2_dense_2_wUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_39' to 'dense_2_dense_2_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_40' to 'dense_2_dense_2_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_41' to 'dense_2_dense_2_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_42' to 'dense_2_dense_2_wYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_43' to 'dense_2_dense_2_wZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_44' to 'dense_2_dense_2_w0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_45' to 'dense_2_dense_2_w1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_46' to 'dense_2_dense_2_w2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_47' to 'dense_2_dense_2_w3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_48' to 'dense_2_dense_2_w4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_49' to 'dense_2_dense_2_w5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias' to 'dense_2_dense_2_b6jw' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_2' is 13325 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 2.837 seconds; current allocated memory: 244.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32n7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32n8jQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32n7jG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32n8jQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 1.452 seconds; current allocated memory: 245.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights' to 'dense_out_dense_o9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_obak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_abbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 245.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_1_out_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_1_out_24_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 251.161 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wtde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_b6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_o9j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obak_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abbk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:14 . Memory (MB): peak = 360.789 ; gain = 269.289
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 73.675 seconds; peak allocated memory: 251.161 MB.
