Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 18:20:20 2022
| Host         : daniel-HP-Pavilion-15-Notebook-PC running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.465        0.000                      0                  151        0.170        0.000                      0                  151        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.465        0.000                      0                  151        0.170        0.000                      0                  151        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.842ns (27.425%)  route 2.228ns (72.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.604     8.421    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.673    15.044    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                         clock pessimism              0.306    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.429    14.886    uart_transmitter_1/baudrate_generator_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.842ns (27.425%)  route 2.228ns (72.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.604     8.421    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.673    15.044    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/C
                         clock pessimism              0.306    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.429    14.886    uart_transmitter_1/baudrate_generator_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.842ns (27.425%)  route 2.228ns (72.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.604     8.421    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.673    15.044    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[6]/C
                         clock pessimism              0.306    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.429    14.886    uart_transmitter_1/baudrate_generator_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.842ns (27.425%)  route 2.228ns (72.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.604     8.421    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.673    15.044    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[7]/C
                         clock pessimism              0.306    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.429    14.886    uart_transmitter_1/baudrate_generator_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.842ns (27.425%)  route 2.228ns (72.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.604     8.421    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.673    15.044    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[8]/C
                         clock pessimism              0.306    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.429    14.886    uart_transmitter_1/baudrate_generator_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.842ns (27.969%)  route 2.169ns (72.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.544     8.361    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.674    15.045    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[2]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.863    uart_transmitter_1/baudrate_generator_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.842ns (27.969%)  route 2.169ns (72.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.544     8.361    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.674    15.045    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[3]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.863    uart_transmitter_1/baudrate_generator_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.842ns (27.969%)  route 2.169ns (72.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.544     8.361    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.674    15.045    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[4]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.863    uart_transmitter_1/baudrate_generator_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.842ns (27.969%)  route 2.169ns (72.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.799     5.351    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.419     5.770 r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/Q
                         net (fo=9, routed)           1.313     7.083    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[1]
    SLICE_X5Y115         LUT5 (Prop_lut5_I1_O)        0.299     7.382 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.311     7.693    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.544     8.361    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.674    15.045    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[9]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.429    14.863    uart_transmitter_1/baudrate_generator_1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.766ns (24.816%)  route 2.321ns (75.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.798     5.350    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  uart_receiver_1/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           1.296     7.163    uart_receiver_1/sampler_generator_1/Q[3]
    SLICE_X2Y117         LUT5 (Prop_lut5_I0_O)        0.124     7.287 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_3__0/O
                         net (fo=1, routed)           0.403     7.691    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_3__0_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.622     8.436    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X2Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.672    15.043    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.306    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X2Y117         FDRE (Setup_fdre_C_CE)      -0.169    15.145    uart_receiver_1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.669     1.583    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  uart_receiver_1/received_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.724 r  uart_receiver_1/received_data_s_reg[3]/Q
                         net (fo=1, routed)           0.112     1.836    uart_receiver_1/received_data_s[3]
    SLICE_X3Y116         FDRE                                         r  uart_receiver_1/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.941     2.099    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart_receiver_1/received_data_reg[3]/C
                         clock pessimism             -0.504     1.596    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.070     1.666    uart_receiver_1/received_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.666     1.580    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  uart_receiver_1/sampler_generator_1/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.841    uart_receiver_1/sampler_generator_1/counter[3]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  uart_receiver_1/sampler_generator_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    uart_receiver_1/sampler_generator_1/counter_0[4]
    SLICE_X6Y117         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.938     2.096    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[4]/C
                         clock pessimism             -0.504     1.593    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120     1.713    uart_receiver_1/sampler_generator_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.664     1.578    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.128     1.847    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[8]
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.937     2.095    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.078     1.671    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/enable_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.665     1.579    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.720 f  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.098     1.818    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  uart_receiver_1/sampler_generator_1/enable_counter_i_1/O
                         net (fo=1, routed)           0.000     1.863    uart_receiver_1/sampler_generator_1/enable_counter_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/enable_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.937     2.095    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/enable_counter_reg/C
                         clock pessimism             -0.504     1.592    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.091     1.683    uart_receiver_1/sampler_generator_1/enable_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.668     1.582    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  uart_receiver_1/received_data_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  uart_receiver_1/received_data_s_reg[1]/Q
                         net (fo=1, routed)           0.108     1.831    uart_receiver_1/received_data_s[1]
    SLICE_X1Y116         FDRE                                         r  uart_receiver_1/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.941     2.099    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  uart_receiver_1/received_data_reg[1]/C
                         clock pessimism             -0.505     1.595    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.047     1.642    uart_receiver_1/received_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.665     1.579    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.132     1.852    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.937     2.095    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.517     1.579    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.075     1.654    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.673%)  route 0.168ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.667     1.581    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  uart_receiver_1/received_data_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  uart_receiver_1/received_data_s_reg[4]/Q
                         net (fo=1, routed)           0.168     1.890    uart_receiver_1/received_data_s[4]
    SLICE_X3Y116         FDRE                                         r  uart_receiver_1/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.941     2.099    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart_receiver_1/received_data_reg[4]/C
                         clock pessimism             -0.483     1.617    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.066     1.683    uart_receiver_1/received_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.667     1.581    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  uart_receiver_1/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.139     1.861    uart_receiver_1/FSM_onehot_state_reg_n_0_[7]
    SLICE_X3Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.940     2.098    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.518     1.581    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.071     1.652    uart_receiver_1/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.665     1.579    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  uart_receiver_1/sampler_generator_1/counter_reg[5]/Q
                         net (fo=4, routed)           0.123     1.843    uart_receiver_1/sampler_generator_1/counter[5]
    SLICE_X7Y118         LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  uart_receiver_1/sampler_generator_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart_receiver_1/sampler_generator_1/counter_0[5]
    SLICE_X7Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.937     2.095    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[5]/C
                         clock pessimism             -0.517     1.579    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091     1.670    uart_receiver_1/sampler_generator_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.730%)  route 0.147ns (41.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.664     1.578    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  uart_receiver_1/sampler_generator_1/counter_reg[7]/Q
                         net (fo=5, routed)           0.147     1.889    uart_receiver_1/sampler_generator_1/counter[7]
    SLICE_X6Y117         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  uart_receiver_1/sampler_generator_1/counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.934    uart_receiver_1/sampler_generator_1/counter_0[10]
    SLICE_X6Y117         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.938     2.096    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_receiver_1/sampler_generator_1/counter_reg[10]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.121     1.715    uart_receiver_1/sampler_generator_1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    uart_receiver_1/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y117    uart_receiver_1/FSM_onehot_state_reg[9]/C



