// Seed: 2777334111
module module_0 (
    output wand id_0,
    output wire id_1,
    output uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6
);
  assign module_1.id_1 = 0;
  wire id_8;
  assign id_3 = id_5;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  wire  id_6
);
  logic id_8;
  wire  id_9;
  genvar id_10;
  parameter id_11 = 1'b0;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_6,
      id_6
  );
  wire id_14;
endmodule
