inv_1xT I18_4_ ( Ctrl_Ack[4], net013[0]);
inv_1xT I18_3_ ( Ctrl_Ack[3], net013[1]);
inv_1xT I18_2_ ( Ctrl_Ack[2], net013[2]);
inv_1xT I18_1_ ( Ctrl_Ack[1], net013[3]);
inv_1xT I18_0_ ( Ctrl_Ack[0], net013[4]);
inv_1xT I17 ( Ack, cdsNet0);
inv_1xT I4_31_ ( cdsbus2[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus2[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus2[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus2[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus2[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus2[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus2[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus2[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus2[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus2[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus2[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus2[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus2[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus2[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus2[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus2[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus2[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus2[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus2[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus2[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus2[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus2[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus2[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus2[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus2[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus2[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus2[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus2[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus2[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus2[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus2[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus2[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus0[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus0[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus0[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus0[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus0[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus0[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus0[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus0[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus0[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus0[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus0[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus0[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus0[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus0[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus0[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus0[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus0[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus0[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus0[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus0[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus0[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus0[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus0[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus0[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus0[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus0[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus0[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus0[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus0[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus0[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus0[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus0[0]);
inv_1xT I9_7_ ( WriteAck[7], cdsbus5[7]);
inv_1xT I9_6_ ( WriteAck[6], cdsbus5[6]);
inv_1xT I9_5_ ( WriteAck[5], cdsbus5[5]);
inv_1xT I9_4_ ( WriteAck[4], cdsbus5[4]);
inv_1xT I9_3_ ( WriteAck[3], cdsbus5[3]);
inv_1xT I9_2_ ( WriteAck[2], cdsbus5[2]);
inv_1xT I9_1_ ( WriteAck[1], cdsbus5[1]);
inv_1xT I9_0_ ( WriteAck[0], cdsbus5[0]);
inv_1xT I12_7_ ( cdsbus1[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus1[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus1[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus1[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus1[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus1[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus1[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus1[0], RD_Ack[0]);
inv_1xT I20_1_ ( cdsbus3[1], RW[1]);
inv_1xT I20_0_ ( cdsbus3[0], RW[0]);
inv_1xT I19_19_ ( cdsbus4[19], A[19]);
inv_1xT I19_18_ ( cdsbus4[18], A[18]);
inv_1xT I19_17_ ( cdsbus4[17], A[17]);
inv_1xT I19_16_ ( cdsbus4[16], A[16]);
inv_1xT I19_15_ ( cdsbus4[15], A[15]);
inv_1xT I19_14_ ( cdsbus4[14], A[14]);
inv_1xT I19_13_ ( cdsbus4[13], A[13]);
inv_1xT I19_12_ ( cdsbus4[12], A[12]);
inv_1xT I19_11_ ( cdsbus4[11], A[11]);
inv_1xT I19_10_ ( cdsbus4[10], A[10]);
inv_1xT I19_9_ ( cdsbus4[9], A[9]);
inv_1xT I19_8_ ( cdsbus4[8], A[8]);
inv_1xT I19_7_ ( cdsbus4[7], A[7]);
inv_1xT I19_6_ ( cdsbus4[6], A[6]);
inv_1xT I19_5_ ( cdsbus4[5], A[5]);
inv_1xT I19_4_ ( cdsbus4[4], A[4]);
inv_1xT I19_3_ ( cdsbus4[3], A[3]);
inv_1xT I19_2_ ( cdsbus4[2], A[2]);
inv_1xT I19_1_ ( cdsbus4[1], A[1]);
inv_1xT I19_0_ ( cdsbus4[0], A[0]);

endmodule
