Classic Timing Analyzer report for Lab5
Sun Nov 08 19:59:17 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.496 ns                         ; inst31                                                                                              ; EN                                                                                     ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 170.62 MHz ( period = 5.861 ns ) ; inst31                                                                                              ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; inst31                                                                                 ; CLK        ; CLK      ; 17           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                                                                                        ;            ;          ; 17           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 170.62 MHz ( period = 5.861 ns )               ; inst31                                                                                               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; 170.62 MHz ( period = 5.861 ns )               ; inst31                                                                                               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; 170.62 MHz ( period = 5.861 ns )               ; inst31                                                                                               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; 178.92 MHz ( period = 5.589 ns )               ; inst31                                                                                               ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; 178.92 MHz ( period = 5.589 ns )               ; inst31                                                                                               ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; 178.92 MHz ( period = 5.589 ns )               ; inst31                                                                                               ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; 180.47 MHz ( period = 5.541 ns )               ; inst31                                                                                               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; 274.42 MHz ( period = 3.644 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 274.42 MHz ( period = 3.644 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 274.42 MHz ( period = 3.644 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 314.07 MHz ( period = 3.184 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; 314.17 MHz ( period = 3.183 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; 316.06 MHz ( period = 3.164 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; 316.06 MHz ( period = 3.164 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; 316.06 MHz ( period = 3.164 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; inst31                                                                                               ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 495.29 MHz ( period = 2.019 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 495.29 MHz ( period = 2.019 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 495.29 MHz ( period = 2.019 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 495.29 MHz ( period = 2.019 ns )               ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; CLK        ; CLK      ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; inst31                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.935 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                     ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst31                                                                                               ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; inst31 ; CLK        ; CLK      ; None                       ; None                       ; 2.171 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                 ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 9.496 ns   ; inst31                                                                                               ; EN      ; CLK        ;
; N/A   ; None         ; 8.532 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; req1    ; CLK        ;
; N/A   ; None         ; 8.339 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; req1    ; CLK        ;
; N/A   ; None         ; 8.335 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; access  ; CLK        ;
; N/A   ; None         ; 8.334 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; access  ; CLK        ;
; N/A   ; None         ; 8.317 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; req1    ; CLK        ;
; N/A   ; None         ; 8.224 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; access  ; CLK        ;
; N/A   ; None         ; 8.161 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; req1    ; CLK        ;
; N/A   ; None         ; 7.990 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; access  ; CLK        ;
; N/A   ; None         ; 7.939 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; eq4     ; CLK        ;
; N/A   ; None         ; 7.826 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; eq1     ; CLK        ;
; N/A   ; None         ; 7.814 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; eq1     ; CLK        ;
; N/A   ; None         ; 7.803 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; eq2     ; CLK        ;
; N/A   ; None         ; 7.803 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; eq2     ; CLK        ;
; N/A   ; None         ; 7.799 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; eq4     ; CLK        ;
; N/A   ; None         ; 7.798 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; eq4     ; CLK        ;
; N/A   ; None         ; 7.693 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; eq1     ; CLK        ;
; N/A   ; None         ; 7.684 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; eq2     ; CLK        ;
; N/A   ; None         ; 7.629 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; eq3     ; CLK        ;
; N/A   ; None         ; 7.628 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]               ; eq3     ; CLK        ;
; N/A   ; None         ; 7.476 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; eq1     ; CLK        ;
; N/A   ; None         ; 7.459 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; eq4     ; CLK        ;
; N/A   ; None         ; 7.458 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]               ; eq3     ; CLK        ;
; N/A   ; None         ; 7.457 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; eq2     ; CLK        ;
; N/A   ; None         ; 7.284 ns   ; lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; eq3     ; CLK        ;
; N/A   ; None         ; 6.993 ns   ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[1]              ; cnt2[1] ; CLK        ;
; N/A   ; None         ; 6.838 ns   ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[3]               ; q[3]    ; CLK        ;
; N/A   ; None         ; 6.831 ns   ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]               ; q[2]    ; CLK        ;
; N/A   ; None         ; 6.604 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; access  ; CLK        ;
; N/A   ; None         ; 6.510 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]  ; access  ; CLK        ;
; N/A   ; None         ; 6.473 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; access  ; CLK        ;
; N/A   ; None         ; 6.452 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; access  ; CLK        ;
; N/A   ; None         ; 6.406 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; access  ; CLK        ;
; N/A   ; None         ; 6.337 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; access  ; CLK        ;
; N/A   ; None         ; 6.317 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]  ; access  ; CLK        ;
; N/A   ; None         ; 6.299 ns   ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[2]              ; cnt2[2] ; CLK        ;
; N/A   ; None         ; 6.298 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; access  ; CLK        ;
; N/A   ; None         ; 6.295 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]  ; access  ; CLK        ;
; N/A   ; None         ; 6.230 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; req2    ; CLK        ;
; N/A   ; None         ; 6.213 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; access  ; CLK        ;
; N/A   ; None         ; 6.142 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; access  ; CLK        ;
; N/A   ; None         ; 6.139 ns   ; master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]  ; access  ; CLK        ;
; N/A   ; None         ; 6.094 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; req2    ; CLK        ;
; N/A   ; None         ; 6.055 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; req2    ; CLK        ;
; N/A   ; None         ; 5.951 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] ; req3    ; CLK        ;
; N/A   ; None         ; 5.899 ns   ; master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; req2    ; CLK        ;
; N/A   ; None         ; 5.799 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] ; req3    ; CLK        ;
; N/A   ; None         ; 5.753 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] ; req3    ; CLK        ;
; N/A   ; None         ; 5.560 ns   ; master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] ; req3    ; CLK        ;
; N/A   ; None         ; 5.557 ns   ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]               ; q[1]    ; CLK        ;
; N/A   ; None         ; 5.488 ns   ; lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_7oi:auto_generated|safe_q[0]              ; cnt2[0] ; CLK        ;
; N/A   ; None         ; 5.199 ns   ; lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]               ; q[0]    ; CLK        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 08 19:59:17 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]" as buffer
    Info: Detected gated clock "lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]" as buffer
    Info: Detected gated clock "lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "master:inst2|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_lsg:auto_generated|aeb_int~0" as buffer
    Info: Detected ripple clock "master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "master:inst1|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_lsg:auto_generated|aeb_int~0" as buffer
    Info: Detected ripple clock "master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "master:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_lsg:auto_generated|aeb_int~0" as buffer
    Info: Detected ripple clock "master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 170.62 MHz between source register "inst31" and destination register "lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]" (period= 5.861 ns)
    Info: + Longest register to register delay is 1.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
        Info: 2: + IC(0.502 ns) + CELL(0.746 ns) = 1.248 ns; Loc. = LCFF_X2_Y2_N1; Fanout = 3; REG Node = 'lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.746 ns ( 59.78 % )
        Info: Total interconnect delay = 0.502 ns ( 40.22 % )
    Info: - Smallest clock skew is -4.429 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.480 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X2_Y2_N1; Fanout = 3; REG Node = 'lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.35 % )
            Info: Total interconnect delay = 1.008 ns ( 40.65 % )
        Info: - Longest clock path from clock "CLK" to source register is 6.909 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'CLK'
            Info: 2: + IC(1.328 ns) + CELL(0.712 ns) = 2.894 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 7; REG Node = 'lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]'
            Info: 3: + IC(0.573 ns) + CELL(0.712 ns) = 4.179 ns; Loc. = LCFF_X3_Y1_N9; Fanout = 6; REG Node = 'lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.627 ns) + CELL(0.346 ns) = 5.152 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]'
            Info: 5: + IC(0.269 ns) + CELL(0.378 ns) = 5.799 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 3; COMB Node = 'inst16'
            Info: 6: + IC(0.492 ns) + CELL(0.618 ns) = 6.909 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
            Info: Total cell delay = 3.620 ns ( 52.40 % )
            Info: Total interconnect delay = 3.289 ns ( 47.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]" and destination pin or register "inst31" for clock "CLK" (Hold time is 2.772 ns)
    Info: + Largest clock skew is 4.281 ns
        Info: + Longest clock path from clock "CLK" to destination register is 6.909 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'CLK'
            Info: 2: + IC(1.328 ns) + CELL(0.712 ns) = 2.894 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 7; REG Node = 'lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]'
            Info: 3: + IC(0.573 ns) + CELL(0.712 ns) = 4.179 ns; Loc. = LCFF_X3_Y1_N9; Fanout = 6; REG Node = 'lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.627 ns) + CELL(0.346 ns) = 5.152 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]'
            Info: 5: + IC(0.269 ns) + CELL(0.378 ns) = 5.799 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 3; COMB Node = 'inst16'
            Info: 6: + IC(0.492 ns) + CELL(0.618 ns) = 6.909 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
            Info: Total cell delay = 3.620 ns ( 52.40 % )
            Info: Total interconnect delay = 3.289 ns ( 47.60 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.628 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'CLK'
            Info: 2: + IC(1.156 ns) + CELL(0.618 ns) = 2.628 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 56.01 % )
            Info: Total interconnect delay = 1.156 ns ( 43.99 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]'
        Info: 2: + IC(0.555 ns) + CELL(0.053 ns) = 0.608 ns; Loc. = LCCOMB_X2_Y2_N16; Fanout = 7; COMB Node = 'master:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_lsg:auto_generated|aeb_int~0'
        Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 0.881 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 3; COMB Node = 'inst16'
        Info: 4: + IC(0.475 ns) + CELL(0.053 ns) = 1.409 ns; Loc. = LCCOMB_X5_Y2_N10; Fanout = 1; COMB Node = 'inst31~0'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.564 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
        Info: Total cell delay = 0.314 ns ( 20.08 % )
        Info: Total interconnect delay = 1.250 ns ( 79.92 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "EN" through register "inst31" is 9.496 ns
    Info: + Longest clock path from clock "CLK" to source register is 6.909 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'CLK'
        Info: 2: + IC(1.328 ns) + CELL(0.712 ns) = 2.894 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 7; REG Node = 'lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]'
        Info: 3: + IC(0.573 ns) + CELL(0.712 ns) = 4.179 ns; Loc. = LCFF_X3_Y1_N9; Fanout = 6; REG Node = 'lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 4: + IC(0.627 ns) + CELL(0.346 ns) = 5.152 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]'
        Info: 5: + IC(0.269 ns) + CELL(0.378 ns) = 5.799 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 3; COMB Node = 'inst16'
        Info: 6: + IC(0.492 ns) + CELL(0.618 ns) = 6.909 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
        Info: Total cell delay = 3.620 ns ( 52.40 % )
        Info: Total interconnect delay = 3.289 ns ( 47.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y2_N11; Fanout = 9; REG Node = 'inst31'
        Info: 2: + IC(0.531 ns) + CELL(1.962 ns) = 2.493 ns; Loc. = PIN_W16; Fanout = 0; PIN Node = 'EN'
        Info: Total cell delay = 1.962 ns ( 78.70 % )
        Info: Total interconnect delay = 0.531 ns ( 21.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Sun Nov 08 19:59:17 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


