/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css -t h        */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr             */
/*    -I/home/gakis/pen_src/capri/verif/common/csr_gen                     */
/*    -I/home/gakis/pen_src/capri/design/common -O                         */
/*                                                                         */
/* Input files:                                                            */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr             */
/*                                                                         */
/* Included files:                                                         */
/*    /home/gakis/pen_src/capri/design/common/cap_common.csr               */
/*    /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp        */
/*    /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp           */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr             */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css             */
/*                                                                         */
/* Generated on: Wed Mar 21 15:31:46 2018                                  */
/*           by: gakis                                                     */
/*                                                                         */

#ifndef _PICS_H_
#define _PICS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_pics_csr                              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 478 */
/* Register: cap_pics_csr.base                                             */
#define CAP_PICS_CSR_BASE_ADDRESS 0x0
#define CAP_PICS_CSR_BASE_BYTE_ADDRESS 0x0
/* Wide Memory: cap_pics_csr.dhs_sram                                      */
#define CAP_PICS_CSR_DHS_SRAM_ADDRESS 0x80000
#define CAP_PICS_CSR_DHS_SRAM_BYTE_ADDRESS 0x200000
/* Wide Register: cap_pics_csr.dhs_sram.entry                              */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ADDRESS 0x80000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_BYTE_ADDRESS 0x200000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ARRAY_COUNT 0xa000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ARRAY_INDEX_MAX 0x9fff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.dhs_sram.entry.entry_0_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_ADDRESS 0x80000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x200000
/* Register: cap_pics_csr.dhs_sram.entry.entry_1_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_ADDRESS 0x80001
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x200004
/* Register: cap_pics_csr.dhs_sram.entry.entry_2_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_ADDRESS 0x80002
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x200008
/* Register: cap_pics_csr.dhs_sram.entry.entry_3_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_ADDRESS 0x80003
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x20000c
/* Register: cap_pics_csr.dhs_sram.entry.entry_4_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ADDRESS 0x80004
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x200010
/* Register: cap_pics_csr.dhs_sram.entry.entry_5_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_ADDRESS 0x80005
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x200014
/* Register: cap_pics_csr.dhs_sram.entry.entry_6_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_ADDRESS 0x80006
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x200018
/* Register: cap_pics_csr.dhs_sram.entry.entry_7_8                         */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_ADDRESS 0x80007
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x20001c
/* Register: cap_pics_csr.cfg_cpu_req_timeout                              */
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_ADDRESS 0x100000
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_BYTE_ADDRESS 0x400000
/* Register: cap_pics_csr.cfg_stage_id                                     */
#define CAP_PICS_CSR_CFG_STAGE_ID_ADDRESS 0x100001
#define CAP_PICS_CSR_CFG_STAGE_ID_BYTE_ADDRESS 0x400004
/* Wide Register: cap_pics_csr.cfg_table_profile                           */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_ADDRESS 0x100200
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_BYTE_ADDRESS 0x400800
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_ARRAY_COUNT 0x80
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_ARRAY_INDEX_MAX 0x7f
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cfg_table_profile.cfg_table_profile_0_3          */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_ADDRESS 0x100200
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_BYTE_ADDRESS 0x400800
/* Register: cap_pics_csr.cfg_table_profile.cfg_table_profile_1_3          */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_ADDRESS 0x100201
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_BYTE_ADDRESS 0x400804
/* Register: cap_pics_csr.cfg_table_profile.cfg_table_profile_2_3          */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_ADDRESS 0x100202
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_BYTE_ADDRESS 0x400808
/* Wide Register: cap_pics_csr.cfg_bg_update_profile                       */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ADDRESS 0x100400
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_BYTE_ADDRESS 0x401000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ARRAY_COUNT 0x10
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ARRAY_INDEX_MAX 0xf
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cfg_bg_update_profile.cfg_bg_update_profile_0_3  */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_ADDRESS 0x100400
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_BYTE_ADDRESS 0x401000
/* Register: cap_pics_csr.cfg_bg_update_profile.cfg_bg_update_profile_1_3  */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_ADDRESS 0x100401
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_BYTE_ADDRESS 0x401004
/* Register: cap_pics_csr.cfg_bg_update_profile.cfg_bg_update_profile_2_3  */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_ADDRESS 0x100402
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_BYTE_ADDRESS 0x401008
/* Register: cap_pics_csr.cfg_bg_update_profile_enable                     */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_ADDRESS 0x100440
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_BYTE_ADDRESS 0x401100
/* Wide Memory: cap_pics_csr.dhs_bg_sm                                     */
#define CAP_PICS_CSR_DHS_BG_SM_ADDRESS 0x100460
#define CAP_PICS_CSR_DHS_BG_SM_BYTE_ADDRESS 0x401180
/* Wide Register: cap_pics_csr.dhs_bg_sm.entry                             */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ADDRESS 0x100460
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_BYTE_ADDRESS 0x401180
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ARRAY_COUNT 0x10
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.dhs_bg_sm.entry.entry_0_2                        */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDRESS 0x100460
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x401180
/* Register: cap_pics_csr.dhs_bg_sm.entry.entry_1_2                        */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDRESS 0x100461
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x401184
/* Memory: cap_pics_csr.dhs_sram_update_addr                               */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ADDRESS 0x100480
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_BYTE_ADDRESS 0x401200
/* Register: cap_pics_csr.dhs_sram_update_addr.entry                       */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS 0x100480
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_BYTE_ADDRESS 0x401200
/* Wide Memory: cap_pics_csr.dhs_sram_update_data                          */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ADDRESS 0x100488
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_BYTE_ADDRESS 0x401220
/* Wide Register: cap_pics_csr.dhs_sram_update_data.entry                  */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ADDRESS 0x100488
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_BYTE_ADDRESS 0x401220
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_0_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_ADDRESS 0x100488
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x401220
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_1_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_ADDRESS 0x100489
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x401224
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_2_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_ADDRESS 0x10048a
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x401228
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_3_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_ADDRESS 0x10048b
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x40122c
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_4_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_ADDRESS 0x10048c
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x401230
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_5_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_ADDRESS 0x10048d
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x401234
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_6_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_ADDRESS 0x10048e
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x401238
/* Register: cap_pics_csr.dhs_sram_update_data.entry.entry_7_8             */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_ADDRESS 0x10048f
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x40123c
/* Register: cap_pics_csr.cfg_sram                                         */
#define CAP_PICS_CSR_CFG_SRAM_ADDRESS 0x100490
#define CAP_PICS_CSR_CFG_SRAM_BYTE_ADDRESS 0x401240
/* Register: cap_pics_csr.sta_sram                                         */
#define CAP_PICS_CSR_STA_SRAM_ADDRESS 0x100491
#define CAP_PICS_CSR_STA_SRAM_BYTE_ADDRESS 0x401244
/* Register: cap_pics_csr.cfg_scheduler_rl                                 */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS 0x100494
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_BYTE_ADDRESS 0x401250
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ARRAY_COUNT 0x4
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ARRAY_INDEX_MAX 0x3
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cfg_scheduler_rl_disable                         */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_ADDRESS 0x100498
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_BYTE_ADDRESS 0x401260
/* Wide Register: cap_pics_csr.cnt_axi_por_rdreq                           */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_ADDRESS 0x1004a0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_BYTE_ADDRESS 0x401280
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_axi_por_rdreq.cnt_axi_por_rdreq_0_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_ADDRESS 0x1004a0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_BYTE_ADDRESS 0x401280
/* Register: cap_pics_csr.cnt_axi_por_rdreq.cnt_axi_por_rdreq_1_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_ADDRESS 0x1004a1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_BYTE_ADDRESS 0x401284
/* Wide Register: cap_pics_csr.cnt_axi_por_rmwreq                          */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_ADDRESS 0x1004b0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_BYTE_ADDRESS 0x4012c0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_axi_por_rmwreq.cnt_axi_por_rmwreq_0_2        */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_ADDRESS 0x1004b0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_BYTE_ADDRESS 0x4012c0
/* Register: cap_pics_csr.cnt_axi_por_rmwreq.cnt_axi_por_rmwreq_1_2        */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_ADDRESS 0x1004b1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_BYTE_ADDRESS 0x4012c4
/* Wide Register: cap_pics_csr.cnt_axi_por_rdrsp                           */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_ADDRESS 0x1004c0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_BYTE_ADDRESS 0x401300
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_axi_por_rdrsp.cnt_axi_por_rdrsp_0_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_ADDRESS 0x1004c0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_BYTE_ADDRESS 0x401300
/* Register: cap_pics_csr.cnt_axi_por_rdrsp.cnt_axi_por_rdrsp_1_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_ADDRESS 0x1004c1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_BYTE_ADDRESS 0x401304
/* Wide Register: cap_pics_csr.cnt_axi_por_wrreq                           */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_ADDRESS 0x1004d0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_BYTE_ADDRESS 0x401340
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_axi_por_wrreq.cnt_axi_por_wrreq_0_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_ADDRESS 0x1004d0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_BYTE_ADDRESS 0x401340
/* Register: cap_pics_csr.cnt_axi_por_wrreq.cnt_axi_por_wrreq_1_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_ADDRESS 0x1004d1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_BYTE_ADDRESS 0x401344
/* Wide Register: cap_pics_csr.cnt_axi_por_wrrsp                           */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_ADDRESS 0x1004e0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_BYTE_ADDRESS 0x401380
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_axi_por_wrrsp.cnt_axi_por_wrrsp_0_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_ADDRESS 0x1004e0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_BYTE_ADDRESS 0x401380
/* Register: cap_pics_csr.cnt_axi_por_wrrsp.cnt_axi_por_wrrsp_1_2          */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_ADDRESS 0x1004e1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_BYTE_ADDRESS 0x401384
/* Wide Register: cap_pics_csr.cnt_sram_read                               */
#define CAP_PICS_CSR_CNT_SRAM_READ_ADDRESS 0x100500
#define CAP_PICS_CSR_CNT_SRAM_READ_BYTE_ADDRESS 0x401400
#define CAP_PICS_CSR_CNT_SRAM_READ_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_SRAM_READ_ARRAY_COUNT 0xa
#define CAP_PICS_CSR_CNT_SRAM_READ_ARRAY_INDEX_MAX 0x9
#define CAP_PICS_CSR_CNT_SRAM_READ_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_sram_read.cnt_sram_read_0_2                  */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_ADDRESS 0x100500
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_BYTE_ADDRESS 0x401400
/* Register: cap_pics_csr.cnt_sram_read.cnt_sram_read_1_2                  */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_ADDRESS 0x100501
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_BYTE_ADDRESS 0x401404
/* Wide Register: cap_pics_csr.cnt_sram_write                              */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_ADDRESS 0x100520
#define CAP_PICS_CSR_CNT_SRAM_WRITE_BYTE_ADDRESS 0x401480
#define CAP_PICS_CSR_CNT_SRAM_WRITE_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PICS_CSR_CNT_SRAM_WRITE_ARRAY_COUNT 0xa
#define CAP_PICS_CSR_CNT_SRAM_WRITE_ARRAY_INDEX_MAX 0x9
#define CAP_PICS_CSR_CNT_SRAM_WRITE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.cnt_sram_write.cnt_sram_write_0_2                */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_ADDRESS 0x100520
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_BYTE_ADDRESS 0x401480
/* Register: cap_pics_csr.cnt_sram_write.cnt_sram_write_1_2                */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_ADDRESS 0x100521
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_BYTE_ADDRESS 0x401484
/* Wide Register: cap_pics_csr.cnt_soc_rl_msg                              */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_ADDRESS 0x100540
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_BYTE_ADDRESS 0x401500
/* Register: cap_pics_csr.cnt_soc_rl_msg.cnt_soc_rl_msg_0_2                */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_ADDRESS 0x100540
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_BYTE_ADDRESS 0x401500
/* Register: cap_pics_csr.cnt_soc_rl_msg.cnt_soc_rl_msg_1_2                */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_ADDRESS 0x100541
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_BYTE_ADDRESS 0x401504
/* Register: cap_pics_csr.cfg_debug_port                                   */
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ADDRESS 0x100542
#define CAP_PICS_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x401508
/* Register: cap_pics_csr.csr_intr                                         */
#define CAP_PICS_CSR_CSR_INTR_ADDRESS 0x100543
#define CAP_PICS_CSR_CSR_INTR_BYTE_ADDRESS 0x40150c
/* Group: cap_pics_csr.int_groups                                          */
#define CAP_PICS_CSR_INT_GROUPS_ADDRESS 0x100544
#define CAP_PICS_CSR_INT_GROUPS_BYTE_ADDRESS 0x401510
/* Register: cap_pics_csr.int_groups.intreg                                */
#define CAP_PICS_CSR_INT_GROUPS_INTREG_ADDRESS 0x100544
#define CAP_PICS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x401510
/* Register: cap_pics_csr.int_groups.int_enable_rw_reg                     */
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x100545
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x401514
/* Register: cap_pics_csr.int_groups.int_rw_reg                            */
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x100546
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x401518
/* Group: cap_pics_csr.int_pics                                            */
#define CAP_PICS_CSR_INT_PICS_ADDRESS 0x100548
#define CAP_PICS_CSR_INT_PICS_BYTE_ADDRESS 0x401520
/* Register: cap_pics_csr.int_pics.intreg                                  */
#define CAP_PICS_CSR_INT_PICS_INTREG_ADDRESS 0x100548
#define CAP_PICS_CSR_INT_PICS_INTREG_BYTE_ADDRESS 0x401520
/* Register: cap_pics_csr.int_pics.int_test_set                            */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_ADDRESS 0x100549
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_BYTE_ADDRESS 0x401524
/* Register: cap_pics_csr.int_pics.int_enable_set                          */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_ADDRESS 0x10054a
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_BYTE_ADDRESS 0x401528
/* Register: cap_pics_csr.int_pics.int_enable_clear                        */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_ADDRESS 0x10054b
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x40152c
/* Group: cap_pics_csr.int_badaddr                                         */
#define CAP_PICS_CSR_INT_BADADDR_ADDRESS 0x10054c
#define CAP_PICS_CSR_INT_BADADDR_BYTE_ADDRESS 0x401530
/* Register: cap_pics_csr.int_badaddr.intreg                               */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_ADDRESS 0x10054c
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BYTE_ADDRESS 0x401530
/* Register: cap_pics_csr.int_badaddr.int_test_set                         */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_ADDRESS 0x10054d
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BYTE_ADDRESS 0x401534
/* Register: cap_pics_csr.int_badaddr.int_enable_set                       */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_ADDRESS 0x10054e
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BYTE_ADDRESS 0x401538
/* Register: cap_pics_csr.int_badaddr.int_enable_clear                     */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_ADDRESS 0x10054f
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x40153c
/* Group: cap_pics_csr.int_bg                                              */
#define CAP_PICS_CSR_INT_BG_ADDRESS 0x100550
#define CAP_PICS_CSR_INT_BG_BYTE_ADDRESS 0x401540
/* Register: cap_pics_csr.int_bg.intreg                                    */
#define CAP_PICS_CSR_INT_BG_INTREG_ADDRESS 0x100550
#define CAP_PICS_CSR_INT_BG_INTREG_BYTE_ADDRESS 0x401540
/* Register: cap_pics_csr.int_bg.int_test_set                              */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_ADDRESS 0x100551
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_BYTE_ADDRESS 0x401544
/* Register: cap_pics_csr.int_bg.int_enable_set                            */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_ADDRESS 0x100552
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_BYTE_ADDRESS 0x401548
/* Register: cap_pics_csr.int_bg.int_enable_clear                          */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_ADDRESS 0x100553
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x40154c
/* Register: cap_pics_csr.sta_ecc                                          */
#define CAP_PICS_CSR_STA_ECC_ADDRESS 0x100554
#define CAP_PICS_CSR_STA_ECC_BYTE_ADDRESS 0x401550
/* Register: cap_pics_csr.sta_bg_bad_addr                                  */
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ADDRESS 0x100555
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_BYTE_ADDRESS 0x401554
/* Register: cap_pics_csr.sta_cpu_bad_addr                                 */
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_ADDRESS 0x100556
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_BYTE_ADDRESS 0x401558
/* Register: cap_pics_csr.sta_rdreq_bad_addr                               */
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_ADDRESS 0x100557
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_BYTE_ADDRESS 0x40155c
/* Register: cap_pics_csr.sta_wrreq_bad_addr                               */
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_ADDRESS 0x100558
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_BYTE_ADDRESS 0x401560
/* Wide Register: cap_pics_csr.sta_rdreq_arb_fifo_depth                    */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_ADDRESS 0x10055a
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_BYTE_ADDRESS 0x401568
/* Register: cap_pics_csr.sta_rdreq_arb_fifo_depth.sta_rdreq_arb_fifo_depth_0_2 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_ADDRESS 0x10055a
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_BYTE_ADDRESS 0x401568
/* Register: cap_pics_csr.sta_rdreq_arb_fifo_depth.sta_rdreq_arb_fifo_depth_1_2 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_ADDRESS 0x10055b
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_BYTE_ADDRESS 0x40156c
/* Wide Register: cap_pics_csr.sta_rdrsp_fifo_depth                        */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_ADDRESS 0x10055c
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_BYTE_ADDRESS 0x401570
/* Register: cap_pics_csr.sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_0_3    */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_ADDRESS 0x10055c
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_BYTE_ADDRESS 0x401570
/* Register: cap_pics_csr.sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_1_3    */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_ADDRESS 0x10055d
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_BYTE_ADDRESS 0x401574
/* Register: cap_pics_csr.sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_2_3    */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_ADDRESS 0x10055e
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_BYTE_ADDRESS 0x401578
/* Register: cap_pics_csr.sta_wrreq_addr_arb_fifo_depth                    */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_ADDRESS 0x100560
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_BYTE_ADDRESS 0x401580
/* Register: cap_pics_csr.sta_wrreq_data_arb_fifo_depth                    */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_ADDRESS 0x100561
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_BYTE_ADDRESS 0x401584
/* Register: cap_pics_csr.sta_wrrsp_fifo_depth                             */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_ADDRESS 0x100562
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_BYTE_ADDRESS 0x401588
/* Addressmap: cap_pics_csr.picc                                           */
#define CAP_PICS_CSR_PICC_ADDRESS 0x140000
#define CAP_PICS_CSR_PICC_BYTE_ADDRESS 0x500000
/* Wide Memory: cap_pics_csr.picc.sta_inval_cam                            */
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ADDRESS 0x140000
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_BYTE_ADDRESS 0x500000
/* Wide Register: cap_pics_csr.picc.sta_inval_cam.entry                    */
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ADDRESS 0x140000
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_BYTE_ADDRESS 0x500000
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ARRAY_COUNT 0x40
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.sta_inval_cam.entry.entry_0_2               */
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ENTRY_0_2_ADDRESS 0x140000
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x500000
/* Register: cap_pics_csr.picc.sta_inval_cam.entry.entry_1_2               */
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ENTRY_1_2_ADDRESS 0x140001
#define CAP_PICS_CSR_PICC_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x500004
/* Memory: cap_pics_csr.picc.filter_addr_lo_m                              */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_ADDRESS 0x140080
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_BYTE_ADDRESS 0x500200
/* Register: cap_pics_csr.picc.filter_addr_lo_m.data                       */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_ADDRESS 0x140080
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_BYTE_ADDRESS 0x500200
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_M_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pics_csr.picc.filter_addr_hi_m                              */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_ADDRESS 0x140088
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_BYTE_ADDRESS 0x500220
/* Register: cap_pics_csr.picc.filter_addr_hi_m.data                       */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_ADDRESS 0x140088
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_BYTE_ADDRESS 0x500220
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_M_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pics_csr.picc.filter_addr_ctl_m                             */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_ADDRESS 0x140090
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_BYTE_ADDRESS 0x500240
/* Register: cap_pics_csr.picc.filter_addr_ctl_m.value                     */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_ADDRESS 0x140090
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_BYTE_ADDRESS 0x500240
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_M_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.cfg_filter_m                                */
#define CAP_PICS_CSR_PICC_CFG_FILTER_M_ADDRESS 0x140098
#define CAP_PICS_CSR_PICC_CFG_FILTER_M_BYTE_ADDRESS 0x500260
/* Memory: cap_pics_csr.picc.filter_addr_lo_s                              */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_ADDRESS 0x1400a0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_BYTE_ADDRESS 0x500280
/* Register: cap_pics_csr.picc.filter_addr_lo_s.data                       */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_ADDRESS 0x1400a0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_BYTE_ADDRESS 0x500280
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_LO_S_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pics_csr.picc.filter_addr_hi_s                              */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_ADDRESS 0x1400a8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_BYTE_ADDRESS 0x5002a0
/* Register: cap_pics_csr.picc.filter_addr_hi_s.data                       */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_ADDRESS 0x1400a8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_BYTE_ADDRESS 0x5002a0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_HI_S_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pics_csr.picc.filter_addr_ctl_s                             */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_ADDRESS 0x1400b0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_BYTE_ADDRESS 0x5002c0
/* Register: cap_pics_csr.picc.filter_addr_ctl_s.value                     */
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_ADDRESS 0x1400b0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_BYTE_ADDRESS 0x5002c0
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_ARRAY_COUNT 0x8
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_ARRAY_INDEX_MAX 0x7
#define CAP_PICS_CSR_PICC_FILTER_ADDR_CTL_S_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.cfg_filter_s                                */
#define CAP_PICS_CSR_PICC_CFG_FILTER_S_ADDRESS 0x1400b8
#define CAP_PICS_CSR_PICC_CFG_FILTER_S_BYTE_ADDRESS 0x5002e0
/* Register: cap_pics_csr.picc.cfg_cache_global                            */
#define CAP_PICS_CSR_PICC_CFG_CACHE_GLOBAL_ADDRESS 0x1400b9
#define CAP_PICS_CSR_PICC_CFG_CACHE_GLOBAL_BYTE_ADDRESS 0x5002e4
/* Register: cap_pics_csr.picc.cfg_cache_fill_axi                          */
#define CAP_PICS_CSR_PICC_CFG_CACHE_FILL_AXI_ADDRESS 0x1400ba
#define CAP_PICS_CSR_PICC_CFG_CACHE_FILL_AXI_BYTE_ADDRESS 0x5002e8
/* Memory: cap_pics_csr.picc.dhs_cache_invalidate                          */
#define CAP_PICS_CSR_PICC_DHS_CACHE_INVALIDATE_ADDRESS 0x1400bb
#define CAP_PICS_CSR_PICC_DHS_CACHE_INVALIDATE_BYTE_ADDRESS 0x5002ec
/* Register: cap_pics_csr.picc.dhs_cache_invalidate.entry                  */
#define CAP_PICS_CSR_PICC_DHS_CACHE_INVALIDATE_ENTRY_ADDRESS 0x1400bb
#define CAP_PICS_CSR_PICC_DHS_CACHE_INVALIDATE_ENTRY_BYTE_ADDRESS 0x5002ec
/* Wide Memory: cap_pics_csr.picc.dhs_cache_tag_sram0                      */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ADDRESS 0x140800
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_BYTE_ADDRESS 0x502000
/* Wide Register: cap_pics_csr.picc.dhs_cache_tag_sram0.entry              */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ADDRESS 0x140800
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_ADDRESS 0x502000
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_COUNT 0x200
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram0.entry.entry_0_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ADDRESS 0x140800
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x502000
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram0.entry.entry_1_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ADDRESS 0x140801
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x502004
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram0.entry.entry_2_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ADDRESS 0x140802
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x502008
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram0.entry.entry_3_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ADDRESS 0x140803
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x50200c
/* Wide Memory: cap_pics_csr.picc.dhs_cache_tag_sram1                      */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ADDRESS 0x141000
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_BYTE_ADDRESS 0x504000
/* Wide Register: cap_pics_csr.picc.dhs_cache_tag_sram1.entry              */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ADDRESS 0x141000
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_ADDRESS 0x504000
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_COUNT 0x200
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram1.entry.entry_0_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ADDRESS 0x141000
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x504000
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram1.entry.entry_1_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ADDRESS 0x141001
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x504004
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram1.entry.entry_2_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ADDRESS 0x141002
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x504008
/* Register: cap_pics_csr.picc.dhs_cache_tag_sram1.entry.entry_3_4         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ADDRESS 0x141003
#define CAP_PICS_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x50400c
/* Wide Memory: cap_pics_csr.picc.dhs_cache_data_sram0                     */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ADDRESS 0x148000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_BYTE_ADDRESS 0x520000
/* Wide Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry             */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ADDRESS 0x148000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_ADDRESS 0x520000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_COUNT 0x1000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_0_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_ADDRESS 0x148000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x520000
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_1_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_ADDRESS 0x148001
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x520004
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_2_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_ADDRESS 0x148002
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x520008
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_3_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_ADDRESS 0x148003
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x52000c
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_4_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ADDRESS 0x148004
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x520010
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_5_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_ADDRESS 0x148005
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x520014
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_6_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_ADDRESS 0x148006
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x520018
/* Register: cap_pics_csr.picc.dhs_cache_data_sram0.entry.entry_7_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_ADDRESS 0x148007
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x52001c
/* Wide Memory: cap_pics_csr.picc.dhs_cache_data_sram1                     */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ADDRESS 0x150000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_BYTE_ADDRESS 0x540000
/* Wide Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry             */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ADDRESS 0x150000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_ADDRESS 0x540000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_COUNT 0x1000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_0_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_ADDRESS 0x150000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x540000
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_1_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_ADDRESS 0x150001
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x540004
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_2_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_ADDRESS 0x150002
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x540008
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_3_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_ADDRESS 0x150003
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x54000c
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_4_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ADDRESS 0x150004
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x540010
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_5_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_ADDRESS 0x150005
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x540014
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_6_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_ADDRESS 0x150006
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x540018
/* Register: cap_pics_csr.picc.dhs_cache_data_sram1.entry.entry_7_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_ADDRESS 0x150007
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x54001c
/* Wide Memory: cap_pics_csr.picc.dhs_cache_data_sram2                     */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ADDRESS 0x158000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_BYTE_ADDRESS 0x560000
/* Wide Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry             */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ADDRESS 0x158000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_ADDRESS 0x560000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_COUNT 0x1000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_0_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_ADDRESS 0x158000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x560000
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_1_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_ADDRESS 0x158001
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x560004
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_2_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_ADDRESS 0x158002
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x560008
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_3_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_ADDRESS 0x158003
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x56000c
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_4_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ADDRESS 0x158004
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x560010
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_5_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_ADDRESS 0x158005
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x560014
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_6_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_ADDRESS 0x158006
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x560018
/* Register: cap_pics_csr.picc.dhs_cache_data_sram2.entry.entry_7_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_ADDRESS 0x158007
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x56001c
/* Wide Memory: cap_pics_csr.picc.dhs_cache_data_sram3                     */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ADDRESS 0x160000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_BYTE_ADDRESS 0x580000
/* Wide Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry             */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ADDRESS 0x160000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_ADDRESS 0x580000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_COUNT 0x1000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_0_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_ADDRESS 0x160000
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x580000
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_1_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_ADDRESS 0x160001
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x580004
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_2_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_ADDRESS 0x160002
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x580008
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_3_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_ADDRESS 0x160003
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x58000c
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_4_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ADDRESS 0x160004
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x580010
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_5_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_ADDRESS 0x160005
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x580014
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_6_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_ADDRESS 0x160006
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x580018
/* Register: cap_pics_csr.picc.dhs_cache_data_sram3.entry.entry_7_8        */
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_ADDRESS 0x160007
#define CAP_PICS_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x58001c
/* Register: cap_pics_csr.picc.cfg_cache_ecc                               */
#define CAP_PICS_CSR_PICC_CFG_CACHE_ECC_ADDRESS 0x168000
#define CAP_PICS_CSR_PICC_CFG_CACHE_ECC_BYTE_ADDRESS 0x5a0000
/* Register: cap_pics_csr.picc.sta_cache_ecc                               */
#define CAP_PICS_CSR_PICC_STA_CACHE_ECC_ADDRESS 0x168001
#define CAP_PICS_CSR_PICC_STA_CACHE_ECC_BYTE_ADDRESS 0x5a0004
/* Register: cap_pics_csr.picc.sta_cache_bist                              */
#define CAP_PICS_CSR_PICC_STA_CACHE_BIST_ADDRESS 0x168002
#define CAP_PICS_CSR_PICC_STA_CACHE_BIST_BYTE_ADDRESS 0x5a0008
/* Register: cap_pics_csr.picc.csr_intr                                    */
#define CAP_PICS_CSR_PICC_CSR_INTR_ADDRESS 0x168003
#define CAP_PICS_CSR_PICC_CSR_INTR_BYTE_ADDRESS 0x5a000c
/* Group: cap_pics_csr.picc.int_groups                                     */
#define CAP_PICS_CSR_PICC_INT_GROUPS_ADDRESS 0x168004
#define CAP_PICS_CSR_PICC_INT_GROUPS_BYTE_ADDRESS 0x5a0010
/* Register: cap_pics_csr.picc.int_groups.intreg                           */
#define CAP_PICS_CSR_PICC_INT_GROUPS_INTREG_ADDRESS 0x168004
#define CAP_PICS_CSR_PICC_INT_GROUPS_INTREG_BYTE_ADDRESS 0x5a0010
/* Register: cap_pics_csr.picc.int_groups.int_enable_rw_reg                */
#define CAP_PICS_CSR_PICC_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x168005
#define CAP_PICS_CSR_PICC_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x5a0014
/* Register: cap_pics_csr.picc.int_groups.int_rw_reg                       */
#define CAP_PICS_CSR_PICC_INT_GROUPS_INT_RW_REG_ADDRESS 0x168006
#define CAP_PICS_CSR_PICC_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x5a0018
/* Group: cap_pics_csr.picc.int_picc                                       */
#define CAP_PICS_CSR_PICC_INT_PICC_ADDRESS 0x168008
#define CAP_PICS_CSR_PICC_INT_PICC_BYTE_ADDRESS 0x5a0020
/* Register: cap_pics_csr.picc.int_picc.intreg                             */
#define CAP_PICS_CSR_PICC_INT_PICC_INTREG_ADDRESS 0x168008
#define CAP_PICS_CSR_PICC_INT_PICC_INTREG_BYTE_ADDRESS 0x5a0020
/* Register: cap_pics_csr.picc.int_picc.int_test_set                       */
#define CAP_PICS_CSR_PICC_INT_PICC_INT_TEST_SET_ADDRESS 0x168009
#define CAP_PICS_CSR_PICC_INT_PICC_INT_TEST_SET_BYTE_ADDRESS 0x5a0024
/* Register: cap_pics_csr.picc.int_picc.int_enable_set                     */
#define CAP_PICS_CSR_PICC_INT_PICC_INT_ENABLE_SET_ADDRESS 0x16800a
#define CAP_PICS_CSR_PICC_INT_PICC_INT_ENABLE_SET_BYTE_ADDRESS 0x5a0028
/* Register: cap_pics_csr.picc.int_picc.int_enable_clear                   */
#define CAP_PICS_CSR_PICC_INT_PICC_INT_ENABLE_CLEAR_ADDRESS 0x16800b
#define CAP_PICS_CSR_PICC_INT_PICC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x5a002c
/* Register: cap_pics_csr.picc.cfg_cache_bist                              */
#define CAP_PICS_CSR_PICC_CFG_CACHE_BIST_ADDRESS 0x16800c
#define CAP_PICS_CSR_PICC_CFG_CACHE_BIST_BYTE_ADDRESS 0x5a0030
/* Register: cap_pics_csr.picc.cfg_cache_cnt_ctrl                          */
#define CAP_PICS_CSR_PICC_CFG_CACHE_CNT_CTRL_ADDRESS 0x16800d
#define CAP_PICS_CSR_PICC_CFG_CACHE_CNT_CTRL_BYTE_ADDRESS 0x5a0034
/* Memory: cap_pics_csr.picc.dhs_cache_cnt                                 */
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ADDRESS 0x168010
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_BYTE_ADDRESS 0x5a0040
/* Register: cap_pics_csr.picc.dhs_cache_cnt.entry                         */
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_ADDRESS 0x168010
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_BYTE_ADDRESS 0x5a0040
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_COUNT 0x5
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_INDEX_MAX 0x4
#define CAP_PICS_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pics_csr.picc.cfg_cache_debug                             */
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_ADDRESS 0x168018
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_BYTE_ADDRESS 0x5a0060
/* Wide Register: cap_pics_csr.picc.cfg_cache_debug_range                  */
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_ADDRESS 0x16801a
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_BYTE_ADDRESS 0x5a0068
/* Register: cap_pics_csr.picc.cfg_cache_debug_range.cfg_cache_debug_range_0_2 */
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDRESS 0x16801a
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_BYTE_ADDRESS 0x5a0068
/* Register: cap_pics_csr.picc.cfg_cache_debug_range.cfg_cache_debug_range_1_2 */
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDRESS 0x16801b
#define CAP_PICS_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_BYTE_ADDRESS 0x5a006c
/* Register: cap_pics_csr.picc.sta_cache_debug                             */
#define CAP_PICS_CSR_PICC_STA_CACHE_DEBUG_ADDRESS 0x16801c
#define CAP_PICS_CSR_PICC_STA_CACHE_DEBUG_BYTE_ADDRESS 0x5a0070
/* Wide Register: cap_pics_csr.cfg_axi_bw_mon                              */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_ADDRESS 0x180000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_BYTE_ADDRESS 0x600000
/* Register: cap_pics_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_0_2                */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ADDRESS 0x180000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_ADDRESS 0x600000
/* Register: cap_pics_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_1_2                */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_ADDRESS 0x180001
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_ADDRESS 0x600004
/* Register: cap_pics_csr.sta_axi_bw_mon_rd_latency                        */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_ADDRESS 0x180002
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_ADDRESS 0x600008
/* Register: cap_pics_csr.sta_axi_bw_mon_rd_bandwidth                      */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_ADDRESS 0x180003
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_ADDRESS 0x60000c
/* Register: cap_pics_csr.sta_axi_bw_mon_rd_transactions                   */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_ADDRESS 0x180004
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_ADDRESS 0x600010
/* Register: cap_pics_csr.cnt_axi_bw_mon_rd                                */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_ADDRESS 0x180005
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_BYTE_ADDRESS 0x600014
/* Register: cap_pics_csr.sta_axi_bw_mon_wr_latency                        */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_ADDRESS 0x180006
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_ADDRESS 0x600018
/* Register: cap_pics_csr.sta_axi_bw_mon_wr_bandwidth                      */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_ADDRESS 0x180007
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_ADDRESS 0x60001c
/* Register: cap_pics_csr.sta_axi_bw_mon_wr_transactions                   */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_ADDRESS 0x180008
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_ADDRESS 0x600020
/* Register: cap_pics_csr.cnt_axi_bw_mon_wr                                */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_ADDRESS 0x180009
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_BYTE_ADDRESS 0x600024


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_pics_csr                                           */
/* Addressmap template: cap_pics_csr                                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 4 */
#define CAP_PICS_CSR_SIZE 0x200000
#define CAP_PICS_CSR_BYTE_SIZE 0x800000
/* Register member: cap_pics_csr.base                                      */
/* Register type referenced: cap_pics_csr::base                            */
/* Register template referenced: cap_pics_csr::base                        */
#define CAP_PICS_CSR_BASE_OFFSET 0x0
#define CAP_PICS_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_BASE_READ_ACCESS 1
#define CAP_PICS_CSR_BASE_WRITE_ACCESS 1
#define CAP_PICS_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PICS_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PICS_CSR_BASE_WRITE_MASK 0xffffffff
/* Wide Memory member: cap_pics_csr.dhs_sram                               */
/* Wide Memory type referenced: cap_pics_csr::dhs_sram                     */
/* Wide Memory template referenced: cap_pics_csr::dhs_sram                 */
#define CAP_PICS_CSR_DHS_SRAM_OFFSET 0x80000
#define CAP_PICS_CSR_DHS_SRAM_BYTE_OFFSET 0x200000
#define CAP_PICS_CSR_DHS_SRAM_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_WRITE_ACCESS 1
/* Register member: cap_pics_csr.cfg_cpu_req_timeout                       */
/* Register type referenced: cap_pics_csr::cfg_cpu_req_timeout             */
/* Register template referenced: cap_pics_csr::cfg_cpu_req_timeout         */
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_OFFSET 0x100000
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_BYTE_OFFSET 0x400000
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_RESET_VALUE 0x000003e8
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_WRITE_MASK 0x0000ffff
/* Register member: cap_pics_csr.cfg_stage_id                              */
/* Register type referenced: cap_pics_csr::cfg_stage_id                    */
/* Register template referenced: cap_pics_csr::cfg_stage_id                */
#define CAP_PICS_CSR_CFG_STAGE_ID_OFFSET 0x100001
#define CAP_PICS_CSR_CFG_STAGE_ID_BYTE_OFFSET 0x400004
#define CAP_PICS_CSR_CFG_STAGE_ID_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_RESET_VALUE 0x00fac688
#define CAP_PICS_CSR_CFG_STAGE_ID_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_STAGE_ID_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_STAGE_ID_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_pics_csr.cfg_table_profile                    */
/* Wide Register type referenced: cap_pics_csr::cfg_table_profile          */
/* Wide Register template referenced: cap_pics_csr::cfg_table_profile      */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_OFFSET 0x100200
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_BYTE_OFFSET 0x400800
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cfg_table_profile.cfg_table_profile_0_3  */
/* Register type referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3 */
/* Register template referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_OFFSET 0x100200
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_BYTE_OFFSET 0x400800
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cfg_table_profile.cfg_table_profile_1_3  */
/* Register type referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3 */
/* Register template referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OFFSET 0x100201
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_BYTE_OFFSET 0x400804
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cfg_table_profile.cfg_table_profile_2_3  */
/* Register type referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3 */
/* Register template referenced: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_OFFSET 0x100202
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_BYTE_OFFSET 0x400808
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_WRITE_MASK 0x00000007
/* Wide Register member: cap_pics_csr.cfg_bg_update_profile                */
/* Wide Register type referenced: cap_pics_csr::cfg_bg_update_profile      */
/* Wide Register template referenced: cap_pics_csr::cfg_bg_update_profile  */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_OFFSET 0x100400
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_BYTE_OFFSET 0x401000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cfg_bg_update_profile.cfg_bg_update_profile_0_3 */
/* Register type referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3 */
/* Register template referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_OFFSET 0x100400
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_BYTE_OFFSET 0x401000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cfg_bg_update_profile.cfg_bg_update_profile_1_3 */
/* Register type referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3 */
/* Register template referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OFFSET 0x100401
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_BYTE_OFFSET 0x401004
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cfg_bg_update_profile.cfg_bg_update_profile_2_3 */
/* Register type referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3 */
/* Register template referenced: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OFFSET 0x100402
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_BYTE_OFFSET 0x401008
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RESET_VALUE 0x00004000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_WRITE_MASK 0x0007ffff
/* Register member: cap_pics_csr.cfg_bg_update_profile_enable              */
/* Register type referenced: cap_pics_csr::cfg_bg_update_profile_enable    */
/* Register template referenced: cap_pics_csr::cfg_bg_update_profile_enable */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_OFFSET 0x100440
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_BYTE_OFFSET 0x401100
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_WRITE_MASK 0x0000ffff
/* Wide Memory member: cap_pics_csr.dhs_bg_sm                              */
/* Wide Memory type referenced: cap_pics_csr::dhs_bg_sm                    */
/* Wide Memory template referenced: cap_pics_csr::dhs_bg_sm                */
#define CAP_PICS_CSR_DHS_BG_SM_OFFSET 0x100460
#define CAP_PICS_CSR_DHS_BG_SM_BYTE_OFFSET 0x401180
#define CAP_PICS_CSR_DHS_BG_SM_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_WRITE_ACCESS 1
/* Memory member: cap_pics_csr.dhs_sram_update_addr                        */
/* Memory type referenced: cap_pics_csr::dhs_sram_update_addr              */
/* Memory template referenced: cap_pics_csr::dhs_sram_update_addr          */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_OFFSET 0x100480
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_BYTE_OFFSET 0x401200
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_READ_MASK 0xfffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_WRITE_MASK 0xfffff
/* Wide Memory member: cap_pics_csr.dhs_sram_update_data                   */
/* Wide Memory type referenced: cap_pics_csr::dhs_sram_update_data         */
/* Wide Memory template referenced: cap_pics_csr::dhs_sram_update_data     */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_OFFSET 0x100488
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_BYTE_OFFSET 0x401220
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_WRITE_ACCESS 1
/* Register member: cap_pics_csr.cfg_sram                                  */
/* Register type referenced: cap_pics_csr::cfg_sram                        */
/* Register template referenced: cap_pics_csr::cfg_sram                    */
#define CAP_PICS_CSR_CFG_SRAM_OFFSET 0x100490
#define CAP_PICS_CSR_CFG_SRAM_BYTE_OFFSET 0x401240
#define CAP_PICS_CSR_CFG_SRAM_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_SRAM_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SRAM_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SRAM_WRITE_MASK 0x7fffffff
/* Register member: cap_pics_csr.sta_sram                                  */
/* Register type referenced: cap_pics_csr::sta_sram                        */
/* Register template referenced: cap_pics_csr::sta_sram                    */
#define CAP_PICS_CSR_STA_SRAM_OFFSET 0x100491
#define CAP_PICS_CSR_STA_SRAM_BYTE_OFFSET 0x401244
#define CAP_PICS_CSR_STA_SRAM_READ_ACCESS 1
#define CAP_PICS_CSR_STA_SRAM_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_SRAM_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_SRAM_RESET_MASK 0xfff00000
#define CAP_PICS_CSR_STA_SRAM_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_SRAM_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.cfg_scheduler_rl                          */
/* Register type referenced: cap_pics_csr::cfg_scheduler_rl                */
/* Register template referenced: cap_pics_csr::cfg_scheduler_rl            */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_OFFSET 0x100494
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_BYTE_OFFSET 0x401250
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_WRITE_MASK 0x000007ff
/* Register member: cap_pics_csr.cfg_scheduler_rl_disable                  */
/* Register type referenced: cap_pics_csr::cfg_scheduler_rl_disable        */
/* Register template referenced: cap_pics_csr::cfg_scheduler_rl_disable    */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_OFFSET 0x100498
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_BYTE_OFFSET 0x401260
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_WRITE_MASK 0x00000001
/* Wide Register member: cap_pics_csr.cnt_axi_por_rdreq                    */
/* Wide Register type referenced: cap_pics_csr::cnt_axi_por_rdreq          */
/* Wide Register template referenced: cap_pics_csr::cnt_axi_por_rdreq      */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_OFFSET 0x1004a0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_BYTE_OFFSET 0x401280
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_axi_por_rdreq.cnt_axi_por_rdreq_0_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_0_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_0_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_OFFSET 0x1004a0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_BYTE_OFFSET 0x401280
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_axi_por_rdreq.cnt_axi_por_rdreq_1_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_1_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_1_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_OFFSET 0x1004a1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_BYTE_OFFSET 0x401284
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_axi_por_rmwreq                   */
/* Wide Register type referenced: cap_pics_csr::cnt_axi_por_rmwreq         */
/* Wide Register template referenced: cap_pics_csr::cnt_axi_por_rmwreq     */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_OFFSET 0x1004b0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_BYTE_OFFSET 0x4012c0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_axi_por_rmwreq.cnt_axi_por_rmwreq_0_2 */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_0_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_0_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_OFFSET 0x1004b0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_BYTE_OFFSET 0x4012c0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_axi_por_rmwreq.cnt_axi_por_rmwreq_1_2 */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_1_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_1_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_OFFSET 0x1004b1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_BYTE_OFFSET 0x4012c4
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_axi_por_rdrsp                    */
/* Wide Register type referenced: cap_pics_csr::cnt_axi_por_rdrsp          */
/* Wide Register template referenced: cap_pics_csr::cnt_axi_por_rdrsp      */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_OFFSET 0x1004c0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_BYTE_OFFSET 0x401300
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_axi_por_rdrsp.cnt_axi_por_rdrsp_0_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_0_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_0_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_OFFSET 0x1004c0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_BYTE_OFFSET 0x401300
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_axi_por_rdrsp.cnt_axi_por_rdrsp_1_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_1_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_1_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_OFFSET 0x1004c1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_BYTE_OFFSET 0x401304
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_axi_por_wrreq                    */
/* Wide Register type referenced: cap_pics_csr::cnt_axi_por_wrreq          */
/* Wide Register template referenced: cap_pics_csr::cnt_axi_por_wrreq      */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_OFFSET 0x1004d0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_BYTE_OFFSET 0x401340
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_axi_por_wrreq.cnt_axi_por_wrreq_0_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_0_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_0_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_OFFSET 0x1004d0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_BYTE_OFFSET 0x401340
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_axi_por_wrreq.cnt_axi_por_wrreq_1_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_1_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_1_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_OFFSET 0x1004d1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_BYTE_OFFSET 0x401344
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_axi_por_wrrsp                    */
/* Wide Register type referenced: cap_pics_csr::cnt_axi_por_wrrsp          */
/* Wide Register template referenced: cap_pics_csr::cnt_axi_por_wrrsp      */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_OFFSET 0x1004e0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_BYTE_OFFSET 0x401380
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_axi_por_wrrsp.cnt_axi_por_wrrsp_0_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_0_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_0_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_OFFSET 0x1004e0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_BYTE_OFFSET 0x401380
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_axi_por_wrrsp.cnt_axi_por_wrrsp_1_2  */
/* Register type referenced: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_1_2 */
/* Register template referenced: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_1_2 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_OFFSET 0x1004e1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_BYTE_OFFSET 0x401384
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_sram_read                        */
/* Wide Register type referenced: cap_pics_csr::cnt_sram_read              */
/* Wide Register template referenced: cap_pics_csr::cnt_sram_read          */
#define CAP_PICS_CSR_CNT_SRAM_READ_OFFSET 0x100500
#define CAP_PICS_CSR_CNT_SRAM_READ_BYTE_OFFSET 0x401400
#define CAP_PICS_CSR_CNT_SRAM_READ_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_sram_read.cnt_sram_read_0_2          */
/* Register type referenced: cap_pics_csr::cnt_sram_read::cnt_sram_read_0_2 */
/* Register template referenced: cap_pics_csr::cnt_sram_read::cnt_sram_read_0_2 */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_OFFSET 0x100500
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_BYTE_OFFSET 0x401400
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_sram_read.cnt_sram_read_1_2          */
/* Register type referenced: cap_pics_csr::cnt_sram_read::cnt_sram_read_1_2 */
/* Register template referenced: cap_pics_csr::cnt_sram_read::cnt_sram_read_1_2 */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_OFFSET 0x100501
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_BYTE_OFFSET 0x401404
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_sram_write                       */
/* Wide Register type referenced: cap_pics_csr::cnt_sram_write             */
/* Wide Register template referenced: cap_pics_csr::cnt_sram_write         */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_OFFSET 0x100520
#define CAP_PICS_CSR_CNT_SRAM_WRITE_BYTE_OFFSET 0x401480
#define CAP_PICS_CSR_CNT_SRAM_WRITE_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_sram_write.cnt_sram_write_0_2        */
/* Register type referenced: cap_pics_csr::cnt_sram_write::cnt_sram_write_0_2 */
/* Register template referenced: cap_pics_csr::cnt_sram_write::cnt_sram_write_0_2 */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_OFFSET 0x100520
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_BYTE_OFFSET 0x401480
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_sram_write.cnt_sram_write_1_2        */
/* Register type referenced: cap_pics_csr::cnt_sram_write::cnt_sram_write_1_2 */
/* Register template referenced: cap_pics_csr::cnt_sram_write::cnt_sram_write_1_2 */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_OFFSET 0x100521
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_BYTE_OFFSET 0x401484
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pics_csr.cnt_soc_rl_msg                       */
/* Wide Register type referenced: cap_pics_csr::cnt_soc_rl_msg             */
/* Wide Register template referenced: cap_pics_csr::cnt_soc_rl_msg         */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_OFFSET 0x100540
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_BYTE_OFFSET 0x401500
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cnt_soc_rl_msg.cnt_soc_rl_msg_0_2        */
/* Register type referenced: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_0_2 */
/* Register template referenced: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_0_2 */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_OFFSET 0x100540
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_BYTE_OFFSET 0x401500
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cnt_soc_rl_msg.cnt_soc_rl_msg_1_2        */
/* Register type referenced: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_1_2 */
/* Register template referenced: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_1_2 */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_OFFSET 0x100541
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_BYTE_OFFSET 0x401504
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_pics_csr.cfg_debug_port                            */
/* Register type referenced: cap_pics_csr::cfg_debug_port                  */
/* Register template referenced: cap_pics_csr::cfg_debug_port              */
#define CAP_PICS_CSR_CFG_DEBUG_PORT_OFFSET 0x100542
#define CAP_PICS_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x401508
#define CAP_PICS_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x0000001f
/* Register member: cap_pics_csr.csr_intr                                  */
/* Register type referenced: cap_pics_csr::csr_intr                        */
/* Register template referenced: cap_pics_csr::csr_intr                    */
#define CAP_PICS_CSR_CSR_INTR_OFFSET 0x100543
#define CAP_PICS_CSR_CSR_INTR_BYTE_OFFSET 0x40150c
#define CAP_PICS_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PICS_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PICS_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pics_csr.int_groups                                   */
/* Group type referenced: cap_pics_csr::int_groups                         */
/* Group template referenced: cap_pics_csr::intgrp_status                  */
#define CAP_PICS_CSR_INT_GROUPS_OFFSET 0x100544
#define CAP_PICS_CSR_INT_GROUPS_BYTE_OFFSET 0x401510
#define CAP_PICS_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pics_csr.int_pics                                     */
/* Group type referenced: cap_pics_csr::int_pics                           */
/* Group template referenced: cap_pics_csr::intgrp                         */
#define CAP_PICS_CSR_INT_PICS_OFFSET 0x100548
#define CAP_PICS_CSR_INT_PICS_BYTE_OFFSET 0x401520
#define CAP_PICS_CSR_INT_PICS_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_WRITE_ACCESS 1
/* Group member: cap_pics_csr.int_badaddr                                  */
/* Group type referenced: cap_pics_csr::int_badaddr                        */
/* Group template referenced: cap_pics_csr::intgrp                         */
#define CAP_PICS_CSR_INT_BADADDR_OFFSET 0x10054c
#define CAP_PICS_CSR_INT_BADADDR_BYTE_OFFSET 0x401530
#define CAP_PICS_CSR_INT_BADADDR_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_WRITE_ACCESS 1
/* Group member: cap_pics_csr.int_bg                                       */
/* Group type referenced: cap_pics_csr::int_bg                             */
/* Group template referenced: cap_pics_csr::intgrp                         */
#define CAP_PICS_CSR_INT_BG_OFFSET 0x100550
#define CAP_PICS_CSR_INT_BG_BYTE_OFFSET 0x401540
#define CAP_PICS_CSR_INT_BG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_WRITE_ACCESS 1
/* Register member: cap_pics_csr.sta_ecc                                   */
/* Register type referenced: cap_pics_csr::sta_ecc                         */
/* Register template referenced: cap_pics_csr::sta_ecc                     */
#define CAP_PICS_CSR_STA_ECC_OFFSET 0x100554
#define CAP_PICS_CSR_STA_ECC_BYTE_OFFSET 0x401550
#define CAP_PICS_CSR_STA_ECC_READ_ACCESS 1
#define CAP_PICS_CSR_STA_ECC_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_ECC_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_ECC_RESET_MASK 0xf8000000
#define CAP_PICS_CSR_STA_ECC_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_ECC_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_bg_bad_addr                           */
/* Register type referenced: cap_pics_csr::sta_bg_bad_addr                 */
/* Register template referenced: cap_pics_csr::sta_bg_bad_addr             */
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_OFFSET 0x100555
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_BYTE_OFFSET 0x401554
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_RESET_MASK 0xff000000
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_cpu_bad_addr                          */
/* Register type referenced: cap_pics_csr::sta_cpu_bad_addr                */
/* Register template referenced: cap_pics_csr::sta_cpu_bad_addr            */
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_OFFSET 0x100556
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_BYTE_OFFSET 0x401558
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_RESET_MASK 0xffff0000
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_rdreq_bad_addr                        */
/* Register type referenced: cap_pics_csr::sta_rdreq_bad_addr              */
/* Register template referenced: cap_pics_csr::sta_rdreq_bad_addr          */
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_OFFSET 0x100557
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_BYTE_OFFSET 0x40155c
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_RESET_MASK 0xff800000
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_wrreq_bad_addr                        */
/* Register type referenced: cap_pics_csr::sta_wrreq_bad_addr              */
/* Register template referenced: cap_pics_csr::sta_wrreq_bad_addr          */
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_OFFSET 0x100558
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_BYTE_OFFSET 0x401560
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_RESET_MASK 0xff800000
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_WRITE_MASK 0x00000000
/* Wide Register member: cap_pics_csr.sta_rdreq_arb_fifo_depth             */
/* Wide Register type referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth   */
/* Wide Register template referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_OFFSET 0x10055a
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_BYTE_OFFSET 0x401568
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_WRITE_ACCESS 0
/* Register member: cap_pics_csr::sta_rdreq_arb_fifo_depth.sta_rdreq_arb_fifo_depth_0_2 */
/* Register type referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2 */
/* Register template referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_OFFSET 0x10055a
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_BYTE_OFFSET 0x401568
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::sta_rdreq_arb_fifo_depth.sta_rdreq_arb_fifo_depth_1_2 */
/* Register type referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2 */
/* Register template referenced: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_OFFSET 0x10055b
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_BYTE_OFFSET 0x40156c
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_pics_csr.sta_rdrsp_fifo_depth                 */
/* Wide Register type referenced: cap_pics_csr::sta_rdrsp_fifo_depth       */
/* Wide Register template referenced: cap_pics_csr::sta_rdrsp_fifo_depth   */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_OFFSET 0x10055c
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_BYTE_OFFSET 0x401570
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_WRITE_ACCESS 0
/* Register member: cap_pics_csr::sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_0_3 */
/* Register type referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3 */
/* Register template referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_OFFSET 0x10055c
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_BYTE_OFFSET 0x401570
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_1_3 */
/* Register type referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3 */
/* Register template referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_OFFSET 0x10055d
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_BYTE_OFFSET 0x401574
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::sta_rdrsp_fifo_depth.sta_rdrsp_fifo_depth_2_3 */
/* Register type referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_2_3 */
/* Register template referenced: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_2_3 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_OFFSET 0x10055e
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_BYTE_OFFSET 0x401578
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_RESET_MASK 0xffffff00
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_wrreq_addr_arb_fifo_depth             */
/* Register type referenced: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth   */
/* Register template referenced: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_OFFSET 0x100560
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_BYTE_OFFSET 0x401580
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_RESET_MASK 0xffff0000
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_wrreq_data_arb_fifo_depth             */
/* Register type referenced: cap_pics_csr::sta_wrreq_data_arb_fifo_depth   */
/* Register template referenced: cap_pics_csr::sta_wrreq_data_arb_fifo_depth */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_OFFSET 0x100561
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_BYTE_OFFSET 0x401584
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_RESET_MASK 0xffff0000
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_wrrsp_fifo_depth                      */
/* Register type referenced: cap_pics_csr::sta_wrrsp_fifo_depth            */
/* Register template referenced: cap_pics_csr::sta_wrrsp_fifo_depth        */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_OFFSET 0x100562
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_BYTE_OFFSET 0x401588
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_WRITE_MASK 0x00000000
/* Addressmap member: cap_pics_csr.picc                                    */
/* Addressmap type referenced: cap_picc_csr                                */
/* Addressmap template referenced: cap_picc_csr                            */
#define CAP_PICS_CSR_PICC_OFFSET 0x140000
#define CAP_PICS_CSR_PICC_BYTE_OFFSET 0x500000
#define CAP_PICS_CSR_PICC_READ_ACCESS 1
#define CAP_PICS_CSR_PICC_WRITE_ACCESS 1
/* Wide Register member: cap_pics_csr.cfg_axi_bw_mon                       */
/* Wide Register type referenced: cap_pics_csr::cfg_axi_bw_mon             */
/* Wide Register template referenced: cap_pics_csr::cfg_axi_bw_mon         */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_OFFSET 0x180000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_BYTE_OFFSET 0x600000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_WRITE_ACCESS 1
/* Register member: cap_pics_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_0_2        */
/* Register type referenced: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
/* Register template referenced: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_OFFSET 0x180000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_OFFSET 0x600000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_VALUE 0x0f00ff04
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_1_2        */
/* Register type referenced: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
/* Register template referenced: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_OFFSET 0x180001
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_OFFSET 0x600004
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_VALUE 0x0000000f
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_pics_csr.sta_axi_bw_mon_rd_latency                 */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_rd_latency       */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_rd_latency   */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_OFFSET 0x180002
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_OFFSET 0x600008
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_MASK 0xf0000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_axi_bw_mon_rd_bandwidth               */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth     */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_OFFSET 0x180003
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_OFFSET 0x60000c
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_axi_bw_mon_rd_transactions            */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_rd_transactions  */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_rd_transactions */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OFFSET 0x180004
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_OFFSET 0x600010
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.cnt_axi_bw_mon_rd                         */
/* Register type referenced: cap_pics_csr::cnt_axi_bw_mon_rd               */
/* Register template referenced: cap_pics_csr::cnt_axi_bw_mon_rd           */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_OFFSET 0x180005
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_BYTE_OFFSET 0x600014
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr.sta_axi_bw_mon_wr_latency                 */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_wr_latency       */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_wr_latency   */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_OFFSET 0x180006
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_OFFSET 0x600018
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_MASK 0xf0000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_axi_bw_mon_wr_bandwidth               */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth     */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_OFFSET 0x180007
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_OFFSET 0x60001c
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.sta_axi_bw_mon_wr_transactions            */
/* Register type referenced: cap_pics_csr::sta_axi_bw_mon_wr_transactions  */
/* Register template referenced: cap_pics_csr::sta_axi_bw_mon_wr_transactions */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OFFSET 0x180008
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_OFFSET 0x600020
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr.cnt_axi_bw_mon_wr                         */
/* Register type referenced: cap_pics_csr::cnt_axi_bw_mon_wr               */
/* Register template referenced: cap_pics_csr::cnt_axi_bw_mon_wr           */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_OFFSET 0x180009
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_BYTE_OFFSET 0x600024
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_WRITE_MASK 0xffffffff

/* Register type: cap_pics_csr::base                                       */
/* Register template: cap_pics_csr::base                                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_pics_csr::base.scratch_reg                            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PICS_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PICS_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PICS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PICS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PICS_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PICS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Memory type: cap_pics_csr::dhs_sram                                */
/* Wide Memory template: cap_pics_csr::dhs_sram                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 128 */
#define CAP_PICS_CSR_DHS_SRAM_SIZE 0x80000
#define CAP_PICS_CSR_DHS_SRAM_BYTE_SIZE 0x200000
#define CAP_PICS_CSR_DHS_SRAM_ENTRIES 0xa000
#define CAP_PICS_CSR_DHS_SRAM_MSB 136
#define CAP_PICS_CSR_DHS_SRAM_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_WIDTH 137
/* Wide Register member: cap_pics_csr::dhs_sram.entry                      */
/* Wide Register type referenced: cap_pics_csr::dhs_sram::entry            */
/* Wide Register template referenced: cap_pics_csr::dhs_sram::entry        */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pics_csr::dhs_sram::entry.entry_0_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_0_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_0_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram::entry.entry_1_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_1_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_1_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram::entry.entry_2_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_2_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_2_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram::entry.entry_3_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_3_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_3_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram::entry.entry_4_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_4_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_4_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pics_csr::dhs_sram::entry.entry_5_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_5_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_5_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::dhs_sram::entry.entry_6_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_6_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_6_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::dhs_sram::entry.entry_7_8                */
/* Register type referenced: cap_pics_csr::dhs_sram::entry::entry_7_8      */
/* Register template referenced: cap_pics_csr::dhs_sram::entry::entry_7_8  */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pics_csr::dhs_sram::entry                       */
/* Wide Register template: cap_pics_csr::dhs_sram::entry                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_SIZE 0x1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pics_csr::dhs_sram::entry::entry_0_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_0_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
/* Field member: cap_pics_csr::dhs_sram::entry::entry_0_8.data_31_0        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram::entry::entry_1_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_1_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
/* Field member: cap_pics_csr::dhs_sram::entry::entry_1_8.data_63_32       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram::entry::entry_2_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_2_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
/* Field member: cap_pics_csr::dhs_sram::entry::entry_2_8.data_95_64       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram::entry::entry_3_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_3_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
/* Field member: cap_pics_csr::dhs_sram::entry::entry_3_8.data_127_96      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram::entry::entry_4_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_4_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
/* Field member: cap_pics_csr::dhs_sram::entry::entry_4_8.ecc              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_GET(x) ((x) & 0x000001ff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_SET(x) ((x) & 0x000001ff)
#define CAP_PICS_CSR_DHS_SRAM_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pics_csr::dhs_sram::entry::entry_5_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_5_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */

/* Register type: cap_pics_csr::dhs_sram::entry::entry_6_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_6_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */

/* Register type: cap_pics_csr::dhs_sram::entry::entry_7_8                 */
/* Register template: cap_pics_csr::dhs_sram::entry::entry_7_8             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */

/* Register type: cap_pics_csr::cfg_cpu_req_timeout                        */
/* Register template: cap_pics_csr::cfg_cpu_req_timeout                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 141 */
/* Field member: cap_pics_csr::cfg_cpu_req_timeout.max_cycle               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_MSB 15
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_LSB 0
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_WIDTH 16
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_RESET 0x03e8
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_FIELD_MASK 0x0000ffff
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_GET(x) ((x) & 0x0000ffff)
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_SET(x) ((x) & 0x0000ffff)
#define CAP_PICS_CSR_CFG_CPU_REQ_TIMEOUT_MAX_CYCLE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pics_csr::cfg_stage_id                               */
/* Register template: cap_pics_csr::cfg_stage_id                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 147 */
/* Field member: cap_pics_csr::cfg_stage_id.val7                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_MSB 23
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_LSB 21
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_RESET 0x7
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_FIELD_MASK 0x00e00000
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_GET(x) (((x) & 0x00e00000) >> 21)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_SET(x) (((x) << 21) & 0x00e00000)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL7_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: cap_pics_csr::cfg_stage_id.val6                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_MSB 20
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_LSB 18
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_RESET 0x6
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_FIELD_MASK 0x001c0000
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_GET(x) (((x) & 0x001c0000) >> 18)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_SET(x) (((x) << 18) & 0x001c0000)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL6_MODIFY(r, x) \
   ((((x) << 18) & 0x001c0000) | ((r) & 0xffe3ffff))
/* Field member: cap_pics_csr::cfg_stage_id.val5                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_MSB 17
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_LSB 15
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_RESET 0x5
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_FIELD_MASK 0x00038000
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_GET(x) (((x) & 0x00038000) >> 15)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_SET(x) (((x) << 15) & 0x00038000)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL5_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_pics_csr::cfg_stage_id.val4                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_MSB 14
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_LSB 12
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_RESET 0x4
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_FIELD_MASK 0x00007000
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_GET(x) (((x) & 0x00007000) >> 12)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_SET(x) (((x) << 12) & 0x00007000)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL4_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_pics_csr::cfg_stage_id.val3                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_MSB 11
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_LSB 9
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_RESET 0x3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_FIELD_MASK 0x00000e00
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_GET(x) (((x) & 0x00000e00) >> 9)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_SET(x) (((x) << 9) & 0x00000e00)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_pics_csr::cfg_stage_id.val2                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_MSB 8
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_LSB 6
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_RESET 0x2
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_FIELD_MASK 0x000001c0
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_GET(x) (((x) & 0x000001c0) >> 6)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_SET(x) (((x) << 6) & 0x000001c0)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL2_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_pics_csr::cfg_stage_id.val1                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_MSB 5
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_LSB 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_RESET 0x1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_FIELD_MASK 0x00000038
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_GET(x) (((x) & 0x00000038) >> 3)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_SET(x) (((x) << 3) & 0x00000038)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_pics_csr::cfg_stage_id.val0                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_MSB 2
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_LSB 0
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_WIDTH 3
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_RESET 0x0
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_FIELD_MASK 0x00000007
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_GET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_SET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_CFG_STAGE_ID_VAL0_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_pics_csr::cfg_table_profile                     */
/* Wide Register template: cap_pics_csr::cfg_table_profile                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 161 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_SIZE 0x4
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3   */
/* Register template: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 161 */
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3.end_addr_11_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_MSB 31
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_LSB 20
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_WIDTH 12
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_RESET 0x000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_FIELD_MASK 0xfff00000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_END_ADDR_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_0_3.start_addr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_MSB 19
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_LSB 0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_WIDTH 20
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_RESET 0x00000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_FIELD_MASK 0x000fffff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_GET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_SET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_0_3_START_ADDR_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3   */
/* Register template: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 161 */
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.axishift_2_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_MSB 31
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_LSB 29
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_WIDTH 3
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_RESET 0x0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_FIELD_MASK 0xe0000000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_AXISHIFT_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.log2bkts */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_MSB 28
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_LSB 26
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_WIDTH 3
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_RESET 0x0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_FIELD_MASK 0x1c000000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_GET(x) \
   (((x) & 0x1c000000) >> 26)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_SET(x) \
   (((x) << 26) & 0x1c000000)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_LOG2BKTS_MODIFY(r, x) \
   ((((x) << 26) & 0x1c000000) | ((r) & 0xe3ffffff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.opcode */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_MSB 25
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_LSB 15
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_WIDTH 11
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_RESET 0x000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_FIELD_MASK 0x03ff8000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_GET(x) \
   (((x) & 0x03ff8000) >> 15)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_SET(x) \
   (((x) << 15) & 0x03ff8000)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_OPCODE_MODIFY(r, x) \
   ((((x) << 15) & 0x03ff8000) | ((r) & 0xfc007fff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.hash */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_MSB 14
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_LSB 14
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_WIDTH 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_RESET 0x0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_HASH_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.width */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_MSB 13
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_LSB 8
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_WIDTH 6
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_RESET 0x00
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_FIELD_MASK 0x00003f00
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_WIDTH_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_1_3.end_addr_19_12 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_MSB 7
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_LSB 0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_WIDTH 8
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_RESET 0x00
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_1_3_END_ADDR_19_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3   */
/* Register template: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 161 */
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3.rlimit_en */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_MSB 2
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_LSB 2
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_WIDTH 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_RESET 0x0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_RLIMIT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::cfg_table_profile::cfg_table_profile_2_3.axishift_4_3 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_MSB 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_LSB 0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_WIDTH 2
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_RESET 0x0
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_FIELD_MASK 0x00000003
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_GET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_SET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_CFG_TABLE_PROFILE_CFG_TABLE_PROFILE_2_3_AXISHIFT_4_3_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_pics_csr::cfg_bg_update_profile                 */
/* Wide Register template: cap_pics_csr::cfg_bg_update_profile             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 174 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_SIZE 0x4
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3 */
/* Register template: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 174 */
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3.end_addr_11_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_MSB 31
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_LSB 20
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_WIDTH 12
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_RESET 0x000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_FIELD_MASK 0xfff00000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_END_ADDR_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_0_3.start_addr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_MSB 19
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_LSB 0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_WIDTH 20
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_RESET 0x00000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_FIELD_MASK 0x000fffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_GET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_SET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_0_3_START_ADDR_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3 */
/* Register template: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 174 */
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3.opcode_1_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_MSB 31
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_LSB 30
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_WIDTH 2
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_RESET 0x0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_FIELD_MASK 0xc0000000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_OPCODE_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3.timer */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_MSB 29
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_LSB 14
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_WIDTH 16
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_RESET 0x0000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_FIELD_MASK 0x3fffc000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_GET(x) \
   (((x) & 0x3fffc000) >> 14)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_SET(x) \
   (((x) << 14) & 0x3fffc000)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_TIMER_MODIFY(r, x) \
   ((((x) << 14) & 0x3fffc000) | ((r) & 0xc0003fff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3.scale */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_MSB 13
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_LSB 8
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_WIDTH 6
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_RESET 0x00
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_FIELD_MASK 0x00003f00
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_SCALE_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_1_3.end_addr_19_12 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_MSB 7
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_LSB 0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_WIDTH 8
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_RESET 0x00
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_1_3_END_ADDR_19_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3 */
/* Register template: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 174 */
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3.mode */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_MSB 18
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_LSB 18
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_WIDTH 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_RESET 0x0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_FIELD_MASK 0x00040000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MODE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3.rlimit_en */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_MSB 17
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_LSB 17
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_WIDTH 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_RESET 0x0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_FIELD_MASK 0x00020000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_RLIMIT_EN_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3.max_cycle */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_MSB 16
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_LSB 9
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_WIDTH 8
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_RESET 0x20
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_FIELD_MASK 0x0001fe00
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_MAX_CYCLE_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: cap_pics_csr::cfg_bg_update_profile::cfg_bg_update_profile_2_3.opcode_10_2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_MSB 8
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_LSB 0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_WIDTH 9
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_RESET 0x000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_FIELD_MASK 0x000001ff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_CFG_BG_UPDATE_PROFILE_2_3_OPCODE_10_2_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pics_csr::cfg_bg_update_profile_enable               */
/* Register template: cap_pics_csr::cfg_bg_update_profile_enable           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 188 */
/* Field member: cap_pics_csr::cfg_bg_update_profile_enable.vector         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_MSB 15
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_LSB 0
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_WIDTH 16
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_RESET 0x0000
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_FIELD_MASK 0x0000ffff
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_CFG_BG_UPDATE_PROFILE_ENABLE_VECTOR_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: cap_pics_csr::dhs_bg_sm                               */
/* Wide Memory template: cap_pics_csr::dhs_bg_sm                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 195 */
#define CAP_PICS_CSR_DHS_BG_SM_SIZE 0x20
#define CAP_PICS_CSR_DHS_BG_SM_BYTE_SIZE 0x80
#define CAP_PICS_CSR_DHS_BG_SM_ENTRIES 0x10
#define CAP_PICS_CSR_DHS_BG_SM_MSB 36
#define CAP_PICS_CSR_DHS_BG_SM_LSB 0
#define CAP_PICS_CSR_DHS_BG_SM_WIDTH 37
#define CAP_PICS_CSR_DHS_BG_SM_MASK 0x0000001fffffffff
#define CAP_PICS_CSR_DHS_BG_SM_GET(x) ((x) & 0x0000001fffffffff)
#define CAP_PICS_CSR_DHS_BG_SM_SET(x) ((x) & 0x0000001fffffffff)
/* Wide Register member: cap_pics_csr::dhs_bg_sm.entry                     */
/* Wide Register type referenced: cap_pics_csr::dhs_bg_sm::entry           */
/* Wide Register template referenced: cap_pics_csr::dhs_bg_sm::entry       */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_OFFSET 0x0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pics_csr::dhs_bg_sm::entry.entry_0_2               */
/* Register type referenced: cap_pics_csr::dhs_bg_sm::entry::entry_0_2     */
/* Register template referenced: cap_pics_csr::dhs_bg_sm::entry::entry_0_2 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_bg_sm::entry.entry_1_2               */
/* Register type referenced: cap_pics_csr::dhs_bg_sm::entry::entry_1_2     */
/* Register template referenced: cap_pics_csr::dhs_bg_sm::entry::entry_1_2 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_RESET_MASK 0xffffffe0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000001f

/* Wide Register type: cap_pics_csr::dhs_bg_sm::entry                      */
/* Wide Register template: cap_pics_csr::dhs_bg_sm::entry                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 202 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_SIZE 0x1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::dhs_bg_sm::entry::entry_0_2                */
/* Register template: cap_pics_csr::dhs_bg_sm::entry::entry_0_2            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 202 */
/* Field member: cap_pics_csr::dhs_bg_sm::entry::entry_0_2.addr_14_0       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_MSB 31
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_LSB 17
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_WIDTH 15
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_FIELD_MASK 0xfffe0000
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ADDR_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_pics_csr::dhs_bg_sm::entry::entry_0_2.timer           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_MSB 16
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_LSB 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_WIDTH 16
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_FIELD_MASK 0x0001fffe
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_TIMER_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_pics_csr::dhs_bg_sm::entry::entry_0_2.active          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_MSB 0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_LSB 0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_WIDTH 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_0_2_ACTIVE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::dhs_bg_sm::entry::entry_1_2                */
/* Register template: cap_pics_csr::dhs_bg_sm::entry::entry_1_2            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 202 */
/* Field member: cap_pics_csr::dhs_bg_sm::entry::entry_1_2.addr_19_15      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_MSB 4
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_LSB 0
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_WIDTH 5
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_FIELD_MASK 0x0000001f
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_GET(x) \
   ((x) & 0x0000001f)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_SET(x) \
   ((x) & 0x0000001f)
#define CAP_PICS_CSR_DHS_BG_SM_ENTRY_ENTRY_1_2_ADDR_19_15_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Memory type: cap_pics_csr::dhs_sram_update_addr                         */
/* Memory template: cap_pics_csr::dhs_sram_update_addr                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 209 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_SIZE 0x1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_BYTE_SIZE 0x4
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRIES 0x1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_MSB 19
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_WIDTH 20
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_MASK 0x000fffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_GET(x) ((x) & 0x000fffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_SET(x) ((x) & 0x000fffff)
/* Register member: cap_pics_csr::dhs_sram_update_addr.entry               */
/* Register type referenced: cap_pics_csr::dhs_sram_update_addr::entry     */
/* Register template referenced: cap_pics_csr::dhs_sram_update_addr::entry */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_RESET_MASK 0xfff00000
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_WRITE_MASK 0x000fffff

/* Register type: cap_pics_csr::dhs_sram_update_addr::entry                */
/* Register template: cap_pics_csr::dhs_sram_update_addr::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 215 */
/* Field member: cap_pics_csr::dhs_sram_update_addr::entry.address         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_MSB 19
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_WIDTH 20
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_FIELD_MASK 0x000fffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_GET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_SET(x) \
   ((x) & 0x000fffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_ADDR_ENTRY_ADDRESS_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Wide Memory type: cap_pics_csr::dhs_sram_update_data                    */
/* Wide Memory template: cap_pics_csr::dhs_sram_update_data                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 220 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_SIZE 0x8
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_BYTE_SIZE 0x20
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRIES 0x1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_MSB 255
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_WIDTH 256
/* Wide Register member: cap_pics_csr::dhs_sram_update_data.entry          */
/* Wide Register type referenced: cap_pics_csr::dhs_sram_update_data::entry */
/* Wide Register template referenced: cap_pics_csr::dhs_sram_update_data::entry */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_0_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_0_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_0_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_1_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_1_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_1_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_2_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_2_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_2_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_3_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_3_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_3_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_4_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_4_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_4_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_5_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_5_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_5_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_6_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_6_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_6_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_pics_csr::dhs_sram_update_data::entry.entry_7_8    */
/* Register type referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_7_8 */
/* Register template referenced: cap_pics_csr::dhs_sram_update_data::entry::entry_7_8 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_WRITE_MASK 0xffffffff

/* Wide Register type: cap_pics_csr::dhs_sram_update_data::entry           */
/* Wide Register template: cap_pics_csr::dhs_sram_update_data::entry       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_SIZE 0x1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_0_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_0_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_0_8.data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_1_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_1_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_1_8.data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_2_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_2_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_2_8.data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_3_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_3_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_3_8.data_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_4_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_4_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_4_8.mask_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_4_8_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_5_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_5_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_5_8.mask_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_5_8_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_6_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_6_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_6_8.mask_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_6_8_MASK_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::dhs_sram_update_data::entry::entry_7_8     */
/* Register template: cap_pics_csr::dhs_sram_update_data::entry::entry_7_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
/* Field member: cap_pics_csr::dhs_sram_update_data::entry::entry_7_8.mask_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_MSB 31
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_LSB 0
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_WIDTH 32
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_READ_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_WRITE_ACCESS 1
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_DHS_SRAM_UPDATE_DATA_ENTRY_ENTRY_7_8_MASK_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cfg_sram                                   */
/* Register template: cap_pics_csr::cfg_sram                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 232 */
/* Field member: cap_pics_csr::cfg_sram.bist_run                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_MSB 30
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_LSB 21
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_WIDTH 10
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_RESET 0x000
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_FIELD_MASK 0x7fe00000
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_GET(x) (((x) & 0x7fe00000) >> 21)
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_SET(x) (((x) << 21) & 0x7fe00000)
#define CAP_PICS_CSR_CFG_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 21) & 0x7fe00000) | ((r) & 0x801fffff))
/* Field member: cap_pics_csr::cfg_sram.ecc_disable_det                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_MSB 20
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_LSB 11
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_WIDTH 10
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_RESET 0x000
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x001ff800
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pics_csr::cfg_sram.ecc_disable_cor                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_MSB 10
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_LSB 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_WIDTH 10
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_RESET 0x000
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x000007fe
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_PICS_CSR_CFG_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_pics_csr::cfg_sram.ecc_bypass                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_MSB 0
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_LSB 0
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_WIDTH 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_RESET 0x0
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_GET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_SET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_SRAM_ECC_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::sta_sram                                   */
/* Register template: cap_pics_csr::sta_sram                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 241 */
/* Field member: cap_pics_csr::sta_sram.bist_done_pass                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_MSB 19
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_LSB 10
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_WIDTH 10
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_FIELD_MASK 0x000ffc00
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pics_csr::sta_sram.bist_done_fail                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_MSB 9
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_LSB 0
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_WIDTH 10
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x000003ff
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_GET(x) ((x) & 0x000003ff)
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_SET(x) ((x) & 0x000003ff)
#define CAP_PICS_CSR_STA_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pics_csr::cfg_scheduler_rl                           */
/* Register template: cap_pics_csr::cfg_scheduler_rl                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 249 */
/* Field member: cap_pics_csr::cfg_scheduler_rl.address_offset             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_MSB 10
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_LSB 0
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_WIDTH 11
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_RESET 0x000
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_FIELD_MASK 0x000007ff
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_ADDRESS_OFFSET_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_pics_csr::cfg_scheduler_rl_disable                   */
/* Register template: cap_pics_csr::cfg_scheduler_rl_disable               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 256 */
/* Field member: cap_pics_csr::cfg_scheduler_rl_disable.val                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_MSB 0
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_LSB 0
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_WIDTH 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_RESET 0x0
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_GET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_SET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_SCHEDULER_RL_DISABLE_VAL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pics_csr::cnt_axi_por_rdreq                     */
/* Wide Register template: cap_pics_csr::cnt_axi_por_rdreq                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 264 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_0_2   */
/* Register template: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 264 */
/* Field member: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_1_2   */
/* Register template: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 264 */
/* Field member: cap_pics_csr::cnt_axi_por_rdreq::cnt_axi_por_rdreq_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDREQ_CNT_AXI_POR_RDREQ_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_axi_por_rmwreq                    */
/* Wide Register template: cap_pics_csr::cnt_axi_por_rmwreq                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 272 */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_0_2 */
/* Register template: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 272 */
/* Field member: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_1_2 */
/* Register template: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 272 */
/* Field member: cap_pics_csr::cnt_axi_por_rmwreq::cnt_axi_por_rmwreq_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RMWREQ_CNT_AXI_POR_RMWREQ_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_axi_por_rdrsp                     */
/* Wide Register template: cap_pics_csr::cnt_axi_por_rdrsp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 280 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_0_2   */
/* Register template: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 280 */
/* Field member: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_1_2   */
/* Register template: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 280 */
/* Field member: cap_pics_csr::cnt_axi_por_rdrsp::cnt_axi_por_rdrsp_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_RDRSP_CNT_AXI_POR_RDRSP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_axi_por_wrreq                     */
/* Wide Register template: cap_pics_csr::cnt_axi_por_wrreq                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 288 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_0_2   */
/* Register template: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 288 */
/* Field member: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_1_2   */
/* Register template: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 288 */
/* Field member: cap_pics_csr::cnt_axi_por_wrreq::cnt_axi_por_wrreq_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRREQ_CNT_AXI_POR_WRREQ_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_axi_por_wrrsp                     */
/* Wide Register template: cap_pics_csr::cnt_axi_por_wrrsp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 296 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_SIZE 0x2
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_0_2   */
/* Register template: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 296 */
/* Field member: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_1_2   */
/* Register template: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 296 */
/* Field member: cap_pics_csr::cnt_axi_por_wrrsp::cnt_axi_por_wrrsp_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_AXI_POR_WRRSP_CNT_AXI_POR_WRRSP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_sram_read                         */
/* Wide Register template: cap_pics_csr::cnt_sram_read                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 304 */
#define CAP_PICS_CSR_CNT_SRAM_READ_SIZE 0x2
#define CAP_PICS_CSR_CNT_SRAM_READ_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_sram_read::cnt_sram_read_0_2           */
/* Register template: cap_pics_csr::cnt_sram_read::cnt_sram_read_0_2       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 304 */
/* Field member: cap_pics_csr::cnt_sram_read::cnt_sram_read_0_2.val_31_0   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_sram_read::cnt_sram_read_1_2           */
/* Register template: cap_pics_csr::cnt_sram_read::cnt_sram_read_1_2       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 304 */
/* Field member: cap_pics_csr::cnt_sram_read::cnt_sram_read_1_2.val_39_32  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SRAM_READ_CNT_SRAM_READ_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_sram_write                        */
/* Wide Register template: cap_pics_csr::cnt_sram_write                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 312 */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_SIZE 0x2
#define CAP_PICS_CSR_CNT_SRAM_WRITE_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_sram_write::cnt_sram_write_0_2         */
/* Register template: cap_pics_csr::cnt_sram_write::cnt_sram_write_0_2     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 312 */
/* Field member: cap_pics_csr::cnt_sram_write::cnt_sram_write_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_sram_write::cnt_sram_write_1_2         */
/* Register template: cap_pics_csr::cnt_sram_write::cnt_sram_write_1_2     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 312 */
/* Field member: cap_pics_csr::cnt_sram_write::cnt_sram_write_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SRAM_WRITE_CNT_SRAM_WRITE_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::cnt_soc_rl_msg                        */
/* Wide Register template: cap_pics_csr::cnt_soc_rl_msg                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 320 */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_SIZE 0x2
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_0_2         */
/* Register template: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_0_2     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 320 */
/* Field member: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_MSB 31
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_LSB 0
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_WIDTH 32
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_1_2         */
/* Register template: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_1_2     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 320 */
/* Field member: cap_pics_csr::cnt_soc_rl_msg::cnt_soc_rl_msg_1_2.val_39_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_MSB 7
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_LSB 0
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_WIDTH 8
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CNT_SOC_RL_MSG_CNT_SOC_RL_MSG_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cfg_debug_port                             */
/* Register template: cap_pics_csr::cfg_debug_port                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 328 */
/* Field member: cap_pics_csr::cfg_debug_port.select                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_MSB 4
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 4
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000001e
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x0000001e) >> 1)
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x0000001e)
#define CAP_PICS_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_pics_csr::cfg_debug_port.enable                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::csr_intr                                   */
/* Register template: cap_pics_csr::csr_intr                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 113 */
/* Field member: cap_pics_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::csr_intr.dowstream                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pics_csr::int_groups                                    */
/* Group template: cap_pics_csr::intgrp_status                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 97 */
#define CAP_PICS_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PICS_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pics_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_pics_csr::int_groups::intreg              */
/* Register template referenced: cap_pics_csr::intreg_status               */
#define CAP_PICS_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffff8
#define CAP_PICS_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pics_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_pics_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000007
/* Register member: cap_pics_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_pics_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_pics_csr::intreg_status               */
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffff8
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pics_csr::int_groups::intreg                         */
/* Register template: cap_pics_csr::intreg_status                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 47 */
/* Field member: cap_pics_csr::intreg_status.int_bg_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BG_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_status.int_badaddr_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_BADADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_status.int_pics_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INTREG_INT_PICS_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.int_bg_enable                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BG_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.int_badaddr_enable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BADADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.int_pics_enable               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICS_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_groups::int_rw_reg                     */
/* Register template: cap_pics_csr::intreg_status                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 47 */
/* Field member: cap_pics_csr::intreg_status.int_bg_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BG_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_status.int_badaddr_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_BADADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_status.int_pics_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_GROUPS_INT_RW_REG_INT_PICS_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pics_csr::int_pics                                      */
/* Group template: cap_pics_csr::intgrp                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 76 */
#define CAP_PICS_CSR_INT_PICS_SIZE 0x4
#define CAP_PICS_CSR_INT_PICS_BYTE_SIZE 0x10
/* Register member: cap_pics_csr::intgrp.intreg                            */
/* Register type referenced: cap_pics_csr::int_pics::intreg                */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_PICS_INTREG_OFFSET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_PICS_INTREG_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INTREG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INTREG_WRITE_MASK 0x0000000f
/* Register member: cap_pics_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_pics_csr::int_pics::int_test_set          */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_OFFSET 0x1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_WRITE_MASK 0x0000000f
/* Register member: cap_pics_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_pics_csr::int_pics::int_enable_set        */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_WRITE_MASK 0x0000000f
/* Register member: cap_pics_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_pics_csr::int_pics::int_enable_clear      */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_WRITE_MASK 0x0000000f

/* Register type: cap_pics_csr::int_pics::intreg                           */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.picc_interrupt                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_PICS_INTREG_PICC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.too_many_rl_sch_error_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_PICS_INTREG_TOO_MANY_RL_SCH_ERROR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.correctable_ecc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_PICS_INTREG_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.uncorrectable_ecc_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_pics::int_test_set                     */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.picc_interrupt                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_PICC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.too_many_rl_sch_error_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_TOO_MANY_RL_SCH_ERROR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.correctable_ecc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.uncorrectable_ecc_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_pics::int_enable_set                   */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.picc_enable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_PICC_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.too_many_rl_sch_error_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_TOO_MANY_RL_SCH_ERROR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.correctable_ecc_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.uncorrectable_ecc_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_pics::int_enable_clear                 */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.picc_enable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_PICC_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.too_many_rl_sch_error_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_TOO_MANY_RL_SCH_ERROR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.correctable_ecc_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.uncorrectable_ecc_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_PICS_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pics_csr::int_badaddr                                   */
/* Group template: cap_pics_csr::intgrp                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 76 */
#define CAP_PICS_CSR_INT_BADADDR_SIZE 0x4
#define CAP_PICS_CSR_INT_BADADDR_BYTE_SIZE 0x10
/* Register member: cap_pics_csr::intgrp.intreg                            */
/* Register type referenced: cap_pics_csr::int_badaddr::intreg             */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_OFFSET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INTREG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRITE_MASK 0x0003ffff
/* Register member: cap_pics_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_pics_csr::int_badaddr::int_test_set       */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_OFFSET 0x1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRITE_MASK 0x0003ffff
/* Register member: cap_pics_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_pics_csr::int_badaddr::int_enable_set     */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRITE_MASK 0x0003ffff
/* Register member: cap_pics_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_pics_csr::int_badaddr::int_enable_clear   */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRITE_MASK 0x0003ffff

/* Register type: cap_pics_csr::int_badaddr::intreg                        */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.bg_bad_addr_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_MSB 17
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_LSB 17
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_BG_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pics_csr::intreg.cpu_bad_addr_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_MSB 16
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_LSB 16
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_CPU_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pics_csr::intreg.wrreq7_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_MSB 15
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_LSB 15
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ7_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg.rdreq7_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_MSB 14
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_LSB 14
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ7_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg.wrreq6_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_MSB 13
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_LSB 13
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ6_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg.rdreq6_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_MSB 12
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_LSB 12
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ6_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg.wrreq5_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_MSB 11
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_LSB 11
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ5_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg.rdreq5_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_MSB 10
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_LSB 10
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ5_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg.wrreq4_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_MSB 9
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_LSB 9
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ4_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg.rdreq4_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_MSB 8
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_LSB 8
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ4_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg.wrreq3_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_MSB 7
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_LSB 7
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ3_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg.rdreq3_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_MSB 6
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_LSB 6
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ3_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg.wrreq2_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_MSB 5
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_LSB 5
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ2_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg.rdreq2_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_MSB 4
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_LSB 4
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ2_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg.wrreq1_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ1_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.rdreq1_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ1_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.wrreq0_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_WRREQ0_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.rdreq0_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INTREG_RDREQ0_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_badaddr::int_test_set                  */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.bg_bad_addr_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_MSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_LSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_BG_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pics_csr::intreg.cpu_bad_addr_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_MSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_LSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_CPU_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pics_csr::intreg.wrreq7_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_MSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_LSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ7_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg.rdreq7_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_MSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_LSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ7_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg.wrreq6_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_MSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_LSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ6_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg.rdreq6_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_MSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_LSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ6_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg.wrreq5_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_MSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_LSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ5_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg.rdreq5_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_MSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_LSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ5_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg.wrreq4_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_MSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_LSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ4_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg.rdreq4_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_MSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_LSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ4_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg.wrreq3_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_MSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_LSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ3_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg.rdreq3_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_MSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_LSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ3_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg.wrreq2_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_MSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_LSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ2_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg.rdreq2_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_MSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_LSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ2_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg.wrreq1_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ1_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.rdreq1_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ1_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.wrreq0_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_WRREQ0_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.rdreq0_bad_addr_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_TEST_SET_RDREQ0_BAD_ADDR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_badaddr::int_enable_set                */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.bg_bad_addr_enable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_MSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_LSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_BG_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pics_csr::intreg_enable.cpu_bad_addr_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_MSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_LSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_CPU_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pics_csr::intreg_enable.wrreq7_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_MSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_LSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ7_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg_enable.rdreq7_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_MSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_LSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ7_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg_enable.wrreq6_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_MSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_LSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ6_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg_enable.rdreq6_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_MSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_LSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ6_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg_enable.wrreq5_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_MSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_LSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ5_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg_enable.rdreq5_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_MSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_LSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ5_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg_enable.wrreq4_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_MSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_LSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ4_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg_enable.rdreq4_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_MSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_LSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ4_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg_enable.wrreq3_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_MSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_LSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ3_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg_enable.rdreq3_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_MSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_LSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ3_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg_enable.wrreq2_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_MSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_LSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ2_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg_enable.rdreq2_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_MSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_LSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ2_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg_enable.wrreq1_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ1_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.rdreq1_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ1_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.wrreq0_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_WRREQ0_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.rdreq0_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_SET_RDREQ0_BAD_ADDR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_badaddr::int_enable_clear              */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.bg_bad_addr_enable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_MSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_LSB 17
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_BG_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pics_csr::intreg_enable.cpu_bad_addr_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_MSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_LSB 16
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_CPU_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pics_csr::intreg_enable.wrreq7_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_MSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_LSB 15
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ7_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg_enable.rdreq7_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_MSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_LSB 14
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ7_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg_enable.wrreq6_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_MSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_LSB 13
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ6_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg_enable.rdreq6_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_MSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_LSB 12
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ6_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg_enable.wrreq5_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_MSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_LSB 11
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ5_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg_enable.rdreq5_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_MSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_LSB 10
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ5_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg_enable.wrreq4_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_MSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_LSB 9
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ4_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg_enable.rdreq4_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_MSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_LSB 8
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ4_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg_enable.wrreq3_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_MSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_LSB 7
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ3_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg_enable.rdreq3_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_MSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_LSB 6
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ3_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg_enable.wrreq2_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_MSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_LSB 5
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ2_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg_enable.rdreq2_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_MSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_LSB 4
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ2_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg_enable.wrreq1_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ1_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.rdreq1_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ1_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.wrreq0_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_WRREQ0_BAD_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.rdreq0_bad_addr_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BADADDR_INT_ENABLE_CLEAR_RDREQ0_BAD_ADDR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pics_csr::int_bg                                        */
/* Group template: cap_pics_csr::intgrp                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 76 */
#define CAP_PICS_CSR_INT_BG_SIZE 0x4
#define CAP_PICS_CSR_INT_BG_BYTE_SIZE 0x10
/* Register member: cap_pics_csr::intgrp.intreg                            */
/* Register type referenced: cap_pics_csr::int_bg::intreg                  */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_BG_INTREG_OFFSET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_BYTE_OFFSET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BG_INTREG_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INTREG_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INTREG_WRITE_MASK 0x0000ffff
/* Register member: cap_pics_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_pics_csr::int_bg::int_test_set            */
/* Register template referenced: cap_pics_csr::intreg                      */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_OFFSET 0x1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_WRITE_MASK 0x0000ffff
/* Register member: cap_pics_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_pics_csr::int_bg::int_enable_set          */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_WRITE_MASK 0x0000ffff
/* Register member: cap_pics_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_pics_csr::int_bg::int_enable_clear        */
/* Register template referenced: cap_pics_csr::intreg_enable               */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_WRITE_MASK 0x0000ffff

/* Register type: cap_pics_csr::int_bg::intreg                             */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.unfinished_bg15_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_MSB 15
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_LSB 15
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg.unfinished_bg14_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_MSB 14
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_LSB 14
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg.unfinished_bg13_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_MSB 13
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_LSB 13
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg.unfinished_bg12_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_MSB 12
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_LSB 12
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg.unfinished_bg11_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_MSB 11
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_LSB 11
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg.unfinished_bg10_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_MSB 10
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_LSB 10
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg.unfinished_bg9_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_MSB 9
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_LSB 9
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg.unfinished_bg8_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_MSB 8
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_LSB 8
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg.unfinished_bg7_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_MSB 7
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_LSB 7
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg.unfinished_bg6_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_MSB 6
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_LSB 6
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg.unfinished_bg5_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_MSB 5
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_LSB 5
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg.unfinished_bg4_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_MSB 4
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_LSB 4
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg.unfinished_bg3_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.unfinished_bg2_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.unfinished_bg1_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.unfinished_bg0_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INTREG_UNFINISHED_BG0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_bg::int_test_set                       */
/* Register template: cap_pics_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 12 */
/* Field member: cap_pics_csr::intreg.unfinished_bg15_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_MSB 15
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_LSB 15
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg.unfinished_bg14_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_MSB 14
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_LSB 14
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg.unfinished_bg13_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_MSB 13
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_LSB 13
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg.unfinished_bg12_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_MSB 12
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_LSB 12
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg.unfinished_bg11_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_MSB 11
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_LSB 11
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg.unfinished_bg10_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_MSB 10
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_LSB 10
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg.unfinished_bg9_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_MSB 9
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_LSB 9
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg.unfinished_bg8_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_MSB 8
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_LSB 8
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg.unfinished_bg7_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_MSB 7
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_LSB 7
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg.unfinished_bg6_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_MSB 6
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_LSB 6
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg.unfinished_bg5_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_MSB 5
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_LSB 5
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg.unfinished_bg4_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_MSB 4
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_LSB 4
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg.unfinished_bg3_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_MSB 3
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_LSB 3
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg.unfinished_bg2_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_MSB 2
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_LSB 2
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg.unfinished_bg1_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_MSB 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_LSB 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg.unfinished_bg0_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_MSB 0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_LSB 0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_TEST_SET_UNFINISHED_BG0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_bg::int_enable_set                     */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg15_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_MSB 15
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_LSB 15
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg14_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_MSB 14
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_LSB 14
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg13_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_MSB 13
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_LSB 13
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg12_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_MSB 12
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_LSB 12
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg11_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_MSB 11
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_LSB 11
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg10_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_MSB 10
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_LSB 10
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg9_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_MSB 9
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_LSB 9
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg8_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_MSB 8
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_LSB 8
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg7_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_MSB 7
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_LSB 7
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg6_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_MSB 6
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_LSB 6
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg5_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_MSB 5
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_LSB 5
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg4_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_MSB 4
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_LSB 4
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg3_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg2_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg1_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg0_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_SET_UNFINISHED_BG0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::int_bg::int_enable_clear                   */
/* Register template: cap_pics_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 35 */
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg15_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_MSB 15
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_LSB 15
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_FIELD_MASK 0x00008000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg14_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_MSB 14
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_LSB 14
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_FIELD_MASK 0x00004000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg13_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_MSB 13
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_LSB 13
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_FIELD_MASK 0x00002000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg12_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_MSB 12
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_LSB 12
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_FIELD_MASK 0x00001000
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg11_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_MSB 11
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_LSB 11
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_FIELD_MASK 0x00000800
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg10_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_MSB 10
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_LSB 10
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_FIELD_MASK 0x00000400
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg9_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_MSB 9
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_LSB 9
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_FIELD_MASK 0x00000200
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg8_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_MSB 8
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_LSB 8
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_FIELD_MASK 0x00000100
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg7_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_MSB 7
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_LSB 7
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_FIELD_MASK 0x00000080
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg6_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_MSB 6
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_LSB 6
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg5_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_MSB 5
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_LSB 5
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg4_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_MSB 4
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_LSB 4
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg3_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_MSB 3
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_LSB 3
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg2_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_MSB 2
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_LSB 2
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg1_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_MSB 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_LSB 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::intreg_enable.unfinished_bg0_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_MSB 0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_LSB 0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_WIDTH 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_READ_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_RESET 0x0
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICS_CSR_INT_BG_INT_ENABLE_CLEAR_UNFINISHED_BG0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::sta_ecc                                    */
/* Register template: cap_pics_csr::sta_ecc                                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 383 */
/* Field member: cap_pics_csr::sta_ecc.addr                                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_ECC_ADDR_MSB 26
#define CAP_PICS_CSR_STA_ECC_ADDR_LSB 11
#define CAP_PICS_CSR_STA_ECC_ADDR_WIDTH 16
#define CAP_PICS_CSR_STA_ECC_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_ECC_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_ECC_ADDR_FIELD_MASK 0x07fff800
#define CAP_PICS_CSR_STA_ECC_ADDR_GET(x) (((x) & 0x07fff800) >> 11)
#define CAP_PICS_CSR_STA_ECC_ADDR_SET(x) (((x) << 11) & 0x07fff800)
#define CAP_PICS_CSR_STA_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x07fff800) | ((r) & 0xf80007ff))
/* Field member: cap_pics_csr::sta_ecc.syndrome                            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_ECC_SYNDROME_MSB 10
#define CAP_PICS_CSR_STA_ECC_SYNDROME_LSB 2
#define CAP_PICS_CSR_STA_ECC_SYNDROME_WIDTH 9
#define CAP_PICS_CSR_STA_ECC_SYNDROME_READ_ACCESS 1
#define CAP_PICS_CSR_STA_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_ECC_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PICS_CSR_STA_ECC_SYNDROME_GET(x) (((x) & 0x000007fc) >> 2)
#define CAP_PICS_CSR_STA_ECC_SYNDROME_SET(x) (((x) << 2) & 0x000007fc)
#define CAP_PICS_CSR_STA_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pics_csr::sta_ecc.correctable                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_MSB 1
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_LSB 1
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_WIDTH 1
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PICS_CSR_STA_ECC_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pics_csr::sta_ecc.uncorrectable                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_MSB 0
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_LSB 0
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PICS_CSR_STA_ECC_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pics_csr::sta_bg_bad_addr                            */
/* Register template: cap_pics_csr::sta_bg_bad_addr                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 391 */
/* Field member: cap_pics_csr::sta_bg_bad_addr.start_addr                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_MSB 23
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_LSB 4
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_WIDTH 20
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_FIELD_MASK 0x00fffff0
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_GET(x) \
   (((x) & 0x00fffff0) >> 4)
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_SET(x) \
   (((x) << 4) & 0x00fffff0)
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_START_ADDR_MODIFY(r, x) \
   ((((x) << 4) & 0x00fffff0) | ((r) & 0xff00000f))
/* Field member: cap_pics_csr::sta_bg_bad_addr.id                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_MSB 3
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_LSB 0
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_WIDTH 4
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_READ_ACCESS 1
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_FIELD_MASK 0x0000000f
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_GET(x) ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_SET(x) ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_BG_BAD_ADDR_ID_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pics_csr::sta_cpu_bad_addr                           */
/* Register template: cap_pics_csr::sta_cpu_bad_addr                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 397 */
/* Field member: cap_pics_csr::sta_cpu_bad_addr.value                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_MSB 15
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_LSB 0
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_WIDTH 16
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_READ_ACCESS 1
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_FIELD_MASK 0x0000ffff
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_GET(x) ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_SET(x) ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_CPU_BAD_ADDR_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pics_csr::sta_rdreq_bad_addr                         */
/* Register template: cap_pics_csr::sta_rdreq_bad_addr                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 402 */
/* Field member: cap_pics_csr::sta_rdreq_bad_addr.tbl_addr                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_MSB 22
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_LSB 3
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_WIDTH 20
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_FIELD_MASK 0x007ffff8
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_TBL_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_pics_csr::sta_rdreq_bad_addr.src                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_MSB 2
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_LSB 0
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_WIDTH 3
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_FIELD_MASK 0x00000007
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_GET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_SET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_STA_RDREQ_BAD_ADDR_SRC_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_pics_csr::sta_wrreq_bad_addr                         */
/* Register template: cap_pics_csr::sta_wrreq_bad_addr                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 408 */
/* Field member: cap_pics_csr::sta_wrreq_bad_addr.tbl_addr                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_MSB 22
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_LSB 3
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_WIDTH 20
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_FIELD_MASK 0x007ffff8
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_TBL_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_pics_csr::sta_wrreq_bad_addr.src                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_MSB 2
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_LSB 0
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_WIDTH 3
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_FIELD_MASK 0x00000007
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_GET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_SET(x) ((x) & 0x00000007)
#define CAP_PICS_CSR_STA_WRREQ_BAD_ADDR_SRC_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_pics_csr::sta_rdreq_arb_fifo_depth              */
/* Wide Register template: cap_pics_csr::sta_rdreq_arb_fifo_depth          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 414 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_SIZE 0x2
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2 */
/* Register template: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 414 */
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2.fifo3 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_MSB 31
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_LSB 24
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_FIELD_MASK 0xff000000
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2.fifo2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_MSB 23
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_LSB 16
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_FIELD_MASK 0x00ff0000
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2.fifo1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_MSB 15
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_LSB 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_FIELD_MASK 0x0000ff00
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_0_2.fifo0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_MSB 7
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_LSB 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_0_2_FIFO0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2 */
/* Register template: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 414 */
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2.fifo7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_MSB 31
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_LSB 24
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_FIELD_MASK 0xff000000
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2.fifo6 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_MSB 23
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_LSB 16
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_FIELD_MASK 0x00ff0000
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2.fifo5 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_MSB 15
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_LSB 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_FIELD_MASK 0x0000ff00
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pics_csr::sta_rdreq_arb_fifo_depth::sta_rdreq_arb_fifo_depth_1_2.fifo4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_MSB 7
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_LSB 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_WIDTH 8
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDREQ_ARB_FIFO_DEPTH_STA_RDREQ_ARB_FIFO_DEPTH_1_2_FIFO4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pics_csr::sta_rdrsp_fifo_depth                  */
/* Wide Register template: cap_pics_csr::sta_rdrsp_fifo_depth              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 426 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_SIZE 0x4
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_BYTE_SIZE 0x10

/* Register type: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3 */
/* Register template: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 426 */
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3.fifo3_4_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_MSB 31
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_LSB 27
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_WIDTH 5
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_FIELD_MASK 0xf8000000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO3_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3.fifo2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_MSB 26
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_LSB 18
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_FIELD_MASK 0x07fc0000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_GET(x) \
   (((x) & 0x07fc0000) >> 18)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_SET(x) \
   (((x) << 18) & 0x07fc0000)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO2_MODIFY(r, x) \
   ((((x) << 18) & 0x07fc0000) | ((r) & 0xf803ffff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3.fifo1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_MSB 17
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_LSB 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_FIELD_MASK 0x0003fe00
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_GET(x) \
   (((x) & 0x0003fe00) >> 9)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_SET(x) \
   (((x) << 9) & 0x0003fe00)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO1_MODIFY(r, x) \
   ((((x) << 9) & 0x0003fe00) | ((r) & 0xfffc01ff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_0_3.fifo0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_MSB 8
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_LSB 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_FIELD_MASK 0x000001ff
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_0_3_FIFO0_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3 */
/* Register template: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 426 */
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3.fifo7_0_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_MSB 31
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_LSB 31
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_WIDTH 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_FIELD_MASK 0x80000000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO7_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3.fifo6 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_MSB 30
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_LSB 22
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_FIELD_MASK 0x7fc00000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_GET(x) \
   (((x) & 0x7fc00000) >> 22)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_SET(x) \
   (((x) << 22) & 0x7fc00000)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO6_MODIFY(r, x) \
   ((((x) << 22) & 0x7fc00000) | ((r) & 0x803fffff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3.fifo5 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_MSB 21
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_LSB 13
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_FIELD_MASK 0x003fe000
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_GET(x) \
   (((x) & 0x003fe000) >> 13)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_SET(x) \
   (((x) << 13) & 0x003fe000)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO5_MODIFY(r, x) \
   ((((x) << 13) & 0x003fe000) | ((r) & 0xffc01fff))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3.fifo4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_MSB 12
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_LSB 4
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_WIDTH 9
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_FIELD_MASK 0x00001ff0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_GET(x) \
   (((x) & 0x00001ff0) >> 4)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_SET(x) \
   (((x) << 4) & 0x00001ff0)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO4_MODIFY(r, x) \
   ((((x) << 4) & 0x00001ff0) | ((r) & 0xffffe00f))
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_1_3.fifo3_8_5 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_MSB 3
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_LSB 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_WIDTH 4
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_FIELD_MASK 0x0000000f
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_1_3_FIFO3_8_5_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_2_3 */
/* Register template: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_2_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 426 */
/* Field member: cap_pics_csr::sta_rdrsp_fifo_depth::sta_rdrsp_fifo_depth_2_3.fifo7_8_1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_MSB 7
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_LSB 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_WIDTH 8
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_RDRSP_FIFO_DEPTH_STA_RDRSP_FIFO_DEPTH_2_3_FIFO7_8_1_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth              */
/* Register template: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 438 */
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo7         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_MSB 15
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_LSB 14
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_FIELD_MASK 0x0000c000
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO7_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo6         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_MSB 13
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_LSB 12
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_FIELD_MASK 0x00003000
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO6_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo5         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_MSB 11
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_LSB 10
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_FIELD_MASK 0x00000c00
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO5_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo4         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_MSB 9
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_LSB 8
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_FIELD_MASK 0x00000300
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO4_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo3         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_MSB 7
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_LSB 6
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_FIELD_MASK 0x000000c0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo2         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_MSB 5
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_LSB 4
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_FIELD_MASK 0x00000030
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo1         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_MSB 3
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_LSB 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_FIELD_MASK 0x0000000c
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pics_csr::sta_wrreq_addr_arb_fifo_depth.fifo0         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_MSB 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_LSB 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_FIELD_MASK 0x00000003
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_GET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_SET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_STA_WRREQ_ADDR_ARB_FIFO_DEPTH_FIFO0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pics_csr::sta_wrreq_data_arb_fifo_depth              */
/* Register template: cap_pics_csr::sta_wrreq_data_arb_fifo_depth          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 450 */
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo7         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_MSB 15
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_LSB 14
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_FIELD_MASK 0x0000c000
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO7_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo6         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_MSB 13
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_LSB 12
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_FIELD_MASK 0x00003000
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO6_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo5         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_MSB 11
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_LSB 10
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_FIELD_MASK 0x00000c00
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO5_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo4         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_MSB 9
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_LSB 8
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_FIELD_MASK 0x00000300
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO4_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo3         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_MSB 7
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_LSB 6
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_FIELD_MASK 0x000000c0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo2         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_MSB 5
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_LSB 4
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_FIELD_MASK 0x00000030
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo1         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_MSB 3
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_LSB 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_FIELD_MASK 0x0000000c
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pics_csr::sta_wrreq_data_arb_fifo_depth.fifo0         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_MSB 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_LSB 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_WIDTH 2
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_FIELD_MASK 0x00000003
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_GET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_SET(x) \
   ((x) & 0x00000003)
#define CAP_PICS_CSR_STA_WRREQ_DATA_ARB_FIFO_DEPTH_FIFO0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pics_csr::sta_wrrsp_fifo_depth                       */
/* Register template: cap_pics_csr::sta_wrrsp_fifo_depth                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 462 */
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo7                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_MSB 31
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_LSB 28
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_FIELD_MASK 0xf0000000
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO7_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo6                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_MSB 27
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_LSB 24
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_FIELD_MASK 0x0f000000
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO6_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo5                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_MSB 23
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_LSB 20
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_FIELD_MASK 0x00f00000
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_SET(x) \
   (((x) << 20) & 0x00f00000)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO5_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo4                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_MSB 19
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_LSB 16
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_FIELD_MASK 0x000f0000
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_SET(x) \
   (((x) << 16) & 0x000f0000)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO4_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo3                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_MSB 15
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_LSB 12
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_FIELD_MASK 0x0000f000
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO3_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo2                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_MSB 11
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_LSB 8
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_FIELD_MASK 0x00000f00
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo1                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_MSB 7
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_LSB 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_FIELD_MASK 0x000000f0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO1_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pics_csr::sta_wrrsp_fifo_depth.fifo0                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_MSB 3
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_LSB 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_WIDTH 4
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_READ_ACCESS 1
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_FIELD_MASK 0x0000000f
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_GET(x) ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_SET(x) ((x) & 0x0000000f)
#define CAP_PICS_CSR_STA_WRRSP_FIFO_DEPTH_FIFO0_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Addressmap type: cap_picc_csr                                           */
/* Addressmap template: cap_picc_csr                                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 2 */
#define CAP_PICC_CSR_SIZE 0x40000
#define CAP_PICC_CSR_BYTE_SIZE 0x100000
/* Wide Memory member: cap_picc_csr.sta_inval_cam                          */
/* Wide Memory type referenced: cap_picc_csr::sta_inval_cam                */
/* Wide Memory template referenced: cap_picc_csr::sta_inval_cam            */
#define CAP_PICC_CSR_STA_INVAL_CAM_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_WRITE_ACCESS 0
/* Memory member: cap_picc_csr.filter_addr_lo_m                            */
/* Memory type referenced: cap_picc_csr::filter_addr_lo_m                  */
/* Memory template referenced: cap_picc_csr::filter_addr_lo_m              */
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_OFFSET 0x80
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_BYTE_OFFSET 0x200
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_READ_MASK 0xfffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_WRITE_MASK 0xfffffff
/* Memory member: cap_picc_csr.filter_addr_hi_m                            */
/* Memory type referenced: cap_picc_csr::filter_addr_hi_m                  */
/* Memory template referenced: cap_picc_csr::filter_addr_hi_m              */
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_OFFSET 0x88
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_BYTE_OFFSET 0x220
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_READ_MASK 0xfffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_WRITE_MASK 0xfffffff
/* Memory member: cap_picc_csr.filter_addr_ctl_m                           */
/* Memory type referenced: cap_picc_csr::filter_addr_ctl_m                 */
/* Memory template referenced: cap_picc_csr::filter_addr_ctl_m             */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_OFFSET 0x90
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_BYTE_OFFSET 0x240
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_READ_MASK 0xf
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_WRITE_MASK 0xf
/* Register member: cap_picc_csr.cfg_filter_m                              */
/* Register type referenced: cap_picc_csr::cfg_filter_m                    */
/* Register template referenced: cap_picc_csr::cfg_filter_m                */
#define CAP_PICC_CSR_CFG_FILTER_M_OFFSET 0x98
#define CAP_PICC_CSR_CFG_FILTER_M_BYTE_OFFSET 0x260
#define CAP_PICC_CSR_CFG_FILTER_M_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_FILTER_M_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_FILTER_M_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_FILTER_M_WRITE_MASK 0x0000ffff
/* Memory member: cap_picc_csr.filter_addr_lo_s                            */
/* Memory type referenced: cap_picc_csr::filter_addr_lo_s                  */
/* Memory template referenced: cap_picc_csr::filter_addr_lo_s              */
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_OFFSET 0xa0
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_BYTE_OFFSET 0x280
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_READ_MASK 0xfffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_WRITE_MASK 0xfffffff
/* Memory member: cap_picc_csr.filter_addr_hi_s                            */
/* Memory type referenced: cap_picc_csr::filter_addr_hi_s                  */
/* Memory template referenced: cap_picc_csr::filter_addr_hi_s              */
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_OFFSET 0xa8
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_BYTE_OFFSET 0x2a0
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_READ_MASK 0xfffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_WRITE_MASK 0xfffffff
/* Memory member: cap_picc_csr.filter_addr_ctl_s                           */
/* Memory type referenced: cap_picc_csr::filter_addr_ctl_s                 */
/* Memory template referenced: cap_picc_csr::filter_addr_ctl_s             */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_OFFSET 0xb0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_BYTE_OFFSET 0x2c0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_READ_MASK 0xf
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_WRITE_MASK 0xf
/* Register member: cap_picc_csr.cfg_filter_s                              */
/* Register type referenced: cap_picc_csr::cfg_filter_s                    */
/* Register template referenced: cap_picc_csr::cfg_filter_s                */
#define CAP_PICC_CSR_CFG_FILTER_S_OFFSET 0xb8
#define CAP_PICC_CSR_CFG_FILTER_S_BYTE_OFFSET 0x2e0
#define CAP_PICC_CSR_CFG_FILTER_S_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_FILTER_S_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_FILTER_S_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_FILTER_S_WRITE_MASK 0x0000ffff
/* Register member: cap_picc_csr.cfg_cache_global                          */
/* Register type referenced: cap_picc_csr::cfg_cache_global                */
/* Register template referenced: cap_picc_csr::cfg_cache_global            */
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_OFFSET 0xb9
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYTE_OFFSET 0x2e4
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_RESET_VALUE 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_WRITE_MASK 0x00000003
/* Register member: cap_picc_csr.cfg_cache_fill_axi                        */
/* Register type referenced: cap_picc_csr::cfg_cache_fill_axi              */
/* Register template referenced: cap_picc_csr::cfg_cache_fill_axi          */
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_OFFSET 0xba
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_BYTE_OFFSET 0x2e8
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_WRITE_MASK 0x00000fff
/* Memory member: cap_picc_csr.dhs_cache_invalidate                        */
/* Memory type referenced: cap_picc_csr::dhs_cache_invalidate              */
/* Memory template referenced: cap_picc_csr::dhs_cache_invalidate          */
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_OFFSET 0xbb
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_BYTE_OFFSET 0x2ec
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_READ_MASK 0x1fffffff
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_WRITE_MASK 0x1fffffff
/* Wide Memory member: cap_picc_csr.dhs_cache_tag_sram0                    */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_tag_sram0          */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_tag_sram0      */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_OFFSET 0x800
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_BYTE_OFFSET 0x2000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_WRITE_ACCESS 1
/* Wide Memory member: cap_picc_csr.dhs_cache_tag_sram1                    */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_tag_sram1          */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_tag_sram1      */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_OFFSET 0x1000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_BYTE_OFFSET 0x4000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_WRITE_ACCESS 1
/* Wide Memory member: cap_picc_csr.dhs_cache_data_sram0                   */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_data_sram0         */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_data_sram0     */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_OFFSET 0x8000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_BYTE_OFFSET 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_WRITE_ACCESS 1
/* Wide Memory member: cap_picc_csr.dhs_cache_data_sram1                   */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_data_sram1         */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_data_sram1     */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_OFFSET 0x10000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_BYTE_OFFSET 0x40000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_WRITE_ACCESS 1
/* Wide Memory member: cap_picc_csr.dhs_cache_data_sram2                   */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_data_sram2         */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_data_sram2     */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_OFFSET 0x18000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_BYTE_OFFSET 0x60000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_WRITE_ACCESS 1
/* Wide Memory member: cap_picc_csr.dhs_cache_data_sram3                   */
/* Wide Memory type referenced: cap_picc_csr::dhs_cache_data_sram3         */
/* Wide Memory template referenced: cap_picc_csr::dhs_cache_data_sram3     */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_OFFSET 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_BYTE_OFFSET 0x80000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_WRITE_ACCESS 1
/* Register member: cap_picc_csr.cfg_cache_ecc                             */
/* Register type referenced: cap_picc_csr::cfg_cache_ecc                   */
/* Register template referenced: cap_picc_csr::cfg_cache_ecc               */
#define CAP_PICC_CSR_CFG_CACHE_ECC_OFFSET 0x28000
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYTE_OFFSET 0xa0000
#define CAP_PICC_CSR_CFG_CACHE_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_CACHE_ECC_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_ECC_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_ECC_WRITE_MASK 0x00000007
/* Register member: cap_picc_csr.sta_cache_ecc                             */
/* Register type referenced: cap_picc_csr::sta_cache_ecc                   */
/* Register template referenced: cap_picc_csr::sta_cache_ecc               */
#define CAP_PICC_CSR_STA_CACHE_ECC_OFFSET 0x28001
#define CAP_PICC_CSR_STA_CACHE_ECC_BYTE_OFFSET 0xa0004
#define CAP_PICC_CSR_STA_CACHE_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_ECC_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_ECC_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_STA_CACHE_ECC_RESET_MASK 0xfc000000
#define CAP_PICC_CSR_STA_CACHE_ECC_READ_MASK 0xffffffff
#define CAP_PICC_CSR_STA_CACHE_ECC_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr.sta_cache_bist                            */
/* Register type referenced: cap_picc_csr::sta_cache_bist                  */
/* Register template referenced: cap_picc_csr::sta_cache_bist              */
#define CAP_PICC_CSR_STA_CACHE_BIST_OFFSET 0x28002
#define CAP_PICC_CSR_STA_CACHE_BIST_BYTE_OFFSET 0xa0008
#define CAP_PICC_CSR_STA_CACHE_BIST_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_STA_CACHE_BIST_RESET_MASK 0xfffff000
#define CAP_PICC_CSR_STA_CACHE_BIST_READ_MASK 0xffffffff
#define CAP_PICC_CSR_STA_CACHE_BIST_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr.csr_intr                                  */
/* Register type referenced: cap_picc_csr::csr_intr                        */
/* Register template referenced: cap_picc_csr::csr_intr                    */
#define CAP_PICC_CSR_CSR_INTR_OFFSET 0x28003
#define CAP_PICC_CSR_CSR_INTR_BYTE_OFFSET 0xa000c
#define CAP_PICC_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PICC_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PICC_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PICC_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_picc_csr.int_groups                                   */
/* Group type referenced: cap_picc_csr::int_groups                         */
/* Group template referenced: cap_picc_csr::intgrp_status                  */
#define CAP_PICC_CSR_INT_GROUPS_OFFSET 0x28004
#define CAP_PICC_CSR_INT_GROUPS_BYTE_OFFSET 0xa0010
#define CAP_PICC_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_picc_csr.int_picc                                     */
/* Group type referenced: cap_picc_csr::int_picc                           */
/* Group template referenced: cap_picc_csr::intgrp                         */
#define CAP_PICC_CSR_INT_PICC_OFFSET 0x28008
#define CAP_PICC_CSR_INT_PICC_BYTE_OFFSET 0xa0020
#define CAP_PICC_CSR_INT_PICC_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_WRITE_ACCESS 1
/* Register member: cap_picc_csr.cfg_cache_bist                            */
/* Register type referenced: cap_picc_csr::cfg_cache_bist                  */
/* Register template referenced: cap_picc_csr::cfg_cache_bist              */
#define CAP_PICC_CSR_CFG_CACHE_BIST_OFFSET 0x2800c
#define CAP_PICC_CSR_CFG_CACHE_BIST_BYTE_OFFSET 0xa0030
#define CAP_PICC_CSR_CFG_CACHE_BIST_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_CACHE_BIST_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_BIST_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_BIST_WRITE_MASK 0x0000003f
/* Register member: cap_picc_csr.cfg_cache_cnt_ctrl                        */
/* Register type referenced: cap_picc_csr::cfg_cache_cnt_ctrl              */
/* Register template referenced: cap_picc_csr::cfg_cache_cnt_ctrl          */
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_OFFSET 0x2800d
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_BYTE_OFFSET 0xa0034
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_RESET_VALUE 0x00000002
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_WRITE_MASK 0x00000003
/* Memory member: cap_picc_csr.dhs_cache_cnt                               */
/* Memory type referenced: cap_picc_csr::dhs_cache_cnt                     */
/* Memory template referenced: cap_picc_csr::dhs_cache_cnt                 */
#define CAP_PICC_CSR_DHS_CACHE_CNT_OFFSET 0x28010
#define CAP_PICC_CSR_DHS_CACHE_CNT_BYTE_OFFSET 0xa0040
#define CAP_PICC_CSR_DHS_CACHE_CNT_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_CNT_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr.cfg_cache_debug                           */
/* Register type referenced: cap_picc_csr::cfg_cache_debug                 */
/* Register template referenced: cap_picc_csr::cfg_cache_debug             */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_OFFSET 0x28018
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_BYTE_OFFSET 0xa0060
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_WRITE_MASK 0x00000007
/* Wide Register member: cap_picc_csr.cfg_cache_debug_range                */
/* Wide Register type referenced: cap_picc_csr::cfg_cache_debug_range      */
/* Wide Register template referenced: cap_picc_csr::cfg_cache_debug_range  */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_OFFSET 0x2801a
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_BYTE_OFFSET 0xa0068
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_WRITE_ACCESS 1
/* Register member: cap_picc_csr::cfg_cache_debug_range.cfg_cache_debug_range_0_2 */
/* Register type referenced: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Register template referenced: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_OFFSET 0x2801a
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_BYTE_OFFSET 0xa0068
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_RESET_VALUE 0xf0000000
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::cfg_cache_debug_range.cfg_cache_debug_range_1_2 */
/* Register type referenced: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Register template referenced: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_OFFSET 0x2801b
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_BYTE_OFFSET 0xa006c
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_RESET_VALUE 0x00ffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_READ_MASK 0xffffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_WRITE_MASK 0x00ffffff
/* Register member: cap_picc_csr.sta_cache_debug                           */
/* Register type referenced: cap_picc_csr::sta_cache_debug                 */
/* Register template referenced: cap_picc_csr::sta_cache_debug             */
#define CAP_PICC_CSR_STA_CACHE_DEBUG_OFFSET 0x2801c
#define CAP_PICC_CSR_STA_CACHE_DEBUG_BYTE_OFFSET 0xa0070
#define CAP_PICC_CSR_STA_CACHE_DEBUG_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_DEBUG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_STA_CACHE_DEBUG_RESET_MASK 0xc0000000
#define CAP_PICC_CSR_STA_CACHE_DEBUG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_STA_CACHE_DEBUG_WRITE_MASK 0x00000000

/* Wide Memory type: cap_picc_csr::sta_inval_cam                           */
/* Wide Memory template: cap_picc_csr::sta_inval_cam                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 1 */
#define CAP_PICC_CSR_STA_INVAL_CAM_SIZE 0x80
#define CAP_PICC_CSR_STA_INVAL_CAM_BYTE_SIZE 0x200
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRIES 0x40
#define CAP_PICC_CSR_STA_INVAL_CAM_MSB 38
#define CAP_PICC_CSR_STA_INVAL_CAM_LSB 0
#define CAP_PICC_CSR_STA_INVAL_CAM_WIDTH 39
#define CAP_PICC_CSR_STA_INVAL_CAM_MASK 0x0000007fffffffff
#define CAP_PICC_CSR_STA_INVAL_CAM_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PICC_CSR_STA_INVAL_CAM_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_picc_csr::sta_inval_cam.entry                 */
/* Wide Register type referenced: cap_picc_csr::sta_inval_cam::entry       */
/* Wide Register template referenced: cap_picc_csr::sta_inval_cam::entry   */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_WRITE_ACCESS 0
/* Register member: cap_picc_csr::sta_inval_cam::entry.entry_0_2           */
/* Register type referenced: cap_picc_csr::sta_inval_cam::entry::entry_0_2 */
/* Register template referenced: cap_picc_csr::sta_inval_cam::entry::entry_0_2 */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::sta_inval_cam::entry.entry_1_2           */
/* Register type referenced: cap_picc_csr::sta_inval_cam::entry::entry_1_2 */
/* Register template referenced: cap_picc_csr::sta_inval_cam::entry::entry_1_2 */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_MASK 0xffffffc0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_MASK 0x00000000

/* Wide Register type: cap_picc_csr::sta_inval_cam::entry                  */
/* Wide Register template: cap_picc_csr::sta_inval_cam::entry              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 8 */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_picc_csr::sta_inval_cam::entry::entry_0_2            */
/* Register template: cap_picc_csr::sta_inval_cam::entry::entry_0_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 8 */
/* Field member: cap_picc_csr::sta_inval_cam::entry::entry_0_2.data_31_0   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MSB 31
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_LSB 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::sta_inval_cam::entry::entry_1_2            */
/* Register template: cap_picc_csr::sta_inval_cam::entry::entry_1_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 8 */
/* Field member: cap_picc_csr::sta_inval_cam::entry::entry_1_2.data_37_32  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MSB 5
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_LSB 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WIDTH 6
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_READ_ACCESS 1
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_FIELD_MASK 0x0000003f
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PICC_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Memory type: cap_picc_csr::filter_addr_lo_m                             */
/* Memory template: cap_picc_csr::filter_addr_lo_m                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 1 */
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_picc_csr::filter_addr_lo_m.data                    */
/* Register type referenced: cap_picc_csr::filter_addr_lo_m::data          */
/* Register template referenced: cap_picc_csr::filter_addr_lo_m::data      */
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_RESET_MASK 0xf0000000
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_READ_MASK 0xffffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_picc_csr::filter_addr_lo_m::data                     */
/* Register template: cap_picc_csr::filter_addr_lo_m::data                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 8 */
/* Field member: cap_picc_csr::filter_addr_lo_m::data.value                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_M_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_picc_csr::filter_addr_hi_m                             */
/* Memory template: cap_picc_csr::filter_addr_hi_m                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 14 */
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_picc_csr::filter_addr_hi_m.data                    */
/* Register type referenced: cap_picc_csr::filter_addr_hi_m::data          */
/* Register template referenced: cap_picc_csr::filter_addr_hi_m::data      */
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_RESET_MASK 0xf0000000
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_READ_MASK 0xffffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_picc_csr::filter_addr_hi_m::data                     */
/* Register template: cap_picc_csr::filter_addr_hi_m::data                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 21 */
/* Field member: cap_picc_csr::filter_addr_hi_m::data.value                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_M_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_picc_csr::filter_addr_ctl_m                            */
/* Memory template: cap_picc_csr::filter_addr_ctl_m                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 27 */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_MSB 3
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_WIDTH 4
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_MASK 0x0f
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_GET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_SET(x) ((x) & 0x0f)
/* Register member: cap_picc_csr::filter_addr_ctl_m.value                  */
/* Register type referenced: cap_picc_csr::filter_addr_ctl_m::value        */
/* Register template referenced: cap_picc_csr::filter_addr_ctl_m::value    */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_RESET_VALUE 0x00
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_RESET_MASK 0xf0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_READ_MASK 0xff
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_WRITE_MASK 0x0f

/* Register type: cap_picc_csr::filter_addr_ctl_m::value                   */
/* Register template: cap_picc_csr::filter_addr_ctl_m::value               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 34 */
/* Field member: cap_picc_csr::filter_addr_ctl_m::value.value              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_MSB 3
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_WIDTH 4
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_FIELD_MASK 0x0f
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_GET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_SET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_M_VALUE_VALUE_MODIFY(r, x) \
   (((x) & 0x0f) | ((r) & 0xf0))

/* Register type: cap_picc_csr::cfg_filter_m                               */
/* Register template: cap_picc_csr::cfg_filter_m                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 41 */
/* Field member: cap_picc_csr::cfg_filter_m.arcache_match                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_MSB 15
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_LSB 12
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_picc_csr::cfg_filter_m.arcache_mask                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_MSB 11
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_LSB 8
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_PICC_CSR_CFG_FILTER_M_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_picc_csr::cfg_filter_m.awcache_match                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_MSB 7
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_LSB 4
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_picc_csr::cfg_filter_m.awcache_mask                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_MSB 3
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_LSB 0
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_GET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_SET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_FILTER_M_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: cap_picc_csr::filter_addr_lo_s                             */
/* Memory template: cap_picc_csr::filter_addr_lo_s                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 1 */
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_picc_csr::filter_addr_lo_s.data                    */
/* Register type referenced: cap_picc_csr::filter_addr_lo_s::data          */
/* Register template referenced: cap_picc_csr::filter_addr_lo_s::data      */
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_RESET_MASK 0xf0000000
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_READ_MASK 0xffffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_picc_csr::filter_addr_lo_s::data                     */
/* Register template: cap_picc_csr::filter_addr_lo_s::data                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 8 */
/* Field member: cap_picc_csr::filter_addr_lo_s::data.value                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_LO_S_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_picc_csr::filter_addr_hi_s                             */
/* Memory template: cap_picc_csr::filter_addr_hi_s                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 14 */
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_picc_csr::filter_addr_hi_s.data                    */
/* Register type referenced: cap_picc_csr::filter_addr_hi_s::data          */
/* Register template referenced: cap_picc_csr::filter_addr_hi_s::data      */
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_RESET_MASK 0xf0000000
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_READ_MASK 0xffffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_picc_csr::filter_addr_hi_s::data                     */
/* Register template: cap_picc_csr::filter_addr_hi_s::data                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 21 */
/* Field member: cap_picc_csr::filter_addr_hi_s::data.value                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_MSB 27
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_WIDTH 28
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_FILTER_ADDR_HI_S_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_picc_csr::filter_addr_ctl_s                            */
/* Memory template: cap_picc_csr::filter_addr_ctl_s                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 27 */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_SIZE 0x8
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_BYTE_SIZE 0x20
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_ENTRIES 0x8
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_MSB 3
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_WIDTH 4
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_MASK 0x0f
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_GET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_SET(x) ((x) & 0x0f)
/* Register member: cap_picc_csr::filter_addr_ctl_s.value                  */
/* Register type referenced: cap_picc_csr::filter_addr_ctl_s::value        */
/* Register template referenced: cap_picc_csr::filter_addr_ctl_s::value    */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_RESET_VALUE 0x00
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_RESET_MASK 0xf0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_READ_MASK 0xff
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_WRITE_MASK 0x0f

/* Register type: cap_picc_csr::filter_addr_ctl_s::value                   */
/* Register template: cap_picc_csr::filter_addr_ctl_s::value               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 34 */
/* Field member: cap_picc_csr::filter_addr_ctl_s::value.value              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_MSB 3
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_LSB 0
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_WIDTH 4
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_FIELD_MASK 0x0f
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_GET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_SET(x) ((x) & 0x0f)
#define CAP_PICC_CSR_FILTER_ADDR_CTL_S_VALUE_VALUE_MODIFY(r, x) \
   (((x) & 0x0f) | ((r) & 0xf0))

/* Register type: cap_picc_csr::cfg_filter_s                               */
/* Register template: cap_picc_csr::cfg_filter_s                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 41 */
/* Field member: cap_picc_csr::cfg_filter_s.arcache_match                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_MSB 15
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_LSB 12
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_picc_csr::cfg_filter_s.arcache_mask                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_MSB 11
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_LSB 8
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_PICC_CSR_CFG_FILTER_S_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_picc_csr::cfg_filter_s.awcache_match                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_MSB 7
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_LSB 4
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_picc_csr::cfg_filter_s.awcache_mask                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_MSB 3
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_LSB 0
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_WIDTH 4
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_RESET 0x0
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_GET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_SET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_FILTER_S_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_picc_csr::cfg_cache_global                           */
/* Register template: cap_picc_csr::cfg_cache_global                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 129 */
/* Field member: cap_picc_csr::cfg_cache_global.hash_mode                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_MSB 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_LSB 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::cfg_cache_global.bypass                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_MSB 0
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_RESET 0x1
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_GLOBAL_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::cfg_cache_fill_axi                         */
/* Register template: cap_picc_csr::cfg_cache_fill_axi                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 136 */
/* Field member: cap_picc_csr::cfg_cache_fill_axi.arqos                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_MSB 11
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_LSB 8
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_WIDTH 4
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_FIELD_MASK 0x00000f00
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_picc_csr::cfg_cache_fill_axi.arprot                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_MSB 7
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_LSB 5
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_WIDTH 3
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_FIELD_MASK 0x000000e0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_GET(x) \
   (((x) & 0x000000e0) >> 5)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_SET(x) \
   (((x) << 5) & 0x000000e0)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_MODIFY(r, x) \
   ((((x) << 5) & 0x000000e0) | ((r) & 0xffffff1f))
/* Field member: cap_picc_csr::cfg_cache_fill_axi.arlock                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_MSB 4
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_LSB 4
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::cfg_cache_fill_axi.arcache                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_MSB 3
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_WIDTH 4
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_PICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: cap_picc_csr::dhs_cache_invalidate                         */
/* Memory template: cap_picc_csr::dhs_cache_invalidate                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 145 */
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_BYTE_SIZE 0x4
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRIES 0x1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_MSB 28
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_WIDTH 29
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_MASK 0x1fffffff
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_GET(x) ((x) & 0x1fffffff)
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_SET(x) ((x) & 0x1fffffff)
/* Register member: cap_picc_csr::dhs_cache_invalidate.entry               */
/* Register type referenced: cap_picc_csr::dhs_cache_invalidate::entry     */
/* Register template referenced: cap_picc_csr::dhs_cache_invalidate::entry */
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_RESET_MASK 0xe0000000
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_WRITE_MASK 0x1fffffff

/* Register type: cap_picc_csr::dhs_cache_invalidate::entry                */
/* Register template: cap_picc_csr::dhs_cache_invalidate::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 151 */
/* Field member: cap_picc_csr::dhs_cache_invalidate::entry.addr            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_MSB 28
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_LSB 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_WIDTH 28
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_FIELD_MASK 0x1ffffffe
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_GET(x) \
   (((x) & 0x1ffffffe) >> 1)
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_SET(x) \
   (((x) << 1) & 0x1ffffffe)
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x1ffffffe) | ((r) & 0xe0000001))
/* Field member: cap_picc_csr::dhs_cache_invalidate::entry.inval_all       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_MSB 0
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_WIDTH 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_picc_csr::dhs_cache_tag_sram0                     */
/* Wide Memory template: cap_picc_csr::dhs_cache_tag_sram0                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 157 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_SIZE 0x800
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_BYTE_SIZE 0x2000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRIES 0x200
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_MSB 107
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_WIDTH 108
/* Wide Register member: cap_picc_csr::dhs_cache_tag_sram0.entry           */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_tag_sram0::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_tag_sram0::entry */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_tag_sram0::entry.entry_0_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_0_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_0_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram0::entry.entry_1_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_1_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_1_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram0::entry.entry_2_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_2_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_2_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram0::entry.entry_3_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_3_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_3_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_RESET_MASK 0xfffff000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000fff

/* Wide Register type: cap_picc_csr::dhs_cache_tag_sram0::entry            */
/* Wide Register template: cap_picc_csr::dhs_cache_tag_sram0::entry        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_0_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_0_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_0_4.ecc_data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_1_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_1_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_1_4.ecc_data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_2_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_2_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_2_4.ecc_data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_3_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_3_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram0::entry::entry_3_4.ecc_data_107_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_MSB 11
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_WIDTH 12
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_FIELD_MASK 0x00000fff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_GET(x) \
   ((x) & 0x00000fff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_SET(x) \
   ((x) & 0x00000fff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_107_96_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Memory type: cap_picc_csr::dhs_cache_tag_sram1                     */
/* Wide Memory template: cap_picc_csr::dhs_cache_tag_sram1                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 170 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_SIZE 0x800
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_BYTE_SIZE 0x2000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRIES 0x200
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_MSB 107
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_WIDTH 108
/* Wide Register member: cap_picc_csr::dhs_cache_tag_sram1.entry           */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_tag_sram1::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_tag_sram1::entry */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_tag_sram1::entry.entry_0_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_0_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_0_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram1::entry.entry_1_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_1_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_1_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram1::entry.entry_2_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_2_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_2_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_tag_sram1::entry.entry_3_4     */
/* Register type referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_3_4 */
/* Register template referenced: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_3_4 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_RESET_MASK 0xfffff000
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000fff

/* Wide Register type: cap_picc_csr::dhs_cache_tag_sram1::entry            */
/* Wide Register template: cap_picc_csr::dhs_cache_tag_sram1::entry        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_0_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_0_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_0_4.ecc_data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_1_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_1_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_1_4.ecc_data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_2_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_2_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_2_4.ecc_data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_3_4      */
/* Register template: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_3_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
/* Field member: cap_picc_csr::dhs_cache_tag_sram1::entry::entry_3_4.ecc_data_107_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_MSB 11
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_WIDTH 12
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_FIELD_MASK 0x00000fff
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_GET(x) \
   ((x) & 0x00000fff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_SET(x) \
   ((x) & 0x00000fff)
#define CAP_PICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_107_96_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Memory type: cap_picc_csr::dhs_cache_data_sram0                    */
/* Wide Memory template: cap_picc_csr::dhs_cache_data_sram0                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 183 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_SIZE 0x8000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_BYTE_SIZE 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRIES 0x1000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_MSB 136
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_WIDTH 137
/* Wide Register member: cap_picc_csr::dhs_cache_data_sram0.entry          */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_0_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_1_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_2_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_3_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_4_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_5_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_6_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram0::entry.entry_7_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_picc_csr::dhs_cache_data_sram0::entry           */
/* Wide Register template: cap_picc_csr::dhs_cache_data_sram0::entry       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_0_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
/* Field member: cap_picc_csr::dhs_cache_data_sram0::entry::entry_0_8.data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_1_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
/* Field member: cap_picc_csr::dhs_cache_data_sram0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_2_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
/* Field member: cap_picc_csr::dhs_cache_data_sram0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_3_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
/* Field member: cap_picc_csr::dhs_cache_data_sram0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_4_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
/* Field member: cap_picc_csr::dhs_cache_data_sram0::entry::entry_4_8.ecc  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_5_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_6_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */

/* Register type: cap_picc_csr::dhs_cache_data_sram0::entry::entry_7_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */

/* Wide Memory type: cap_picc_csr::dhs_cache_data_sram1                    */
/* Wide Memory template: cap_picc_csr::dhs_cache_data_sram1                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 197 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_SIZE 0x8000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_BYTE_SIZE 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRIES 0x1000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_MSB 136
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_WIDTH 137
/* Wide Register member: cap_picc_csr::dhs_cache_data_sram1.entry          */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_0_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_1_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_2_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_3_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_4_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_5_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_6_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram1::entry.entry_7_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_picc_csr::dhs_cache_data_sram1::entry           */
/* Wide Register template: cap_picc_csr::dhs_cache_data_sram1::entry       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_0_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
/* Field member: cap_picc_csr::dhs_cache_data_sram1::entry::entry_0_8.data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_1_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
/* Field member: cap_picc_csr::dhs_cache_data_sram1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_2_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
/* Field member: cap_picc_csr::dhs_cache_data_sram1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_3_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
/* Field member: cap_picc_csr::dhs_cache_data_sram1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_4_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
/* Field member: cap_picc_csr::dhs_cache_data_sram1::entry::entry_4_8.ecc  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_5_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_6_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */

/* Register type: cap_picc_csr::dhs_cache_data_sram1::entry::entry_7_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */

/* Wide Memory type: cap_picc_csr::dhs_cache_data_sram2                    */
/* Wide Memory template: cap_picc_csr::dhs_cache_data_sram2                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 211 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_SIZE 0x8000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_BYTE_SIZE 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRIES 0x1000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_MSB 136
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_WIDTH 137
/* Wide Register member: cap_picc_csr::dhs_cache_data_sram2.entry          */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_0_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_1_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_2_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_3_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_4_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_5_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_6_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram2::entry.entry_7_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_picc_csr::dhs_cache_data_sram2::entry           */
/* Wide Register template: cap_picc_csr::dhs_cache_data_sram2::entry       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_0_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
/* Field member: cap_picc_csr::dhs_cache_data_sram2::entry::entry_0_8.data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_1_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
/* Field member: cap_picc_csr::dhs_cache_data_sram2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_2_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
/* Field member: cap_picc_csr::dhs_cache_data_sram2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_3_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
/* Field member: cap_picc_csr::dhs_cache_data_sram2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_4_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
/* Field member: cap_picc_csr::dhs_cache_data_sram2::entry::entry_4_8.ecc  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_5_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_6_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */

/* Register type: cap_picc_csr::dhs_cache_data_sram2::entry::entry_7_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */

/* Wide Memory type: cap_picc_csr::dhs_cache_data_sram3                    */
/* Wide Memory template: cap_picc_csr::dhs_cache_data_sram3                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 225 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_SIZE 0x8000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_BYTE_SIZE 0x20000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRIES 0x1000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_MSB 136
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_WIDTH 137
/* Wide Register member: cap_picc_csr::dhs_cache_data_sram3.entry          */
/* Wide Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry */
/* Wide Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_0_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_1_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_2_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_3_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_4_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_5_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_6_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::dhs_cache_data_sram3::entry.entry_7_8    */
/* Register type referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
/* Register template referenced: cap_picc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_picc_csr::dhs_cache_data_sram3::entry           */
/* Wide Register template: cap_picc_csr::dhs_cache_data_sram3::entry       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_SIZE 0x1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_0_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
/* Field member: cap_picc_csr::dhs_cache_data_sram3::entry::entry_0_8.data_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_1_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
/* Field member: cap_picc_csr::dhs_cache_data_sram3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_2_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
/* Field member: cap_picc_csr::dhs_cache_data_sram3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_3_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
/* Field member: cap_picc_csr::dhs_cache_data_sram3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_4_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
/* Field member: cap_picc_csr::dhs_cache_data_sram3::entry::entry_4_8.ecc  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_5_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_6_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */

/* Register type: cap_picc_csr::dhs_cache_data_sram3::entry::entry_7_8     */
/* Register template: cap_picc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */

/* Register type: cap_picc_csr::cfg_cache_ecc                              */
/* Register template: cap_picc_csr::cfg_cache_ecc                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 239 */
/* Field member: cap_picc_csr::cfg_cache_ecc.bypass                        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_MSB 2
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_LSB 2
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_CFG_CACHE_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::cfg_cache_ecc.disable_det                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_MSB 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_LSB 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::cfg_cache_ecc.disable_cor                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_MSB 0
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::sta_cache_ecc                              */
/* Register template: cap_picc_csr::sta_cache_ecc                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 247 */
/* Field member: cap_picc_csr::sta_cache_ecc.addr                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_MSB 25
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_LSB 11
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_WIDTH 15
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_FIELD_MASK 0x03fff800
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_GET(x) (((x) & 0x03fff800) >> 11)
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_SET(x) (((x) << 11) & 0x03fff800)
#define CAP_PICC_CSR_STA_CACHE_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x03fff800) | ((r) & 0xfc0007ff))
/* Field member: cap_picc_csr::sta_cache_ecc.syndrome                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_MSB 10
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_LSB 2
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_WIDTH 9
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_GET(x) (((x) & 0x000007fc) >> 2)
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_SET(x) (((x) << 2) & 0x000007fc)
#define CAP_PICC_CSR_STA_CACHE_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_picc_csr::sta_cache_ecc.correctable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_MSB 1
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_LSB 1
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_STA_CACHE_ECC_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::sta_cache_ecc.uncorrectable                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_MSB 0
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_LSB 0
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::sta_cache_bist                             */
/* Register template: cap_picc_csr::sta_cache_bist                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 255 */
/* Field member: cap_picc_csr::sta_cache_bist.data_sram3_pass              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_MSB 11
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_LSB 11
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_FIELD_MASK 0x00000800
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram3_fail              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_MSB 10
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_LSB 10
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_FIELD_MASK 0x00000400
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram2_pass              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_MSB 9
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_LSB 9
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_FIELD_MASK 0x00000200
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram2_fail              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_MSB 8
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_LSB 8
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_FIELD_MASK 0x00000100
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram1_pass              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_MSB 7
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_LSB 7
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_FIELD_MASK 0x00000080
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram1_fail              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_MSB 6
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_LSB 6
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_FIELD_MASK 0x00000040
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram0_pass              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_MSB 5
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_LSB 5
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::sta_cache_bist.data_sram0_fail              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_MSB 4
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_LSB 4
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::sta_cache_bist.tag_sram1_pass               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_MSB 3
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_LSB 3
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::sta_cache_bist.tag_sram1_fail               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_MSB 2
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_LSB 2
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::sta_cache_bist.tag_sram0_pass               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_MSB 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_LSB 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::sta_cache_bist.tag_sram0_fail               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_MSB 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_LSB 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::csr_intr                                   */
/* Register template: cap_picc_csr::csr_intr                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 111 */
/* Field member: cap_picc_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::csr_intr.dowstream                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_picc_csr::int_groups                                    */
/* Group template: cap_picc_csr::intgrp_status                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 95 */
#define CAP_PICC_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PICC_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_picc_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_picc_csr::int_groups::intreg              */
/* Register template referenced: cap_picc_csr::intreg_status               */
#define CAP_PICC_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_PICC_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_picc_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_picc_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_picc_csr::intreg_enable               */
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_picc_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_picc_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_picc_csr::intreg_status               */
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_picc_csr::int_groups::intreg                         */
/* Register template: cap_picc_csr::intreg_status                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 45 */
/* Field member: cap_picc_csr::intreg_status.int_picc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MSB 0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_LSB 0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_picc_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 33 */
/* Field member: cap_picc_csr::intreg_enable.int_picc_enable               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MSB 0
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_LSB 0
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::int_groups::int_rw_reg                     */
/* Register template: cap_picc_csr::intreg_status                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 45 */
/* Field member: cap_picc_csr::intreg_status.int_picc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MSB 0
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_LSB 0
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_picc_csr::int_picc                                      */
/* Group template: cap_picc_csr::intgrp                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 74 */
#define CAP_PICC_CSR_INT_PICC_SIZE 0x4
#define CAP_PICC_CSR_INT_PICC_BYTE_SIZE 0x10
/* Register member: cap_picc_csr::intgrp.intreg                            */
/* Register type referenced: cap_picc_csr::int_picc::intreg                */
/* Register template referenced: cap_picc_csr::intreg                      */
#define CAP_PICC_CSR_INT_PICC_INTREG_OFFSET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_PICC_INTREG_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INTREG_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INTREG_WRITE_MASK 0x0000007f
/* Register member: cap_picc_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_picc_csr::int_picc::int_test_set          */
/* Register template referenced: cap_picc_csr::intreg                      */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_OFFSET 0x1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_WRITE_MASK 0x0000007f
/* Register member: cap_picc_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_picc_csr::int_picc::int_enable_set        */
/* Register template referenced: cap_picc_csr::intreg_enable               */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_WRITE_MASK 0x0000007f
/* Register member: cap_picc_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_picc_csr::int_picc::int_enable_clear      */
/* Register template referenced: cap_picc_csr::intreg_enable               */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_MASK 0x0000007f

/* Register type: cap_picc_csr::int_picc::intreg                           */
/* Register template: cap_picc_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 10 */
/* Field member: cap_picc_csr::intreg.cache_hbm_bresp_decerr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_MSB 6
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_LSB 6
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_picc_csr::intreg.cache_hbm_bresp_slverr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MSB 5
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_LSB 5
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::intreg.cache_hbm_rresp_decerr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_MSB 4
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_LSB 4
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::intreg.cache_hbm_rresp_slverr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MSB 3
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_LSB 3
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::intreg.cache_stg_awlen_err_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_MSB 2
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_LSB 2
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_INT_PICC_INTREG_CACHE_STG_AWLEN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::intreg.correctable_ecc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::intreg.uncorrectable_ecc_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::int_picc::int_test_set                     */
/* Register template: cap_picc_csr::intreg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 10 */
/* Field member: cap_picc_csr::intreg.cache_hbm_bresp_decerr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_MSB 6
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_LSB 6
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_picc_csr::intreg.cache_hbm_bresp_slverr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MSB 5
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_LSB 5
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::intreg.cache_hbm_rresp_decerr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_MSB 4
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_LSB 4
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::intreg.cache_hbm_rresp_slverr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MSB 3
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_LSB 3
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::intreg.cache_stg_awlen_err_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_MSB 2
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_LSB 2
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CACHE_STG_AWLEN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::intreg.correctable_ecc_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::intreg.uncorrectable_ecc_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::int_picc::int_enable_set                   */
/* Register template: cap_picc_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 33 */
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_bresp_decerr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_MSB 6
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_LSB 6
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_bresp_slverr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_MSB 5
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_LSB 5
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_rresp_decerr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_MSB 4
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_LSB 4
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_rresp_slverr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_MSB 3
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_LSB 3
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::intreg_enable.cache_stg_awlen_err_enable    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_MSB 2
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_LSB 2
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_STG_AWLEN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::intreg_enable.correctable_ecc_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MSB 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_LSB 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::intreg_enable.uncorrectable_ecc_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::int_picc::int_enable_clear                 */
/* Register template: cap_picc_csr::intreg_enable                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 33 */
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_bresp_decerr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_MSB 6
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_LSB 6
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_bresp_slverr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_MSB 5
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_LSB 5
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_rresp_decerr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_MSB 4
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_LSB 4
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::intreg_enable.cache_hbm_rresp_slverr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_MSB 3
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_LSB 3
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::intreg_enable.cache_stg_awlen_err_enable    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_MSB 2
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_LSB 2
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_STG_AWLEN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::intreg_enable.correctable_ecc_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MSB 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_LSB 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::intreg_enable.uncorrectable_ecc_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_RESET 0x0
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::cfg_cache_bist                             */
/* Register template: cap_picc_csr::cfg_cache_bist                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 282 */
/* Field member: cap_picc_csr::cfg_cache_bist.data_sram3_run               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_MSB 5
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_LSB 5
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_FIELD_MASK 0x00000020
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_picc_csr::cfg_cache_bist.data_sram2_run               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_MSB 4
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_LSB 4
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_FIELD_MASK 0x00000010
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_picc_csr::cfg_cache_bist.data_sram1_run               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_MSB 3
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_LSB 3
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_FIELD_MASK 0x00000008
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_picc_csr::cfg_cache_bist.data_sram0_run               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_MSB 2
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_LSB 2
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_FIELD_MASK 0x00000004
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_picc_csr::cfg_cache_bist.tag_sram1_run                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_MSB 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_LSB 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::cfg_cache_bist.tag_sram0_run                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_MSB 0
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_picc_csr::cfg_cache_cnt_ctrl                         */
/* Register template: cap_picc_csr::cfg_cache_cnt_ctrl                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 293 */
/* Field member: cap_picc_csr::cfg_cache_cnt_ctrl.saturate_stop            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_MSB 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_LSB 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_RESET 0x1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_FIELD_MASK 0x00000002
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_picc_csr::cfg_cache_cnt_ctrl.clr_cnt                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_MSB 0
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_picc_csr::dhs_cache_cnt                                */
/* Memory template: cap_picc_csr::dhs_cache_cnt                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 300 */
#define CAP_PICC_CSR_DHS_CACHE_CNT_SIZE 0x8
#define CAP_PICC_CSR_DHS_CACHE_CNT_BYTE_SIZE 0x20
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRIES 0x5
#define CAP_PICC_CSR_DHS_CACHE_CNT_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_CNT_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_CNT_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_CNT_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_CNT_GET(x) ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_CNT_SET(x) ((x) & 0xffffffff)
/* Register member: cap_picc_csr::dhs_cache_cnt.entry                      */
/* Register type referenced: cap_picc_csr::dhs_cache_cnt::entry            */
/* Register template referenced: cap_picc_csr::dhs_cache_cnt::entry        */
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_READ_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_picc_csr::dhs_cache_cnt::entry                       */
/* Register template: cap_picc_csr::dhs_cache_cnt::entry                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 307 */
/* Field member: cap_picc_csr::dhs_cache_cnt::entry.value                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_MSB 31
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_LSB 0
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_WIDTH 32
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_READ_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_WRITE_ACCESS 1
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_FIELD_MASK 0xffffffff
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_GET(x) ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_SET(x) ((x) & 0xffffffff)
#define CAP_PICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_picc_csr::cfg_cache_debug                            */
/* Register template: cap_picc_csr::cfg_cache_debug                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 312 */
/* Field member: cap_picc_csr::cfg_cache_debug.sel                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_MSB 2
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_LSB 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_WIDTH 2
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_FIELD_MASK 0x00000006
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_GET(x) (((x) & 0x00000006) >> 1)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_SET(x) (((x) << 1) & 0x00000006)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: cap_picc_csr::cfg_cache_debug.enable                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_MSB 0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_WIDTH 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_RESET 0x0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_FIELD_MASK 0x00000001
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_picc_csr::cfg_cache_debug_range                 */
/* Wide Register template: cap_picc_csr::cfg_cache_debug_range             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 319 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_SIZE 0x2
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_BYTE_SIZE 0x8

/* Register type: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Register template: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 319 */
/* Field member: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2.addr_hi_3_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_MSB 31
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_LSB 28
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_WIDTH 4
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_RESET 0xf
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_FIELD_MASK 0xf0000000
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2.addr_lo */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_MSB 27
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_WIDTH 28
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_RESET 0x0000000
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_GET(x) \
   ((x) & 0x0fffffff)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_SET(x) \
   ((x) & 0x0fffffff)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Register type: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Register template: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 319 */
/* Field member: cap_picc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2.addr_hi_27_4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_MSB 23
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_LSB 0
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_WIDTH 24
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_READ_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_WRITE_ACCESS 1
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_RESET 0xffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_FIELD_MASK 0x00ffffff
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_27_4_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_picc_csr::sta_cache_debug                            */
/* Register template: cap_picc_csr::sta_cache_debug                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 326 */
/* Field member: cap_picc_csr::sta_cache_debug.vld                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_MSB 29
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_LSB 29
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_FIELD_MASK 0x20000000
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_GET(x) (((x) & 0x20000000) >> 29)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_SET(x) (((x) << 29) & 0x20000000)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_VLD_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_picc_csr::sta_cache_debug.hit                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_MSB 28
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_LSB 28
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_WIDTH 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_FIELD_MASK 0x10000000
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_GET(x) (((x) & 0x10000000) >> 28)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_SET(x) (((x) << 28) & 0x10000000)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_HIT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_picc_csr::sta_cache_debug.addr                        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_MSB 27
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_LSB 0
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_WIDTH 28
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_READ_ACCESS 1
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_WRITE_ACCESS 0
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_FIELD_MASK 0x0fffffff
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_GET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_SET(x) ((x) & 0x0fffffff)
#define CAP_PICC_CSR_STA_CACHE_DEBUG_ADDR_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Wide Register type: cap_pics_csr::cfg_axi_bw_mon                        */
/* Wide Register template: cap_pics_csr::cfg_axi_bw_mon                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_SIZE 0x2
#define CAP_PICS_CSR_CFG_AXI_BW_MON_BYTE_SIZE 0x8

/* Register type: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2         */
/* Register template: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2     */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache_msk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MSB 31
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_LSB 28
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WIDTH 4
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_RESET 0x0
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_FIELD_MASK 0xf0000000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSB 27
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_LSB 24
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WIDTH 4
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_RESET 0xf
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_FIELD_MASK 0x0f000000
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.cycle    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MSB 23
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_LSB 8
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WIDTH 16
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_RESET 0x00ff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_FIELD_MASK 0x00ffff00
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.alpha    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MSB 7
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_LSB 0
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WIDTH 8
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_RESET 0x04
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2         */
/* Register template: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2     */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache_msk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MSB 7
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_LSB 4
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WIDTH 4
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_RESET 0x0
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_FIELD_MASK 0x000000f0
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pics_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSB 3
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_LSB 0
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WIDTH 4
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_READ_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WRITE_ACCESS 1
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_RESET 0xf
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_FIELD_MASK 0x0000000f
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PICS_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pics_csr::sta_axi_bw_mon_rd_latency                  */
/* Register template: cap_pics_csr::sta_axi_bw_mon_rd_latency              */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 12 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_latency.avrg              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MSB 27
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_LSB 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WIDTH 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_latency.maxv              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MSB 13
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WIDTH 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth                */
/* Register template: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth            */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 19 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth.avrg            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MSB 31
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_LSB 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_bandwidth.maxv            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MSB 15
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pics_csr::sta_axi_bw_mon_rd_transactions             */
/* Register template: cap_pics_csr::sta_axi_bw_mon_rd_transactions         */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 26 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_transactions.dess_rdy     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_rd_transactions.outstanding  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cnt_axi_bw_mon_rd                          */
/* Register template: cap_pics_csr::cnt_axi_bw_mon_rd                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 32 */
/* Field member: cap_pics_csr::cnt_axi_bw_mon_rd.val                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_MSB 31
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_LSB 0
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_RESET 0x00000000
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_BW_MON_RD_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pics_csr::sta_axi_bw_mon_wr_latency                  */
/* Register template: cap_pics_csr::sta_axi_bw_mon_wr_latency              */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 39 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_latency.avrg              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MSB 27
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_LSB 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WIDTH 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_latency.maxv              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MSB 13
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WIDTH 14
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth                */
/* Register template: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth            */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 46 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth.avrg            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MSB 31
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_LSB 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_bandwidth.maxv            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MSB 15
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pics_csr::sta_axi_bw_mon_wr_transactions             */
/* Register template: cap_pics_csr::sta_axi_bw_mon_wr_transactions         */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 53 */
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_transactions.dess_rdy     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pics_csr::sta_axi_bw_mon_wr_transactions.outstanding  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PICS_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pics_csr::cnt_axi_bw_mon_wr                          */
/* Register template: cap_pics_csr::cnt_axi_bw_mon_wr                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 59 */
/* Field member: cap_pics_csr::cnt_axi_bw_mon_wr.val                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_MSB 31
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_LSB 0
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_WIDTH 32
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_READ_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_WRITE_ACCESS 1
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_RESET 0x00000000
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_FIELD_MASK 0xffffffff
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_PICS_CSR_CNT_AXI_BW_MON_WR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_pics_csr::dhs_sram::entry                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 135 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pics_csr_dhs_sram_entry, *PTR_Cap_pics_csr_dhs_sram_entry;

/* Typedef for Wide Memory: cap_pics_csr::dhs_sram                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 128 */
typedef struct {
   volatile Cap_pics_csr_dhs_sram_entry entry[0xa000]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xc0000];
} Cap_pics_csr_dhs_sram, *PTR_Cap_pics_csr_dhs_sram;

/* Typedef for Wide Register: cap_pics_csr::cfg_table_profile              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 161 */
typedef struct {
   volatile uint32_t cfg_table_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_table_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_table_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pics_csr_cfg_table_profile, *PTR_Cap_pics_csr_cfg_table_profile;

/* Typedef for Wide Register: cap_pics_csr::cfg_bg_update_profile          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 174 */
typedef struct {
   volatile uint32_t cfg_bg_update_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_bg_update_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_bg_update_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pics_csr_cfg_bg_update_profile, *PTR_Cap_pics_csr_cfg_bg_update_profile;

/* Typedef for Wide Register: cap_pics_csr::dhs_bg_sm::entry               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 202 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_dhs_bg_sm_entry, *PTR_Cap_pics_csr_dhs_bg_sm_entry;

/* Typedef for Wide Memory: cap_pics_csr::dhs_bg_sm                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 195 */
typedef struct {
   volatile Cap_pics_csr_dhs_bg_sm_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_pics_csr_dhs_bg_sm, *PTR_Cap_pics_csr_dhs_bg_sm;

/* Typedef for Memory: cap_pics_csr::dhs_sram_update_addr                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 209 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Cap_pics_csr_dhs_sram_update_addr, *PTR_Cap_pics_csr_dhs_sram_update_addr;

/* Typedef for Wide Register: cap_pics_csr::dhs_sram_update_data::entry    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 226 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pics_csr_dhs_sram_update_data_entry,
  *PTR_Cap_pics_csr_dhs_sram_update_data_entry;

/* Typedef for Wide Memory: cap_pics_csr::dhs_sram_update_data             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 220 */
typedef struct {
   volatile Cap_pics_csr_dhs_sram_update_data_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pics_csr_dhs_sram_update_data, *PTR_Cap_pics_csr_dhs_sram_update_data;

/* Typedef for Wide Register: cap_pics_csr::cnt_axi_por_rdreq              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 264 */
typedef struct {
   volatile uint32_t cnt_axi_por_rdreq_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_axi_por_rdreq_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_axi_por_rdreq, *PTR_Cap_pics_csr_cnt_axi_por_rdreq;

/* Typedef for Wide Register: cap_pics_csr::cnt_axi_por_rmwreq             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 272 */
typedef struct {
   volatile uint32_t cnt_axi_por_rmwreq_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_axi_por_rmwreq_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_axi_por_rmwreq, *PTR_Cap_pics_csr_cnt_axi_por_rmwreq;

/* Typedef for Wide Register: cap_pics_csr::cnt_axi_por_rdrsp              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 280 */
typedef struct {
   volatile uint32_t cnt_axi_por_rdrsp_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_axi_por_rdrsp_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_axi_por_rdrsp, *PTR_Cap_pics_csr_cnt_axi_por_rdrsp;

/* Typedef for Wide Register: cap_pics_csr::cnt_axi_por_wrreq              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 288 */
typedef struct {
   volatile uint32_t cnt_axi_por_wrreq_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_axi_por_wrreq_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_axi_por_wrreq, *PTR_Cap_pics_csr_cnt_axi_por_wrreq;

/* Typedef for Wide Register: cap_pics_csr::cnt_axi_por_wrrsp              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 296 */
typedef struct {
   volatile uint32_t cnt_axi_por_wrrsp_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_axi_por_wrrsp_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_axi_por_wrrsp, *PTR_Cap_pics_csr_cnt_axi_por_wrrsp;

/* Typedef for Wide Register: cap_pics_csr::cnt_sram_read                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 304 */
typedef struct {
   volatile uint32_t cnt_sram_read_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sram_read_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_sram_read, *PTR_Cap_pics_csr_cnt_sram_read;

/* Typedef for Wide Register: cap_pics_csr::cnt_sram_write                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 312 */
typedef struct {
   volatile uint32_t cnt_sram_write_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sram_write_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_sram_write, *PTR_Cap_pics_csr_cnt_sram_write;

/* Typedef for Wide Register: cap_pics_csr::cnt_soc_rl_msg                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 320 */
typedef struct {
   volatile uint32_t cnt_soc_rl_msg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_soc_rl_msg_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cnt_soc_rl_msg, *PTR_Cap_pics_csr_cnt_soc_rl_msg;

/* Typedef for Group: cap_pics_csr::int_groups                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 336 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pics_csr_int_groups, *PTR_Cap_pics_csr_int_groups;

/* Typedef for Group: cap_pics_csr::int_pics                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 337 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pics_csr_int_pics, *PTR_Cap_pics_csr_int_pics;

/* Typedef for Group: cap_pics_csr::int_badaddr                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 342 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pics_csr_int_badaddr, *PTR_Cap_pics_csr_int_badaddr;

/* Typedef for Group: cap_pics_csr::int_bg                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 363 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pics_csr_int_bg, *PTR_Cap_pics_csr_int_bg;

/* Typedef for Wide Register: cap_pics_csr::sta_rdreq_arb_fifo_depth       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 414 */
typedef struct {
   volatile uint32_t sta_rdreq_arb_fifo_depth_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_rdreq_arb_fifo_depth_1_2; /**< Offset 0x4 (R) */
} Cap_pics_csr_sta_rdreq_arb_fifo_depth,
  *PTR_Cap_pics_csr_sta_rdreq_arb_fifo_depth;

/* Typedef for Wide Register: cap_pics_csr::sta_rdrsp_fifo_depth           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 426 */
typedef struct {
   volatile uint32_t sta_rdrsp_fifo_depth_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_rdrsp_fifo_depth_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_rdrsp_fifo_depth_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pics_csr_sta_rdrsp_fifo_depth, *PTR_Cap_pics_csr_sta_rdrsp_fifo_depth;

/* Typedef for Wide Register: cap_picc_csr::sta_inval_cam::entry           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 8 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R) */
} Cap_picc_csr_sta_inval_cam_entry, *PTR_Cap_picc_csr_sta_inval_cam_entry;

/* Typedef for Wide Memory: cap_picc_csr::sta_inval_cam                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_master.gcsr, line: 1 */
typedef struct {
   volatile Cap_picc_csr_sta_inval_cam_entry entry[0x40]; /**< Offset 0x0 (R) */
} Cap_picc_csr_sta_inval_cam, *PTR_Cap_picc_csr_sta_inval_cam;

/* Typedef for Memory: cap_picc_csr::filter_addr_lo_m                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_lo_m, *PTR_Cap_picc_csr_filter_addr_lo_m;

/* Typedef for Memory: cap_picc_csr::filter_addr_hi_m                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 14 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_hi_m, *PTR_Cap_picc_csr_filter_addr_hi_m;

/* Typedef for Memory: cap_picc_csr::filter_addr_ctl_m                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_m.gcsr, line: 27 */
typedef struct {
   struct {
      volatile uint8_t value;
      uint8_t _pad[0x3];
   } value_t[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_ctl_m, *PTR_Cap_picc_csr_filter_addr_ctl_m;

/* Typedef for Memory: cap_picc_csr::filter_addr_lo_s                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_lo_s, *PTR_Cap_picc_csr_filter_addr_lo_s;

/* Typedef for Memory: cap_picc_csr::filter_addr_hi_s                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 14 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_hi_s, *PTR_Cap_picc_csr_filter_addr_hi_s;

/* Typedef for Memory: cap_picc_csr::filter_addr_ctl_s                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/cap_inval_filter_s.gcsr, line: 27 */
typedef struct {
   struct {
      volatile uint8_t value;
      uint8_t _pad[0x3];
   } value_t[0x8]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_filter_addr_ctl_s, *PTR_Cap_picc_csr_filter_addr_ctl_s;

/* Typedef for Memory: cap_picc_csr::dhs_cache_invalidate                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 145 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_invalidate, *PTR_Cap_picc_csr_dhs_cache_invalidate;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_tag_sram0::entry     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 165 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_picc_csr_dhs_cache_tag_sram0_entry,
  *PTR_Cap_picc_csr_dhs_cache_tag_sram0_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_tag_sram0              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 157 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_tag_sram0_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_tag_sram0, *PTR_Cap_picc_csr_dhs_cache_tag_sram0;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_tag_sram1::entry     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 178 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_picc_csr_dhs_cache_tag_sram1_entry,
  *PTR_Cap_picc_csr_dhs_cache_tag_sram1_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_tag_sram1              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 170 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_tag_sram1_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_tag_sram1, *PTR_Cap_picc_csr_dhs_cache_tag_sram1;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_data_sram0::entry    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 191 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_picc_csr_dhs_cache_data_sram0_entry,
  *PTR_Cap_picc_csr_dhs_cache_data_sram0_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_data_sram0             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 183 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_data_sram0_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_data_sram0, *PTR_Cap_picc_csr_dhs_cache_data_sram0;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_data_sram1::entry    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 205 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_picc_csr_dhs_cache_data_sram1_entry,
  *PTR_Cap_picc_csr_dhs_cache_data_sram1_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_data_sram1             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 197 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_data_sram1_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_data_sram1, *PTR_Cap_picc_csr_dhs_cache_data_sram1;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_data_sram2::entry    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 219 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_picc_csr_dhs_cache_data_sram2_entry,
  *PTR_Cap_picc_csr_dhs_cache_data_sram2_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_data_sram2             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 211 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_data_sram2_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_data_sram2, *PTR_Cap_picc_csr_dhs_cache_data_sram2;

/* Typedef for Wide Register: cap_picc_csr::dhs_cache_data_sram3::entry    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 233 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_picc_csr_dhs_cache_data_sram3_entry,
  *PTR_Cap_picc_csr_dhs_cache_data_sram3_entry;

/* Typedef for Wide Memory: cap_picc_csr::dhs_cache_data_sram3             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 225 */
typedef struct {
   volatile Cap_picc_csr_dhs_cache_data_sram3_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_picc_csr_dhs_cache_data_sram3, *PTR_Cap_picc_csr_dhs_cache_data_sram3;

/* Typedef for Group: cap_picc_csr::int_groups                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 272 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_picc_csr_int_groups, *PTR_Cap_picc_csr_int_groups;

/* Typedef for Group: cap_picc_csr::int_picc                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 273 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_picc_csr_int_picc, *PTR_Cap_picc_csr_int_picc;

/* Typedef for Memory: cap_picc_csr::dhs_cache_cnt                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 300 */
typedef struct {
   volatile uint32_t entry[0x5]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xc];
} Cap_picc_csr_dhs_cache_cnt, *PTR_Cap_picc_csr_dhs_cache_cnt;

/* Typedef for Wide Register: cap_picc_csr::cfg_cache_debug_range          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 319 */
typedef struct {
   volatile uint32_t cfg_cache_debug_range_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cache_debug_range_1_2; /**< Offset 0x4 (R/W) */
} Cap_picc_csr_cfg_cache_debug_range, *PTR_Cap_picc_csr_cfg_cache_debug_range;

/* Typedef for Addressmap: cap_picc_csr                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/picc.gcsr, line: 333 */
typedef struct {
   Cap_picc_csr_sta_inval_cam sta_inval_cam; /**< Offset 0x0 (R) */
   Cap_picc_csr_filter_addr_lo_m filter_addr_lo_m; /**< Offset 0x200 (R/W) */
   Cap_picc_csr_filter_addr_hi_m filter_addr_hi_m; /**< Offset 0x220 (R/W) */
   Cap_picc_csr_filter_addr_ctl_m filter_addr_ctl_m; /**< Offset 0x240 (R/W) */
   volatile uint32_t cfg_filter_m; /**< Offset 0x260 (R/W) */
   uint8_t _pad0[0x1c];
   Cap_picc_csr_filter_addr_lo_s filter_addr_lo_s; /**< Offset 0x280 (R/W) */
   Cap_picc_csr_filter_addr_hi_s filter_addr_hi_s; /**< Offset 0x2a0 (R/W) */
   Cap_picc_csr_filter_addr_ctl_s filter_addr_ctl_s; /**< Offset 0x2c0 (R/W) */
   volatile uint32_t cfg_filter_s; /**< Offset 0x2e0 (R/W) */
   volatile uint32_t cfg_cache_global; /**< Offset 0x2e4 (R/W) */
   volatile uint32_t cfg_cache_fill_axi; /**< Offset 0x2e8 (R/W) */
   Cap_picc_csr_dhs_cache_invalidate dhs_cache_invalidate; /**< Offset 0x2ec (R/W) */
   uint8_t _pad1[0x1d10];
   Cap_picc_csr_dhs_cache_tag_sram0 dhs_cache_tag_sram0; /**< Offset 0x2000 (R/W) */
   Cap_picc_csr_dhs_cache_tag_sram1 dhs_cache_tag_sram1; /**< Offset 0x4000 (R/W) */
   uint8_t _pad2[0x1a000];
   Cap_picc_csr_dhs_cache_data_sram0 dhs_cache_data_sram0; /**< Offset 0x20000 (R/W) */
   Cap_picc_csr_dhs_cache_data_sram1 dhs_cache_data_sram1; /**< Offset 0x40000 (R/W) */
   Cap_picc_csr_dhs_cache_data_sram2 dhs_cache_data_sram2; /**< Offset 0x60000 (R/W) */
   Cap_picc_csr_dhs_cache_data_sram3 dhs_cache_data_sram3; /**< Offset 0x80000 (R/W) */
   volatile uint32_t cfg_cache_ecc; /**< Offset 0xa0000 (R/W) */
   volatile uint32_t sta_cache_ecc; /**< Offset 0xa0004 (R) */
   volatile uint32_t sta_cache_bist; /**< Offset 0xa0008 (R) */
   volatile uint32_t csr_intr; /**< Offset 0xa000c (R/W) */
   Cap_picc_csr_int_groups int_groups; /**< Offset 0xa0010 (R/W) */
   Cap_picc_csr_int_picc int_picc; /**< Offset 0xa0020 (R/W) */
   volatile uint32_t cfg_cache_bist; /**< Offset 0xa0030 (R/W) */
   volatile uint32_t cfg_cache_cnt_ctrl; /**< Offset 0xa0034 (R/W) */
   uint8_t _pad3[0x8];
   Cap_picc_csr_dhs_cache_cnt dhs_cache_cnt; /**< Offset 0xa0040 (R/W) */
   volatile uint32_t cfg_cache_debug; /**< Offset 0xa0060 (R/W) */
   uint8_t _pad4[0x4];
   volatile Cap_picc_csr_cfg_cache_debug_range cfg_cache_debug_range; /**< Offset 0xa0068 (R/W) */
   volatile uint32_t sta_cache_debug; /**< Offset 0xa0070 (R) */
   uint8_t _pad5[0x5ff8c];
} Cap_picc_csr, *PTR_Cap_picc_csr;

/* Typedef for Wide Register: cap_pics_csr::cfg_axi_bw_mon                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_axi_bw_mon.csr.pp, line: 1 */
typedef struct {
   volatile uint32_t cfg_axi_bw_mon_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_axi_bw_mon_1_2; /**< Offset 0x4 (R/W) */
} Cap_pics_csr_cfg_axi_bw_mon, *PTR_Cap_pics_csr_cfg_axi_bw_mon;

/* Typedef for Addressmap: cap_pics_csr                                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/pics.gcsr, line: 478 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x1ffffc];
   Cap_pics_csr_dhs_sram dhs_sram; /**< Offset 0x200000 (R/W) */
   volatile uint32_t cfg_cpu_req_timeout; /**< Offset 0x400000 (R/W) */
   volatile uint32_t cfg_stage_id; /**< Offset 0x400004 (R/W) */
   uint8_t _pad1[0x7f8];
   volatile Cap_pics_csr_cfg_table_profile cfg_table_profile[0x80]; /**< Offset 0x400800 (R/W) */
   volatile Cap_pics_csr_cfg_bg_update_profile cfg_bg_update_profile[0x10]; /**< Offset 0x401000 (R/W) */
   volatile uint32_t cfg_bg_update_profile_enable; /**< Offset 0x401100 (R/W) */
   uint8_t _pad2[0x7c];
   Cap_pics_csr_dhs_bg_sm dhs_bg_sm; /**< Offset 0x401180 (R/W) */
   Cap_pics_csr_dhs_sram_update_addr dhs_sram_update_addr; /**< Offset 0x401200 (R/W) */
   uint8_t _pad3[0x1c];
   Cap_pics_csr_dhs_sram_update_data dhs_sram_update_data; /**< Offset 0x401220 (R/W) */
   volatile uint32_t cfg_sram; /**< Offset 0x401240 (R/W) */
   volatile uint32_t sta_sram; /**< Offset 0x401244 (R) */
   uint8_t _pad4[0x8];
   volatile uint32_t cfg_scheduler_rl[0x4]; /**< Offset 0x401250 (R/W) */
   volatile uint32_t cfg_scheduler_rl_disable; /**< Offset 0x401260 (R/W) */
   uint8_t _pad5[0x1c];
   volatile Cap_pics_csr_cnt_axi_por_rdreq cnt_axi_por_rdreq[0x8]; /**< Offset 0x401280 (R/W) */
   volatile Cap_pics_csr_cnt_axi_por_rmwreq cnt_axi_por_rmwreq[0x8]; /**< Offset 0x4012c0 (R/W) */
   volatile Cap_pics_csr_cnt_axi_por_rdrsp cnt_axi_por_rdrsp[0x8]; /**< Offset 0x401300 (R/W) */
   volatile Cap_pics_csr_cnt_axi_por_wrreq cnt_axi_por_wrreq[0x8]; /**< Offset 0x401340 (R/W) */
   volatile Cap_pics_csr_cnt_axi_por_wrrsp cnt_axi_por_wrrsp[0x8]; /**< Offset 0x401380 (R/W) */
   uint8_t _pad6[0x40];
   volatile Cap_pics_csr_cnt_sram_read cnt_sram_read[0xa]; /**< Offset 0x401400 (R/W) */
   uint8_t _pad7[0x30];
   volatile Cap_pics_csr_cnt_sram_write cnt_sram_write[0xa]; /**< Offset 0x401480 (R/W) */
   uint8_t _pad8[0x30];
   volatile Cap_pics_csr_cnt_soc_rl_msg cnt_soc_rl_msg; /**< Offset 0x401500 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x401508 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x40150c (R/W) */
   Cap_pics_csr_int_groups int_groups; /**< Offset 0x401510 (R/W) */
   Cap_pics_csr_int_pics int_pics; /**< Offset 0x401520 (R/W) */
   Cap_pics_csr_int_badaddr int_badaddr; /**< Offset 0x401530 (R/W) */
   Cap_pics_csr_int_bg int_bg; /**< Offset 0x401540 (R/W) */
   volatile uint32_t sta_ecc; /**< Offset 0x401550 (R) */
   volatile uint32_t sta_bg_bad_addr; /**< Offset 0x401554 (R) */
   volatile uint32_t sta_cpu_bad_addr; /**< Offset 0x401558 (R) */
   volatile uint32_t sta_rdreq_bad_addr; /**< Offset 0x40155c (R) */
   volatile uint32_t sta_wrreq_bad_addr; /**< Offset 0x401560 (R) */
   uint8_t _pad9[0x4];
   volatile Cap_pics_csr_sta_rdreq_arb_fifo_depth sta_rdreq_arb_fifo_depth; /**< Offset 0x401568 (R) */
   volatile Cap_pics_csr_sta_rdrsp_fifo_depth sta_rdrsp_fifo_depth; /**< Offset 0x401570 (R) */
   volatile uint32_t sta_wrreq_addr_arb_fifo_depth; /**< Offset 0x401580 (R) */
   volatile uint32_t sta_wrreq_data_arb_fifo_depth; /**< Offset 0x401584 (R) */
   volatile uint32_t sta_wrrsp_fifo_depth; /**< Offset 0x401588 (R) */
   uint8_t _pad10[0xfea74];
   Cap_picc_csr picc; /**< Offset 0x500000 (R/W) */
   volatile Cap_pics_csr_cfg_axi_bw_mon cfg_axi_bw_mon; /**< Offset 0x600000 (R/W) */
   volatile uint32_t sta_axi_bw_mon_rd_latency; /**< Offset 0x600008 (R) */
   volatile uint32_t sta_axi_bw_mon_rd_bandwidth; /**< Offset 0x60000c (R) */
   volatile uint32_t sta_axi_bw_mon_rd_transactions; /**< Offset 0x600010 (R) */
   volatile uint32_t cnt_axi_bw_mon_rd; /**< Offset 0x600014 (R/W) */
   volatile uint32_t sta_axi_bw_mon_wr_latency; /**< Offset 0x600018 (R) */
   volatile uint32_t sta_axi_bw_mon_wr_bandwidth; /**< Offset 0x60001c (R) */
   volatile uint32_t sta_axi_bw_mon_wr_transactions; /**< Offset 0x600020 (R) */
   volatile uint32_t cnt_axi_bw_mon_wr; /**< Offset 0x600024 (R/W) */
   uint8_t _pad11[0x1fffd8];
} Cap_pics_csr, *PTR_Cap_pics_csr;
#endif

#endif
