#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  2 13:32:20 2019
# Process ID: 7704
# Current directory: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4296 C:\Users\§õ«³¾±\Documents\GitHub\2019_FPGA_Design_Group4\hw05\project\hw5_6\hw5_6.xpr
# Log file: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/vivado.log
# Journal file: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/vivado_project/hw5_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/ip_repo/memory_ctrl_1.0'; using path 'C:/vivado_project/ip_repo/memory_ctrl_1.0' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/calculator'; using path 'C:/vivado_project/calculator' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/mem'; using path 'C:/vivado_project/mem' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/ip_repo/memory_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/calculator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/mem'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 715.543 ; gain = 130.488
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.runs/impl_1/design_1_wrapper.sysdef C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 13:35:17 2019...
