Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_bram_if_cntlr_1_bram_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/plb_bram_if_cntlr_1_bram_wrapper/plb_bram_if_cntlr_1_bram_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_bram_if_cntlr_1_bram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" in Library plb_bram_if_cntlr_1_bram_elaborate_v1_00_a.
Entity <plb_bram_if_cntlr_1_bram_elaborate> compiled.
Entity <plb_bram_if_cntlr_1_bram_elaborate> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "F:/fpga/proj/huffman_encode/synthesis/../hdl/plb_bram_if_cntlr_1_bram_wrapper.vhd" in Library work.
Entity <plb_bram_if_cntlr_1_bram_wrapper> compiled.
Entity <plb_bram_if_cntlr_1_bram_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_bram_if_cntlr_1_bram_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "KEEP_HIERARCHY =  yes" for unit <plb_bram_if_cntlr_1_bram_wrapper>.
Instantiating component <plb_bram_if_cntlr_1_bram_elaborate> from Library <plb_bram_if_cntlr_1_bram_elaborate_v1_00_a>.
Entity <plb_bram_if_cntlr_1_bram_wrapper> analyzed. Unit <plb_bram_if_cntlr_1_bram_wrapper> generated.

Analyzing generic Entity <plb_bram_if_cntlr_1_bram_elaborate> (Architecture <structure>).
	C_MEMSIZE = 131072
	C_PORT_DWIDTH = 64
	C_PORT_AWIDTH = 32
	C_NUM_WE = 8
	C_FAMILY = "virtex2p"
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 83: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 105: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 127: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 149: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 171: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 193: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 215: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 237: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 259: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 281: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 303: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 325: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 347: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 369: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 391: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 413: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 435: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 457: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 479: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 501: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 523: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 545: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 567: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 589: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 611: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 633: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 655: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 677: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 699: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 721: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 743: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 765: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 787: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 809: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 831: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 853: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 875: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 897: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 919: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 941: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 963: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 985: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1007: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1029: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1051: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1073: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1095: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1117: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1139: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1161: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1183: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1205: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1227: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1249: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1271: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1293: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1315: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1337: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1359: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1381: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1403: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1425: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1447: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:766 - "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd" line 1469: Generating a Black Box for component <RAMB16_S1_S1>.
Entity <plb_bram_if_cntlr_1_bram_elaborate> analyzed. Unit <plb_bram_if_cntlr_1_bram_elaborate> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <plb_bram_if_cntlr_1_bram_elaborate>.
    Related source file is "F:/fpga/proj/huffman_encode/hdl/elaborate/plb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/plb_bram_if_cntlr_1_bram_elaborate.vhd".
WARNING:Xst:647 - Input <BRAM_Addr_A<0:14>> is never used.
WARNING:Xst:647 - Input <BRAM_Addr_A<29:31>> is never used.
WARNING:Xst:647 - Input <BRAM_Addr_B<0:14>> is never used.
WARNING:Xst:647 - Input <BRAM_Addr_B<29:31>> is never used.
Unit <plb_bram_if_cntlr_1_bram_elaborate> synthesized.


Synthesizing Unit <plb_bram_if_cntlr_1_bram_wrapper>.
    Related source file is "F:/fpga/proj/huffman_encode/synthesis/../hdl/plb_bram_if_cntlr_1_bram_wrapper.vhd".
Unit <plb_bram_if_cntlr_1_bram_wrapper> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <plb_bram_if_cntlr_1_bram_wrapper> ...

Optimizing unit <plb_bram_if_cntlr_1_bram_elaborate> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/plb_bram_if_cntlr_1_bram_wrapper/plb_bram_if_cntlr_1_bram_wrapper.ngr
Top Level Output File Name         : ../implementation/plb_bram_if_cntlr_1_bram_wrapper/plb_bram_if_cntlr_1_bram_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 342

Cell Usage :
# RAMS                             : 64
#      RAMB16_S1_S1                : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                342  out of    556    61%  
 Number of BRAMs:                       64  out of    136    47%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BRAM_Clk_A                         | NONE                   | 64    |
BRAM_Clk_B                         | NONE                   | 64    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: 0.219ns
   Maximum output required time after clock: 1.401ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 1088 / 1088
-------------------------------------------------------------------------
Offset:              0.219ns (Levels of Logic = 1)
  Source:            BRAM_Addr_A<15> (PAD)
  Destination:       plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63 (RAM)
  Destination Clock: BRAM_Clk_A rising

  Data Path: BRAM_Addr_A<15> to plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'plb_bram_if_cntlr_1_bram'
     RAMB16_S1_S1:ADDRA13        0.219          ramb16_s1_s1_63
    ----------------------------------------
    Total                      0.219ns (0.219ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_B'
  Total number of paths / destination ports: 1088 / 1088
-------------------------------------------------------------------------
Offset:              0.219ns (Levels of Logic = 1)
  Source:            BRAM_Addr_B<15> (PAD)
  Destination:       plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63 (RAM)
  Destination Clock: BRAM_Clk_B rising

  Data Path: BRAM_Addr_B<15> to plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'plb_bram_if_cntlr_1_bram'
     RAMB16_S1_S1:ADDRB13        0.219          ramb16_s1_s1_63
    ----------------------------------------
    Total                      0.219ns (0.219ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_B'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 1)
  Source:            plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0 (RAM)
  Destination:       BRAM_Din_B<0> (PAD)
  Source Clock:      BRAM_Clk_B rising

  Data Path: plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0 to BRAM_Din_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S1:CLKB->DOB0    0   1.401   0.000  ramb16_s1_s1_0 (BRAM_Din_B<0>)
     end scope: 'plb_bram_if_cntlr_1_bram'
    ----------------------------------------
    Total                      1.401ns (1.401ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.401ns (Levels of Logic = 1)
  Source:            plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0 (RAM)
  Destination:       BRAM_Din_A<0> (PAD)
  Source Clock:      BRAM_Clk_A rising

  Data Path: plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0 to BRAM_Din_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S1:CLKA->DOA0    0   1.401   0.000  ramb16_s1_s1_0 (BRAM_Din_A<0>)
     end scope: 'plb_bram_if_cntlr_1_bram'
    ----------------------------------------
    Total                      1.401ns (1.401ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 9.83 / 9.99 s | Elapsed : 9.00 / 9.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    1 (   0 filtered)

