// Seed: 2969822978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1
    , id_16,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    input tri1 id_13,
    output tri id_14
);
  assign id_4 = id_16;
  or primCall (id_5, id_17, id_11, id_2, id_8, id_3, id_13, id_7, id_16, id_9);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
