{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 10:07:06 2014 " "Info: Processing started: Mon Aug 04 10:07:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_0_log_module " "Info: Found entity 1: uart_0_log_module" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_0_tx " "Info: Found entity 2: uart_0_tx" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_0_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_0_rx_stimulus_source " "Info: Found entity 4: uart_0_rx_stimulus_source" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_0_rx " "Info: Found entity 5: uart_0_rx" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_0_regs " "Info: Found entity 6: uart_0_regs" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 733 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart_0 " "Info: Found entity 7: uart_0" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 975 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pio_chip_busy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pio_chip_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 pio_chip_busy " "Info: Found entity 1: pio_chip_busy" {  } { { "pio_chip_busy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/pio_chip_busy.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_12 " "Info: Found entity 1: Medipix_sopc_burst_12" {  } { { "Medipix_sopc_burst_12.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_12.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_11 " "Info: Found entity 1: Medipix_sopc_burst_11" {  } { { "Medipix_sopc_burst_11.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_11.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_10 " "Info: Found entity 1: Medipix_sopc_burst_10" {  } { { "Medipix_sopc_burst_10.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_10.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_9 " "Info: Found entity 1: Medipix_sopc_burst_9" {  } { { "Medipix_sopc_burst_9.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_9.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_8 " "Info: Found entity 1: Medipix_sopc_burst_8" {  } { { "Medipix_sopc_burst_8.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_8.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_7 " "Info: Found entity 1: Medipix_sopc_burst_7" {  } { { "Medipix_sopc_burst_7.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_7.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_6 " "Info: Found entity 1: Medipix_sopc_burst_6" {  } { { "Medipix_sopc_burst_6.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_6.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_5 " "Info: Found entity 1: Medipix_sopc_burst_5" {  } { { "Medipix_sopc_burst_5.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_5.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_4 " "Info: Found entity 1: Medipix_sopc_burst_4" {  } { { "Medipix_sopc_burst_4.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_4.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_3 " "Info: Found entity 1: Medipix_sopc_burst_3" {  } { { "Medipix_sopc_burst_3.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_3.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_2 " "Info: Found entity 1: Medipix_sopc_burst_2" {  } { { "Medipix_sopc_burst_2.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_2.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_1 " "Info: Found entity 1: Medipix_sopc_burst_1" {  } { { "Medipix_sopc_burst_1.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_1.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_0 " "Info: Found entity 1: Medipix_sopc_burst_0" {  } { { "Medipix_sopc_burst_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc_burst_0.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/pck_crc32_d4.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file modules/m_medoip/vhd/pck_crc32_d4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCK_CRC32_D4 " "Info: Found design unit 1: PCK_CRC32_D4" {  } { { "Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PCK_CRC32_D4-body " "Info: Found design unit 2: PCK_CRC32_D4-body" {  } { { "Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_top_medipix/top_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_top_medipix/top_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Medipix " "Info: Found entity 1: Top_Medipix" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_adc_bridge/adc_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_adc_bridge/adc_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Bridge-ADC_Bridge_arc " "Info: Found design unit 1: ADC_Bridge-ADC_Bridge_arc" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Bridge " "Info: Found entity 1: ADC_Bridge" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_dac_bridge/dac_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_dac_bridge/dac_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Bridge-DAC_Bridge_arc " "Info: Found design unit 1: DAC_Bridge-DAC_Bridge_arc" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Bridge " "Info: Found entity 1: DAC_Bridge" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/rx_data_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_rx_data_medipix/rx_data_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Data_Medipix " "Info: Found entity 1: Rx_Data_Medipix" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/data_discriminate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/data_discriminate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Discriminate-Data_Discriminate_arc " "Info: Found design unit 1: Data_Discriminate-Data_Discriminate_arc" {  } { { "Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_Discriminate " "Info: Found entity 1: Data_Discriminate" {  } { { "Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/medipix_bridge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medipix_bridge/medipix_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_Bridge " "Info: Found entity 1: Medipix_Bridge" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/select_output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/select_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Select_Output-Select_Output_arc " "Info: Found design unit 1: Select_Output-Select_Output_arc" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Select_Output.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Select_Output " "Info: Found entity 1: Select_Output" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Select_Output.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_DAC " "Info: Found entity 1: Gera_Rajada_Read_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_CounterH " "Info: Found entity 1: Gera_Rajada_Read_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_omr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_omr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_OMR-Gera_Rajada_OMR_arc " "Info: Found design unit 1: Gera_Rajada_OMR-Gera_Rajada_OMR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_OMR " "Info: Found entity 1: Gera_Rajada_OMR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_DAC " "Info: Found entity 1: Gera_Rajada_Load_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc " "Info: Found design unit 1: Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CTPR " "Info: Found entity 1: Gera_Rajada_Load_CTPR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CounterH " "Info: Found entity 1: Gera_Rajada_Load_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_M-Gera_M_arc " "Info: Found design unit 1: Gera_M-Gera_M_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_M.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_M " "Info: Found entity 1: Gera_M" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_M.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_parametros.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_parametros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Parametros-Decoder_Parametros_arc " "Info: Found design unit 1: Decoder_Parametros-Decoder_Parametros_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Parametros " "Info: Found entity 1: Decoder_Parametros" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_dacs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_dacs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Dacs-Decoder_Dacs_arc " "Info: Found design unit 1: Decoder_Dacs-Decoder_Dacs_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Dacs " "Info: Found entity 1: Decoder_Dacs" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_timing_param.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_timing_param " "Info: Found entity 1: alt_ddrx_timing_param" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bypass.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bypass " "Info: Found entity 1: alt_ddrx_bypass" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cache.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cache " "Info: Found entity 1: alt_ddrx_cache" {  } { { "alt_ddrx_cache.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cache.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_rank_monitor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_rank_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_rank_monitor " "Info: Found entity 1: alt_ddrx_rank_monitor" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer_info.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_info " "Info: Found entity 1: alt_ddrx_bank_timer_info" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_info.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer " "Info: Found entity 1: alt_ddrx_bank_timer" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/top_medoip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/top_medoip.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MEDoIP " "Info: Found entity 1: TOP_MEDoIP" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/teste_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/teste_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_crc-teste_crc_arc " "Info: Found design unit 1: teste_crc-teste_crc_arc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/teste_crc.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teste_crc " "Info: Found entity 1: teste_crc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/teste_crc.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/ip/ipramheadermac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/ip/ipramheadermac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipramheadermac-SYN " "Info: Found design unit 1: ipramheadermac-SYN" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IPRamHeadermac " "Info: Found entity 1: IPRamHeadermac" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/ip/ipfifotsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/ip/ipfifotsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipfifotsoip-SYN " "Info: Found design unit 1: ipfifotsoip-SYN" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IpFifoTsOIp " "Info: Found entity 1: IpFifoTsOIp" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auk_udpipmac_ethernet_crc.v(54) " "Warning (10268): Verilog HDL information at auk_udpipmac_ethernet_crc.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 auk_udpipmac_ethernet_crc " "Info: Found entity 1: auk_udpipmac_ethernet_crc" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlrdtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlrdtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc " "Info: Found design unit 1: CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlRdTxTsOIp " "Info: Found entity 1: CtrlRdTxTsOIp" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlwrtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlwrtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc " "Info: Found design unit 1: CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlWrTxTsOIP " "Info: Found entity 1: CtrlWrTxTsOIP" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mac_header.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mac_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_header-mac_header_arc " "Info: Found design unit 1: mac_header-mac_header_arc" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/mac_header.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_header " "Info: Found entity 1: mac_header" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/mac_header.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mux_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mux_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_crc-mux_crc_arc " "Info: Found design unit 1: mux_crc-mux_crc_arc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/mux_crc.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Info: Found entity 1: mux_crc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/mux_crc.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/muxhdpactaddcrc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxhdpactaddcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxHdPactAddCRC-MuxHdPactAddCRC_arc " "Info: Found design unit 1: MuxHdPactAddCRC-MuxHdPactAddCRC_arc" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxHdPactAddCRC " "Info: Found entity 1: MuxHdPactAddCRC" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/myblkinv2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/myblkinv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myblkinv2 " "Info: Found entity 1: myblkinv2" {  } { { "Modules/m_MedOIp/VHD/myblkinv2.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/myblkinv2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/phyinterface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/phyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhyInterface-PhyInterface_arq " "Info: Found design unit 1: PhyInterface-PhyInterface_arq" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/PhyInterface.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PhyInterface " "Info: Found entity 1: PhyInterface" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/PhyInterface.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_wrapper " "Info: Found entity 1: alt_ddrx_bank_timer_wrapper" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_avalon_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_avalon_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_avalon_if " "Info: Found entity 1: alt_ddrx_avalon_if" {  } { { "alt_ddrx_avalon_if.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_avalon_if.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cmd_queue.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cmd_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_queue " "Info: Found entity 1: alt_ddrx_cmd_queue" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cmd_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_gen " "Info: Found entity 1: alt_ddrx_cmd_gen" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_wdata_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_wdata_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_wdata_fifo " "Info: Found entity 1: alt_ddrx_wdata_fifo" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_wdata_fifo.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_input_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_input_if " "Info: Found entity 1: alt_ddrx_input_if" {  } { { "alt_ddrx_input_if.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_input_if.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_clock_and_reset.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alt_ddrx_clock_and_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_clock_and_reset " "Info: Found entity 1: alt_ddrx_clock_and_reset" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_clock_and_reset.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_reset_sync " "Info: Found entity 2: alt_ddrx_reset_sync" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_clock_and_reset.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_controller.v(69) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(69): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_controller.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(70): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_controller.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(71): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_controller.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(72): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_controller.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(73): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_controller.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(74): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_controller.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(75): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_controller.v(76) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(76): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_controller.v(77) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(77): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_controller.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(78): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_controller.v(79) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(79): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_controller.v(80) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(80): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_controller.v(81) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(81): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_controller.v(82) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(82): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_controller.v(83) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(83): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_controller.v(94) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(94): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_controller " "Info: Found entity 1: alt_ddrx_controller" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_0 " "Info: Found entity 1: spi_0" {  } { { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/spi_0.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_clk_freq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sys_clk_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_freq " "Info: Found entity 1: sys_clk_freq" {  } { { "sys_clk_freq.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/sys_clk_freq.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_alt_ddrx_controller_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_alt_ddrx_controller_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_alt_ddrx_controller_wrapper " "Info: Found entity 1: ram_alt_ddrx_controller_wrapper" {  } { { "ram_alt_ddrx_controller_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_alt_ddrx_controller_wrapper.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_controller_phy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller_phy " "Info: Found entity 1: ram_controller_phy" {  } { { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu_linux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_ic_data_module " "Info: Found entity 1: cpu_linux_ic_data_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_linux_ic_tag_module " "Info: Found entity 2: cpu_linux_ic_tag_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_linux_bht_module " "Info: Found entity 3: cpu_linux_bht_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_linux_register_bank_a_module " "Info: Found entity 4: cpu_linux_register_bank_a_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_linux_register_bank_b_module " "Info: Found entity 5: cpu_linux_register_bank_b_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_linux_dc_tag_module " "Info: Found entity 6: cpu_linux_dc_tag_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_linux_dc_data_module " "Info: Found entity 7: cpu_linux_dc_data_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_linux_dc_victim_module " "Info: Found entity 8: cpu_linux_dc_victim_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_linux_nios2_oci_debug " "Info: Found entity 9: cpu_linux_nios2_oci_debug" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_linux_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_linux_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_linux_nios2_ocimem " "Info: Found entity 11: cpu_linux_nios2_ocimem" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_linux_nios2_avalon_reg " "Info: Found entity 12: cpu_linux_nios2_avalon_reg" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_linux_nios2_oci_break " "Info: Found entity 13: cpu_linux_nios2_oci_break" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_linux_nios2_oci_xbrk " "Info: Found entity 14: cpu_linux_nios2_oci_xbrk" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_linux_nios2_oci_dbrk " "Info: Found entity 15: cpu_linux_nios2_oci_dbrk" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_linux_nios2_oci_itrace " "Info: Found entity 16: cpu_linux_nios2_oci_itrace" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1696 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_linux_nios2_oci_td_mode " "Info: Found entity 17: cpu_linux_nios2_oci_td_mode" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_linux_nios2_oci_dtrace " "Info: Found entity 18: cpu_linux_nios2_oci_dtrace" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2056 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_linux_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_linux_nios2_oci_compute_tm_count" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_linux_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_linux_nios2_oci_fifowp_inc" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_linux_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_linux_nios2_oci_fifocount_inc" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_linux_nios2_oci_fifo " "Info: Found entity 22: cpu_linux_nios2_oci_fifo" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_linux_nios2_oci_pib " "Info: Found entity 23: cpu_linux_nios2_oci_pib" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_linux_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_linux_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2864 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_linux_nios2_oci_im " "Info: Found entity 25: cpu_linux_nios2_oci_im" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_linux_nios2_performance_monitors " "Info: Found entity 26: cpu_linux_nios2_performance_monitors" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_linux_nios2_oci " "Info: Found entity 27: cpu_linux_nios2_oci" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_linux " "Info: Found entity 28: cpu_linux" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epcs_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_controller_sub " "Info: Found entity 1: epcs_controller_sub" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_controller " "Info: Found entity 2: epcs_controller" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 421 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_test_bench " "Info: Found entity 1: cpu_linux_test_bench" {  } { { "cpu_linux_test_bench.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_oci_test_bench " "Info: Found entity 1: cpu_linux_oci_test_bench" {  } { { "cpu_linux_oci_test_bench.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_mult_cell " "Info: Found entity 1: cpu_linux_mult_cell" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_linux_jtag_debug_module_wrapper" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_tck " "Info: Found entity 1: cpu_linux_jtag_debug_module_tck" {  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_linux_jtag_debug_module_sysclk" {  } { { "cpu_linux_jtag_debug_module_sysclk.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_crossing.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clock_crossing.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_downstream_fifo " "Info: Found entity 1: clock_crossing_downstream_fifo" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_upstream_fifo " "Info: Found entity 2: clock_crossing_upstream_fifo" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing " "Info: Found entity 3: clock_crossing" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc.v 77 77 " "Info: Found 77 design units, including 77 entities, in source file medipix_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module " "Info: Found entity 1: burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module " "Info: Found entity 2: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 184 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Medipix_sopc_burst_0_upstream_arbitrator " "Info: Found entity 3: Medipix_sopc_burst_0_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 342 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Medipix_sopc_burst_0_downstream_arbitrator " "Info: Found entity 4: Medipix_sopc_burst_0_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 738 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module " "Info: Found entity 5: burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1015 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module " "Info: Found entity 6: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1173 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Medipix_sopc_burst_1_upstream_arbitrator " "Info: Found entity 7: Medipix_sopc_burst_1_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1331 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Medipix_sopc_burst_1_downstream_arbitrator " "Info: Found entity 8: Medipix_sopc_burst_1_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module " "Info: Found entity 9: burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2059 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module " "Info: Found entity 10: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Medipix_sopc_burst_10_upstream_arbitrator " "Info: Found entity 11: Medipix_sopc_burst_10_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2375 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Medipix_sopc_burst_10_downstream_arbitrator " "Info: Found entity 12: Medipix_sopc_burst_10_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2828 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module " "Info: Found entity 13: burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module " "Info: Found entity 14: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 Medipix_sopc_burst_11_upstream_arbitrator " "Info: Found entity 15: Medipix_sopc_burst_11_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 Medipix_sopc_burst_11_downstream_arbitrator " "Info: Found entity 16: Medipix_sopc_burst_11_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3842 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module " "Info: Found entity 17: burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4087 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module " "Info: Found entity 18: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4245 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 Medipix_sopc_burst_12_upstream_arbitrator " "Info: Found entity 19: Medipix_sopc_burst_12_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4403 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 Medipix_sopc_burst_12_downstream_arbitrator " "Info: Found entity 20: Medipix_sopc_burst_12_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4854 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module " "Info: Found entity 21: burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5099 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module " "Info: Found entity 22: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5257 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 Medipix_sopc_burst_2_upstream_arbitrator " "Info: Found entity 23: Medipix_sopc_burst_2_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5415 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 Medipix_sopc_burst_2_downstream_arbitrator " "Info: Found entity 24: Medipix_sopc_burst_2_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5868 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module " "Info: Found entity 25: burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module " "Info: Found entity 26: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 Medipix_sopc_burst_3_upstream_arbitrator " "Info: Found entity 27: Medipix_sopc_burst_3_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6431 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 Medipix_sopc_burst_3_downstream_arbitrator " "Info: Found entity 28: Medipix_sopc_burst_3_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6884 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module " "Info: Found entity 29: burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 7129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module " "Info: Found entity 30: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 10935 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 Medipix_sopc_burst_4_upstream_arbitrator " "Info: Found entity 31: Medipix_sopc_burst_4_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 14741 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 Medipix_sopc_burst_4_downstream_arbitrator " "Info: Found entity 32: Medipix_sopc_burst_4_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 15137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module " "Info: Found entity 33: burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 15417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module " "Info: Found entity 34: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 19223 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 Medipix_sopc_burst_5_upstream_arbitrator " "Info: Found entity 35: Medipix_sopc_burst_5_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23029 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 Medipix_sopc_burst_5_downstream_arbitrator " "Info: Found entity 36: Medipix_sopc_burst_5_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module " "Info: Found entity 37: burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23760 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module " "Info: Found entity 38: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23918 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 Medipix_sopc_burst_6_upstream_arbitrator " "Info: Found entity 39: Medipix_sopc_burst_6_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24076 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 Medipix_sopc_burst_6_downstream_arbitrator " "Info: Found entity 40: Medipix_sopc_burst_6_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24472 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module " "Info: Found entity 41: burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24749 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module " "Info: Found entity 42: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24907 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 Medipix_sopc_burst_7_upstream_arbitrator " "Info: Found entity 43: Medipix_sopc_burst_7_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25065 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 Medipix_sopc_burst_7_downstream_arbitrator " "Info: Found entity 44: Medipix_sopc_burst_7_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25516 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module " "Info: Found entity 45: burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25793 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module " "Info: Found entity 46: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25951 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 Medipix_sopc_burst_8_upstream_arbitrator " "Info: Found entity 47: Medipix_sopc_burst_8_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 Medipix_sopc_burst_8_downstream_arbitrator " "Info: Found entity 48: Medipix_sopc_burst_8_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26560 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module " "Info: Found entity 49: burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module " "Info: Found entity 50: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26965 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 Medipix_sopc_burst_9_upstream_arbitrator " "Info: Found entity 51: Medipix_sopc_burst_9_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 27123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 Medipix_sopc_burst_9_downstream_arbitrator " "Info: Found entity 52: Medipix_sopc_burst_9_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 27576 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module " "Info: Found entity 53: rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 27821 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module " "Info: Found entity 54: rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 31551 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module " "Info: Found entity 55: rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 35281 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 clock_crossing_s1_arbitrator " "Info: Found entity 56: clock_crossing_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39011 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 clock_crossing_m1_arbitrator " "Info: Found entity 57: clock_crossing_m1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39764 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 clock_crossing_bridge_arbitrator " "Info: Found entity 58: clock_crossing_bridge_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39988 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 cpu_linux_jtag_debug_module_arbitrator " "Info: Found entity 59: cpu_linux_jtag_debug_module_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 40001 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 cpu_linux_data_master_arbitrator " "Info: Found entity 60: cpu_linux_data_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 40507 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 cpu_linux_instruction_master_arbitrator " "Info: Found entity 61: cpu_linux_instruction_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 41023 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 epcs_controller_epcs_control_port_arbitrator " "Info: Found entity 62: epcs_controller_epcs_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 41271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 equalization_avalon_slave_0_arbitrator " "Info: Found entity 63: equalization_avalon_slave_0_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 41779 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 igor_mac_control_port_arbitrator " "Info: Found entity 64: igor_mac_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 42083 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 igor_mac_rx_master_arbitrator " "Info: Found entity 65: igor_mac_rx_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 42403 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 igor_mac_tx_master_arbitrator " "Info: Found entity 66: igor_mac_tx_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 42569 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "67 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info: Found entity 67: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 42748 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "68 pio_chip_busy_s1_arbitrator " "Info: Found entity 68: pio_chip_busy_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 43084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "69 rdv_fifo_for_clock_crossing_m1_to_ram_s1_module " "Info: Found entity 69: rdv_fifo_for_clock_crossing_m1_to_ram_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 43382 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "70 ram_s1_arbitrator " "Info: Found entity 70: ram_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 44680 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "71 Medipix_sopc_reset_clk_125_domain_synch_module " "Info: Found entity 71: Medipix_sopc_reset_clk_125_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 45033 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "72 spi_0_spi_control_port_arbitrator " "Info: Found entity 72: spi_0_spi_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 45078 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "73 sys_clk_freq_s1_arbitrator " "Info: Found entity 73: sys_clk_freq_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 45414 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "74 uart_0_s1_arbitrator " "Info: Found entity 74: uart_0_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 45720 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "75 Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module " "Info: Found entity 75: Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 46052 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "76 Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module " "Info: Found entity 76: Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 46097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "77 Medipix_sopc " "Info: Found entity 77: Medipix_sopc" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 46142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/timescale.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file eth_ocm/timescale.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/test_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/test_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo " "Info: Found entity 1: test_fifo" {  } { { "eth_ocm/test_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/test_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Info: Found entity 1: eth_txstatem" {  } { { "eth_ocm/eth_txstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txstatem.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Info: Found entity 1: eth_txethmac" {  } { { "eth_ocm/eth_txethmac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txethmac.v" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Info: Found entity 1: eth_txcounters" {  } { { "eth_ocm/eth_txcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txcounters.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_transmitcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Info: Found entity 1: eth_transmitcontrol" {  } { { "eth_ocm/eth_transmitcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_transmitcontrol.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_shiftreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Info: Found entity 1: eth_shiftreg" {  } { { "eth_ocm/eth_shiftreg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_shiftreg.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Info: Found entity 1: eth_rxstatem" {  } { { "eth_ocm/eth_rxstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxstatem.v" 92 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Info: Found entity 1: eth_rxethmac" {  } { { "eth_ocm/eth_rxethmac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxethmac.v" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Info: Found entity 1: eth_rxcounters" {  } { { "eth_ocm/eth_rxcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxcounters.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxaddrcheck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Info: Found entity 1: eth_rxaddrcheck" {  } { { "eth_ocm/eth_rxaddrcheck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxaddrcheck.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Info: Found entity 1: eth_registers" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 176 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Info: Found entity 1: eth_register" {  } { { "eth_ocm/eth_register.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_register.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_receivecontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Info: Found entity 1: eth_receivecontrol" {  } { { "eth_ocm/eth_receivecontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_receivecontrol.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_random.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Info: Found entity 1: eth_random" {  } { { "eth_ocm/eth_random.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_random.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_outputcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Info: Found entity 1: eth_outputcontrol" {  } { { "eth_ocm/eth_outputcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_outputcontrol.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_miim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Info: Found entity 1: eth_miim" {  } { { "eth_ocm/eth_miim.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_miim.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_macstatus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Info: Found entity 1: eth_macstatus" {  } { { "eth_ocm/eth_macstatus.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_macstatus.v" 118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_maccontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Info: Found entity 1: eth_maccontrol" {  } { { "eth_ocm/eth_maccontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_maccontrol.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file eth_ocm/eth_defines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_dc_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_dc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_dc_reg " "Info: Found entity 1: eth_dc_reg" {  } { { "eth_ocm/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_dc_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Info: Found entity 1: eth_crc" {  } { { "eth_ocm/eth_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_crc.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(260) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(260): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_cop.v" 260 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(279) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(279): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_cop.v" 279 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(298) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(298): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_cop.v" 298 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(315) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(315): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_cop.v" 315 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_cop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_cop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cop " "Info: Found entity 1: eth_cop" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_cop.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_clockgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Info: Found entity 1: eth_clockgen" {  } { { "eth_ocm/eth_clockgen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_clockgen.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_txdma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_txdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_txdma " "Info: Found entity 1: eth_avalon_txdma" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_eop RX_EOP eth_avalon_rxdma.v(52) " "Info (10281): Verilog HDL Declaration information at eth_avalon_rxdma.v(52): object \"rx_eop\" differs only in case from object \"RX_EOP\" in the same scope" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_rxdma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_rxdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_rxdma " "Info: Found entity 1: eth_avalon_rxdma" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_dma_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_dma_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_dma_fifo " "Info: Found entity 1: eth_avalon_dma_fifo" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_bd_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_bd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_bd_ram " "Info: Found entity 1: eth_avalon_bd_ram" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon " "Info: Found entity 1: eth_avalon" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/txtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/txtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txtable-bdf_type " "Info: Found design unit 1: txtable-bdf_type" {  } { { "Modules/m_Txtable/txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txtable.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 txtable " "Info: Found entity 1: txtable" {  } { { "Modules/m_Txtable/txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txtable.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igor_mac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file igor_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 igor_mac " "Info: Found entity 1: igor_mac" {  } { { "igor_mac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/igor_mac.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/ip_ram_txtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/ip_ram_txtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram_txtable-SYN " "Info: Found design unit 1: ip_ram_txtable-SYN" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/IP_ram_txtable.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IP_ram_txtable " "Info: Found entity 1: IP_ram_txtable" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/IP_ram_txtable.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/txdata_tovhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/txdata_tovhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txdata_tovhdl-txdata_tovhdl_arc " "Info: Found design unit 1: txdata_tovhdl-txdata_tovhdl_arc" {  } { { "Modules/m_Txtable/txdata_tovhdl.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txdata_tovhdl.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 txdata_tovhdl " "Info: Found entity 1: txdata_tovhdl" {  } { { "Modules/m_Txtable/txdata_tovhdl.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txdata_tovhdl.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalization.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file equalization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalization-rtl " "Info: Found design unit 1: equalization-rtl" {  } { { "equalization.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/equalization.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 equalization " "Info: Found entity 1: equalization" {  } { { "equalization.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/equalization.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/avalon_wrdata.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/avalon_wrdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_wrdata-avalon_wrdata_arc " "Info: Found design unit 1: avalon_wrdata-avalon_wrdata_arc" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/avalon_wrdata.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrdata " "Info: Found entity 1: avalon_wrdata" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/avalon_wrdata.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_ocm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ocm " "Info: Found entity 1: eth_ocm" {  } { { "eth_ocm/eth_ocm.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 251 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_state_machine.v(1424) " "Warning (10268): Verilog HDL information at alt_ddrx_state_machine.v(1424): always construct contains both blocking and non-blocking assignments" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 1424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fetch FETCH alt_ddrx_state_machine.v(240) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_state_machine.v(240): object \"fetch\" differs only in case from object \"FETCH\" in the same scope" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_state_machine " "Info: Found entity 1: alt_ddrx_state_machine" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(205) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(205): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 205 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(384) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(384): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_odt_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_odt_gen " "Info: Found entity 1: alt_ddrx_odt_gen" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_afi_block.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_afi_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_afi_block " "Info: Found entity 1: alt_ddrx_afi_block" {  } { { "alt_ddrx_afi_block.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_afi_block.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_addr_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_addr_cmd " "Info: Found entity 1: alt_ddrx_addr_cmd" {  } { { "alt_ddrx_addr_cmd.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_addr_cmd.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_ddr2_odt_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ddr2_odt_gen " "Info: Found entity 1: alt_ddrx_ddr2_odt_gen" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ddr2_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_ecc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_ecc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ecc " "Info: Found entity 1: alt_ddrx_ecc" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_csr.v(760) " "Warning (10268): Verilog HDL information at alt_ddrx_csr.v(760): always construct contains both blocking and non-blocking assignments" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 760 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_csr.v(61) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(61): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_csr.v(62) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(62): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_csr.v(63) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(63): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_csr.v(64) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(64): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_csr.v(65) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(65): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_csr.v(66) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(66): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_csr.v(67) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(67): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_csr.v(68) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(68): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_csr.v(69) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(69): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_csr.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(70): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_csr.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(71): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_csr.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(72): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_csr.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(73): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_csr.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(74): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_csr.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(75): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_csr.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(78): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_csr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_csr " "Info: Found entity 1: alt_ddrx_csr" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy.v 12 12 " "Info: Found 12 design units, including 12 entities, in source file ram_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy " "Info: Found entity 1: ram_phy_alt_mem_phy" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ram_phy_alt_mem_phy_clk_reset " "Info: Found entity 2: ram_phy_alt_mem_phy_clk_reset" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ram_phy_alt_mem_phy_ac " "Info: Found entity 3: ram_phy_alt_mem_phy_ac" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ram_phy_alt_mem_phy_addr_cmd " "Info: Found entity 4: ram_phy_alt_mem_phy_addr_cmd" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ram_phy_alt_mem_phy_dp_io " "Info: Found entity 5: ram_phy_alt_mem_phy_dp_io" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ram_phy_alt_mem_phy_read_dp " "Info: Found entity 6: ram_phy_alt_mem_phy_read_dp" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ram_phy_alt_mem_phy_write_dp_fr " "Info: Found entity 7: ram_phy_alt_mem_phy_write_dp_fr" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ram_phy_alt_mem_phy_rdata_valid " "Info: Found entity 8: ram_phy_alt_mem_phy_rdata_valid" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 ram_phy_alt_mem_phy_mux " "Info: Found entity 9: ram_phy_alt_mem_phy_mux" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 ram_phy_alt_mem_phy_mimic " "Info: Found entity 10: ram_phy_alt_mem_phy_mimic" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ram_phy_alt_mem_phy_mimic_debug " "Info: Found entity 11: ram_phy_alt_mem_phy_mimic_debug" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ram_phy_alt_mem_phy_reset_pipe " "Info: Found entity 12: ram_phy_alt_mem_phy_reset_pipe" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy " "Info: Found entity 1: ram_phy" {  } { { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_seq.vhd 25 8 " "Info: Found 25 design units, including 8 entities, in source file ram_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_phy_alt_mem_phy_constants_pkg " "Info: Found design unit 1: ram_phy_alt_mem_phy_constants_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_phy_alt_mem_phy_record_pkg " "Info: Found design unit 2: ram_phy_alt_mem_phy_record_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ram_phy_alt_mem_phy_record_pkg-body " "Info: Found design unit 3: ram_phy_alt_mem_phy_record_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ram_phy_alt_mem_phy_addr_cmd_pkg " "Info: Found design unit 4: ram_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ram_phy_alt_mem_phy_addr_cmd_pkg-body " "Info: Found design unit 5: ram_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ram_phy_alt_mem_phy_iram_addr_pkg " "Info: Found design unit 6: ram_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ram_phy_alt_mem_phy_iram_addr_pkg-body " "Info: Found design unit 7: ram_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ram_phy_alt_mem_phy_regs_pkg " "Info: Found design unit 8: ram_phy_alt_mem_phy_regs_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ram_phy_alt_mem_phy_regs_pkg-body " "Info: Found design unit 9: ram_phy_alt_mem_phy_regs_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ram_phy_alt_mem_phy_mmi-struct " "Info: Found design unit 10: ram_phy_alt_mem_phy_mmi-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ram_phy_alt_mem_phy_admin-struct " "Info: Found design unit 11: ram_phy_alt_mem_phy_admin-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ram_phy_alt_mem_phy_iram_ram-struct " "Info: Found design unit 12: ram_phy_alt_mem_phy_iram_ram-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 6800 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ram_phy_alt_mem_phy_iram-struct " "Info: Found design unit 13: ram_phy_alt_mem_phy_iram-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 6944 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ram_phy_alt_mem_phy_dgrb-struct " "Info: Found design unit 14: ram_phy_alt_mem_phy_dgrb-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 7840 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ram_phy_alt_mem_phy_dgwb-rtl " "Info: Found design unit 15: ram_phy_alt_mem_phy_dgwb-rtl" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 10973 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ram_phy_alt_mem_phy_ctrl-struct " "Info: Found design unit 16: ram_phy_alt_mem_phy_ctrl-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 11623 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ram_phy_alt_mem_phy_seq-struct " "Info: Found design unit 17: ram_phy_alt_mem_phy_seq-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 12889 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_mmi " "Info: Found entity 1: ram_phy_alt_mem_phy_mmi" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ram_phy_alt_mem_phy_admin " "Info: Found entity 2: ram_phy_alt_mem_phy_admin" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ram_phy_alt_mem_phy_iram_ram " "Info: Found entity 3: ram_phy_alt_mem_phy_iram_ram" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 6783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ram_phy_alt_mem_phy_iram " "Info: Found entity 4: ram_phy_alt_mem_phy_iram" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 6887 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ram_phy_alt_mem_phy_dgrb " "Info: Found entity 5: ram_phy_alt_mem_phy_dgrb" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 7734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ram_phy_alt_mem_phy_dgwb " "Info: Found entity 6: ram_phy_alt_mem_phy_dgwb" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 10906 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ram_phy_alt_mem_phy_ctrl " "Info: Found entity 7: ram_phy_alt_mem_phy_ctrl" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 11558 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ram_phy_alt_mem_phy_seq " "Info: Found entity 8: ram_phy_alt_mem_phy_seq" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 12666 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_seq_wrapper " "Info: Found entity 1: ram_phy_alt_mem_phy_seq_wrapper" {  } { { "ram_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_pll " "Info: Found entity 1: ram_phy_alt_mem_phy_pll" {  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_reset_syncronize/rst_syncronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rst_Syncronizer " "Info: Found entity 1: Rst_Syncronizer" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Reset_Syncronize/Rst_Syncronizer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_eth_share/eth_share.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_eth_share/eth_share.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Eth_Share-Eth_Share_arc " "Info: Found design unit 1: Eth_Share-Eth_Share_arc" {  } { { "Modules/m_Eth_Share/Eth_Share.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Eth_Share/Eth_Share.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Eth_Share " "Info: Found entity 1: Eth_Share" {  } { { "Modules/m_Eth_Share/Eth_Share.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Eth_Share/Eth_Share.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_cpu_pll/cpu_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Info: Found entity 1: cpu_pll" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Cpu_PLL/cpu_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/m_input_fifo/input_fifo_65525.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/m_input_fifo/input_fifo_65525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_fifo_65525-SYN " "Info: Found design unit 1: input_fifo_65525-SYN" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Input_Fifo_65525 " "Info: Found entity 1: Input_Fifo_65525" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/read_input_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/read_input_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Read_Input_Fifo-Read_Input_Fifo_arc " "Info: Found design unit 1: Read_Input_Fifo-Read_Input_Fifo_arc" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Read_Input_Fifo " "Info: Found entity 1: Read_Input_Fifo" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/input_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/input_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_En-Input_En_arc " "Info: Found design unit 1: Input_En-Input_En_arc" {  } { { "Modules/m_Rx_Data_Medipix/Input_En.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Input_En.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Input_En " "Info: Found entity 1: Input_En" {  } { { "Modules/m_Rx_Data_Medipix/Input_En.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Data_Medipix/Input_En.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_shutter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_shutter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Shutter-Gera_Shutter_arc " "Info: Found design unit 1: Gera_Shutter-Gera_Shutter_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Shutter " "Info: Found entity 1: Gera_Shutter" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/decoder_ip_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/decoder_ip_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_IP_TX-Decoder_IP_TX_arc " "Info: Found design unit 1: Decoder_IP_TX-Decoder_IP_TX_arc" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_IP_TX " "Info: Found entity 1: Decoder_IP_TX" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_alarms/alarm_box.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_alarms/alarm_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm_box-Alarm_box_arc " "Info: Found design unit 1: Alarm_box-Alarm_box_arc" {  } { { "Modules/m_Alarms/Alarm_box.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Alarms/Alarm_box.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Alarm_box " "Info: Found entity 1: Alarm_box" {  } { { "Modules/m_Alarms/Alarm_box.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Alarms/Alarm_box.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_clk_divider/clk_serial.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_clk_divider/clk_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Serial-Clk_Serial_arc " "Info: Found design unit 1: Clk_Serial-Clk_Serial_arc" {  } { { "Modules/m_Clk_Divider/Clk_Serial.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Clk_Divider/Clk_Serial.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Serial " "Info: Found entity 1: Clk_Serial" {  } { { "Modules/m_Clk_Divider/Clk_Serial.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Clk_Divider/Clk_Serial.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_clk_divider/amostra_serial.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_clk_divider/amostra_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amostra_serial-amostra_serial_arc " "Info: Found design unit 1: amostra_serial-amostra_serial_arc" {  } { { "Modules/m_Clk_Divider/amostra_serial.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Clk_Divider/amostra_serial.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 amostra_serial " "Info: Found entity 1: amostra_serial" {  } { { "Modules/m_Clk_Divider/amostra_serial.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Clk_Divider/amostra_serial.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_equalize/rx_equalization.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_equalize/rx_equalization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx_Equalization-Rx_Equalization_arq " "Info: Found design unit 1: Rx_Equalization-Rx_Equalization_arq" {  } { { "Modules/m_Rx_Equalize/Rx_Equalization.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Equalize/Rx_Equalization.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Rx_Equalization " "Info: Found entity 1: Rx_Equalization" {  } { { "Modules/m_Rx_Equalize/Rx_Equalization.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Equalize/Rx_Equalization.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_equalize/top_equalizator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_rx_equalize/top_equalizator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Equalizator " "Info: Found entity 1: Top_Equalizator" {  } { { "Modules/m_Rx_Equalize/Top_Equalizator.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Rx_Equalize/Top_Equalizator.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(1963) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(1963): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(1965) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(1965): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(2115) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(2115): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(3013) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(3013): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs_controller.v(401) " "Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(401): conditional expression evaluates to a constant" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "spi_0.v(401) " "Warning (10037): Verilog HDL or VHDL warning at spi_0.v(401): conditional expression evaluates to a constant" {  } { { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Medipix " "Info: Elaborating entity \"Top_Medipix\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Reset_out_Mdpx Top_Medipix.v(82) " "Warning (10034): Output port \"Reset_out_Mdpx\" at Top_Medipix.v(82) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Clk_out_Mdpx Top_Medipix.v(83) " "Warning (10034): Output port \"Clk_out_Mdpx\" at Top_Medipix.v(83) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_out_Mdpx Top_Medipix.v(84) " "Warning (10034): Output port \"Data_out_Mdpx\" at Top_Medipix.v(84) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "En_out_Mdpx Top_Medipix.v(85) " "Warning (10034): Output port \"En_out_Mdpx\" at Top_Medipix.v(85) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Shutter_out_Mdpx Top_Medipix.v(86) " "Warning (10034): Output port \"Shutter_out_Mdpx\" at Top_Medipix.v(86) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cont_sel_out_Mdpx Top_Medipix.v(87) " "Warning (10034): Output port \"Cont_sel_out_Mdpx\" at Top_Medipix.v(87) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MtxClr_out_Mdpx Top_Medipix.v(88) " "Warning (10034): Output port \"MtxClr_out_Mdpx\" at Top_Medipix.v(88) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TPSWT_out_Mdpx Top_Medipix.v(89) " "Warning (10034): Output port \"TPSWT_out_Mdpx\" at Top_Medipix.v(89) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rst_Syncronizer Rst_Syncronizer:u_Rst_Syncronizer " "Info: Elaborating entity \"Rst_Syncronizer\" for hierarchy \"Rst_Syncronizer:u_Rst_Syncronizer\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Rst_Syncronizer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll cpu_pll:u_cpu_pll " "Info: Elaborating entity \"cpu_pll\" for hierarchy \"cpu_pll:u_cpu_pll\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_cpu_pll" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "altpll_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cpu_pll:u_cpu_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info: Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Info: Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Info: Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 3125 " "Info: Parameter \"clk4_divide_by\" = \"3125\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 144 " "Info: Parameter \"clk4_multiply_by\" = \"144\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll_altpll " "Info: Found entity 1: cpu_pll_altpll" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cpu_pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll_altpll cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated " "Info: Elaborating entity \"cpu_pll_altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Serial Clk_Serial:u_Clk_Serial " "Info: Elaborating entity \"Clk_Serial\" for hierarchy \"Clk_Serial:u_Clk_Serial\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Clk_Serial" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amostra_serial amostra_serial:u_amostra_serial " "Info: Elaborating entity \"amostra_serial\" for hierarchy \"amostra_serial:u_amostra_serial\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_amostra_serial" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_Share Eth_Share:u_Eth_Share " "Info: Elaborating entity \"Eth_Share\" for hierarchy \"Eth_Share:u_Eth_Share\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Eth_Share" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc Medipix_sopc:u_Medipix_sopc " "Info: Elaborating entity \"Medipix_sopc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Medipix_sopc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_0_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47047 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 614 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_0_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47071 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0 " "Info: Elaborating entity \"Medipix_sopc_burst_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47099 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_1_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1581 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 1634 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_1_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1 " "Info: Elaborating entity \"Medipix_sopc_burst_1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_10_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2626 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 2679 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_10_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10 " "Info: Elaborating entity \"Medipix_sopc_burst_10\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_11_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3640 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 3693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_11_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47355 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11 " "Info: Elaborating entity \"Medipix_sopc_burst_11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_12_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_12_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_12_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream\|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream\|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_12_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4653 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 4706 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_12_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_downstream_arbitrator:the_Medipix_sopc_burst_12_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_12_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12_downstream_arbitrator:the_Medipix_sopc_burst_12_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_12_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47450 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_12 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12 " "Info: Elaborating entity \"Medipix_sopc_burst_12\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_12" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47479 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_2_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47521 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5666 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 5719 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_2_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47546 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2 " "Info: Elaborating entity \"Medipix_sopc_burst_2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47575 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_3_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47617 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6682 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 6735 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_3_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47641 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3 " "Info: Elaborating entity \"Medipix_sopc_burst_3\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_4_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47699 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 14960 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 15013 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_4_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4 " "Info: Elaborating entity \"Medipix_sopc_burst_4\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47753 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_5_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47795 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 23332 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_5_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47821 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5 " "Info: Elaborating entity \"Medipix_sopc_burst_5\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_6_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 24348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_6_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47903 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6 " "Info: Elaborating entity \"Medipix_sopc_burst_6\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47931 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_7_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47973 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 25368 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_7_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 47997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7 " "Info: Elaborating entity \"Medipix_sopc_burst_7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48026 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_8_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48068 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 26412 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_8_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48093 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8 " "Info: Elaborating entity \"Medipix_sopc_burst_8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_9_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 27374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 27427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_9_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9 " "Info: Elaborating entity \"Medipix_sopc_burst_9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1 " "Info: Elaborating entity \"clock_crossing_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "the_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39486 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 39510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_m1_arbitrator Medipix_sopc:u_Medipix_sopc\|clock_crossing_m1_arbitrator:the_clock_crossing_m1 " "Info: Elaborating entity \"clock_crossing_m1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_m1_arbitrator:the_clock_crossing_m1\"" {  } { { "Medipix_sopc.v" "the_clock_crossing_m1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing " "Info: Elaborating entity \"clock_crossing\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\"" {  } { { "Medipix_sopc.v" "the_clock_crossing" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_downstream_fifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"clock_crossing_downstream_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing.v" "the_downstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing.v" "downstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 88 " "Info: Parameter \"lpm_width\" = \"88\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vvf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_vvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vvf1 " "Info: Found entity 1: dcfifo_vvf1" {  } { { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vvf1 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated " "Info: Elaborating entity \"dcfifo_vvf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Info: Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_vvf1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Info: Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_mjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_vvf1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Info: Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_ljc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_ljc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ljc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_ljc:wrptr_gp\"" {  } { { "db/dcfifo_vvf1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vj31 " "Info: Found entity 1: altsyncram_vj31" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_vj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vj31 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram " "Info: Elaborating entity \"altsyncram_vj31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\"" {  } { { "db/dcfifo_vvf1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_vvf1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info: Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_vvf1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe18" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Info: Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_966.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_966\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vvf1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vvf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_vvf1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_upstream_fifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"clock_crossing_upstream_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing.v" "the_upstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing.v" "upstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 124 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/clock_crossing.v" 124 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_73g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73g1 " "Info: Found entity 1: dcfifo_73g1" {  } { { "db/dcfifo_73g1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73g1 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated " "Info: Elaborating entity \"dcfifo_73g1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Info: Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_gray2bin_sgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Info: Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_r57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_73g1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Info: Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_njc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_ojc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_ojc:wrptr_gp\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dj31 " "Info: Found entity 1: altsyncram_dj31" {  } { { "db/altsyncram_dj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_dj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dj31 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram " "Info: Elaborating entity \"altsyncram_dj31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram\"" {  } { { "db/dcfifo_73g1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info: Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\"" {  } { { "db/dcfifo_73g1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe15" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp\"" {  } { { "db/dcfifo_73g1.tdf" "ws_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\"" {  } { { "db/dcfifo_73g1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Info: Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_a66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_a66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73g1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_73g1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_jtag_debug_module" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_data_master_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master " "Info: Elaborating entity \"cpu_linux_data_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_data_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_instruction_master_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master " "Info: Elaborating entity \"cpu_linux_instruction_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_instruction_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48521 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux " "Info: Elaborating entity \"cpu_linux\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\"" {  } { { "Medipix_sopc.v" "the_cpu_linux" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48553 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_test_bench Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_test_bench:the_cpu_linux_test_bench " "Info: Elaborating entity \"cpu_linux_test_bench\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_test_bench:the_cpu_linux_test_bench\"" {  } { { "cpu_linux.v" "the_cpu_linux_test_bench" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 5914 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ic_data_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data " "Info: Elaborating entity \"cpu_linux_ic_data_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\"" {  } { { "cpu_linux.v" "cpu_linux_ic_data" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 6939 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Info: Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Info: Parameter \"widthad_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nd1 " "Info: Found entity 1: altsyncram_9nd1" {  } { { "db/altsyncram_9nd1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_9nd1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nd1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated " "Info: Elaborating entity \"altsyncram_9nd1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info: Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/decode_jsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|decode_jsa:decode2 " "Info: Elaborating entity \"decode_jsa\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_9nd1.tdf" "decode2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_9nd1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Info: Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mux_gob.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|mux_gob:mux3 " "Info: Elaborating entity \"mux_gob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_9nd1.tdf" "mux3" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_9nd1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ic_tag_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag " "Info: Elaborating entity \"cpu_linux_ic_tag_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\"" {  } { { "cpu_linux.v" "cpu_linux_ic_tag" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7005 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Info: Parameter \"width_a\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Info: Parameter \"width_b\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg1 " "Info: Found entity 1: altsyncram_gvg1" {  } { { "db/altsyncram_gvg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_gvg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated " "Info: Elaborating entity \"altsyncram_gvg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_bht_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht " "Info: Elaborating entity \"cpu_linux_bht_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\"" {  } { { "cpu_linux.v" "cpu_linux_bht" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdg1 " "Info: Found entity 1: altsyncram_hdg1" {  } { { "db/altsyncram_hdg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_hdg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated " "Info: Elaborating entity \"altsyncram_hdg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_register_bank_a_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a " "Info: Elaborating entity \"cpu_linux_register_bank_a_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\"" {  } { { "cpu_linux.v" "cpu_linux_register_bank_a" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 243 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_linux_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 243 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrf1 " "Info: Found entity 1: altsyncram_hrf1" {  } { { "db/altsyncram_hrf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_hrf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrf1:auto_generated " "Info: Elaborating entity \"altsyncram_hrf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_register_bank_b_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b " "Info: Elaborating entity \"cpu_linux_register_bank_b_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\"" {  } { { "cpu_linux.v" "cpu_linux_register_bank_b" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 303 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_linux_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 303 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Info: Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Info: Elaborating entity \"altsyncram_irf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_tag_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag " "Info: Elaborating entity \"cpu_linux_dc_tag_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\"" {  } { { "cpu_linux.v" "cpu_linux_dc_tag" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 363 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_dc_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_dc_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Info: Parameter \"width_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 363 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bg1 " "Info: Found entity 1: altsyncram_7bg1" {  } { { "db/altsyncram_7bg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_7bg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bg1:auto_generated " "Info: Elaborating entity \"altsyncram_7bg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_data_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data " "Info: Elaborating entity \"cpu_linux_dc_data_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\"" {  } { { "cpu_linux.v" "cpu_linux_dc_data" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7832 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 426 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Info: Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Info: Parameter \"widthad_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 426 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmf1 " "Info: Found entity 1: altsyncram_vmf1" {  } { { "db/altsyncram_vmf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_vmf1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\|altsyncram_vmf1:auto_generated " "Info: Elaborating entity \"altsyncram_vmf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\|altsyncram_vmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_victim_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim " "Info: Elaborating entity \"cpu_linux_dc_victim_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\"" {  } { { "cpu_linux.v" "cpu_linux_dc_victim" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 7848 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 489 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 489 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3d1 " "Info: Found entity 1: altsyncram_i3d1" {  } { { "db/altsyncram_i3d1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_i3d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3d1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i3d1:auto_generated " "Info: Elaborating entity \"altsyncram_i3d1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_mult_cell Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell " "Info: Elaborating entity \"cpu_linux_mult_cell\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\"" {  } { { "cpu_linux.v" "the_cpu_linux_mult_cell" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 9718 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_linux_mult_cell.v" "the_altmult_add_part_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info: Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info: Elaborating entity \"mult_add_mgr2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info: Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info: Elaborating entity \"ded_mult_ks81\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_linux_mult_cell.v" "the_altmult_add_part_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info: Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info: Elaborating entity \"mult_add_ogr2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci " "Info: Elaborating entity \"cpu_linux_nios2_oci\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 9956 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_debug Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug " "Info: Elaborating entity \"cpu_linux_nios2_oci_debug\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_debug" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_ocimem Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem " "Info: Elaborating entity \"cpu_linux_nios2_ocimem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_ocimem" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ociram_lpm_dram_bdp_component_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_linux_ociram_lpm_dram_bdp_component_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_linux.v" "cpu_linux_ociram_lpm_dram_bdp_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 693 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_linux_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 693 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lp72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lp72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lp72 " "Info: Found entity 1: altsyncram_lp72" {  } { { "db/altsyncram_lp72.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_lp72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lp72 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_lp72:auto_generated " "Info: Elaborating entity \"altsyncram_lp72\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_lp72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_avalon_reg Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg " "Info: Elaborating entity \"cpu_linux_nios2_avalon_reg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_avalon_reg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_break Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break " "Info: Elaborating entity \"cpu_linux_nios2_oci_break\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_break" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_xbrk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_linux_nios2_oci_xbrk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_xbrk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_dbrk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_linux_nios2_oci_dbrk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_dbrk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_itrace Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace " "Info: Elaborating entity \"cpu_linux_nios2_oci_itrace\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_itrace" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_dtrace Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_linux_nios2_oci_dtrace\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_dtrace" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_td_mode Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_linux_nios2_oci_td_mode\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_trc_ctrl_td_mode" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifo Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_compute_tm_count Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_linux_nios2_oci_compute_tm_count\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_compute_tm_count_tm_count" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifowp_inc Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifowp_inc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_fifowp_inc_fifowp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifocount_inc Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifocount_inc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_fifocount_inc_fifocount" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_oci_test_bench Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench " "Info: Elaborating entity \"cpu_linux_oci_test_bench\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench\"" {  } { { "cpu_linux.v" "the_cpu_linux_oci_test_bench" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_linux_oci_test_bench " "Warning: Entity \"cpu_linux_oci_test_bench\" contains only dangling pins" {  } { { "cpu_linux.v" "the_cpu_linux_oci_test_bench" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2453 0 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_pib Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib " "Info: Elaborating entity \"cpu_linux_nios2_oci_pib\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_pib" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_im Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im " "Info: Elaborating entity \"cpu_linux_nios2_oci_im\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_im" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_traceram_lpm_dram_bdp_component_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_linux_traceram_lpm_dram_bdp_component_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_linux.v" "cpu_linux_traceram_lpm_dram_bdp_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3073 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2915 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2915 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 2915 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n902.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n902.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n902 " "Info: Found entity 1: altsyncram_n902" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_n902.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n902 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated " "Info: Elaborating entity \"altsyncram_n902\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_wrapper Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\"" {  } { { "cpu_linux.v" "the_cpu_linux_jtag_debug_module_wrapper" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux.v" 3578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_tck Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_tck\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "the_cpu_linux_jtag_debug_module_tck" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_linux_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_sysclk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_sysclk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "the_cpu_linux_jtag_debug_module_sysclk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "cpu_linux_jtag_debug_module_phy" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_epcs_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port " "Info: Elaborating entity \"epcs_controller_epcs_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port\"" {  } { { "Medipix_sopc.v" "the_epcs_controller_epcs_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48598 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller " "Info: Elaborating entity \"epcs_controller\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\"" {  } { { "Medipix_sopc.v" "the_epcs_controller" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_sub Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub " "Info: Elaborating entity \"epcs_controller_sub\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub\"" {  } { { "epcs_controller.v" "the_epcs_controller_sub" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "the_boot_copier_rom" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 543 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_controller_boot_rom.hex " "Info: Parameter \"init_file\" = \"epcs_controller_boot_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/epcs_controller.v" 543 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1t31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1t31 " "Info: Found entity 1: altsyncram_1t31" {  } { { "db/altsyncram_1t31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_1t31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1t31 Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_1t31:auto_generated " "Info: Elaborating entity \"altsyncram_1t31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_1t31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalization_avalon_slave_0_arbitrator Medipix_sopc:u_Medipix_sopc\|equalization_avalon_slave_0_arbitrator:the_equalization_avalon_slave_0 " "Info: Elaborating entity \"equalization_avalon_slave_0_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization_avalon_slave_0_arbitrator:the_equalization_avalon_slave_0\"" {  } { { "Medipix_sopc.v" "the_equalization_avalon_slave_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48644 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalization Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization " "Info: Elaborating entity \"equalization\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\"" {  } { { "Medipix_sopc.v" "the_equalization" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48663 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txtable Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization " "Info: Elaborating entity \"txtable\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\"" {  } { { "equalization.vhd" "equalization" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/equalization.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_wrdata Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|avalon_wrdata:b2v_inst " "Info: Elaborating entity \"avalon_wrdata\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|avalon_wrdata:b2v_inst\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txtable.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_ram_txtable Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1 " "Info: Elaborating entity \"IP_ram_txtable\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txtable.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fn1 " "Info: Found entity 1: altsyncram_2fn1" {  } { { "db/altsyncram_2fn1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_2fn1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fn1 Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_2fn1:auto_generated " "Info: Elaborating entity \"altsyncram_2fn1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_2fn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txdata_tovhdl Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|txdata_tovhdl:b2v_inst4 " "Info: Elaborating entity \"txdata_tovhdl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|equalization:the_equalization\|txtable:equalization\|txdata_tovhdl:b2v_inst4\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Txtable/txtable.vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_control_port_arbitrator:the_igor_mac_control_port " "Info: Elaborating entity \"igor_mac_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_control_port_arbitrator:the_igor_mac_control_port\"" {  } { { "Medipix_sopc.v" "the_igor_mac_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_rx_master_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master " "Info: Elaborating entity \"igor_mac_rx_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master\"" {  } { { "Medipix_sopc.v" "the_igor_mac_rx_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48710 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_tx_master_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master " "Info: Elaborating entity \"igor_mac_tx_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master\"" {  } { { "Medipix_sopc.v" "the_igor_mac_tx_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48731 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac " "Info: Elaborating entity \"igor_mac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\"" {  } { { "Medipix_sopc.v" "the_igor_mac" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48769 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ocm Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac " "Info: Elaborating entity \"eth_ocm\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\"" {  } { { "igor_mac.v" "igor_mac" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/igor_mac.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_miim Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1 " "Info: Elaborating entity \"eth_miim\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\"" {  } { { "eth_ocm/eth_ocm.v" "miim1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_clockgen Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_clockgen:clkgen " "Info: Elaborating entity \"eth_clockgen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_clockgen:clkgen\"" {  } { { "eth_ocm/eth_miim.v" "clkgen" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_miim.v" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_shiftreg Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_shiftreg:shftrg " "Info: Elaborating entity \"eth_shiftreg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_shiftreg:shftrg\"" {  } { { "eth_ocm/eth_miim.v" "shftrg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_miim.v" 443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "eth_shiftreg.v(124) " "Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(124): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "eth_ocm/eth_shiftreg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_shiftreg.v" 124 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_outputcontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_outputcontrol:outctrl " "Info: Elaborating entity \"eth_outputcontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_outputcontrol:outctrl\"" {  } { { "eth_ocm/eth_miim.v" "outctrl" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_miim.v" 449 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_registers Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1 " "Info: Elaborating entity \"eth_registers\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\"" {  } { { "eth_ocm/eth_ocm.v" "ethreg1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetTxCIrq_sync1 eth_registers.v(291) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(291): object \"ResetTxCIrq_sync1\" assigned a value but never read" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXCTRL_Sel eth_registers.v(322) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(322): object \"RXCTRL_Sel\" assigned a value but never read" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_0\"" {  } { { "eth_ocm/eth_registers.v" "MODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_1\"" {  } { { "eth_ocm/eth_registers.v" "MODER_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 433 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_2\"" {  } { { "eth_ocm/eth_registers.v" "MODER_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 442 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:INT_MASK_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:INT_MASK_0\"" {  } { { "eth_ocm/eth_registers.v" "INT_MASK_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGT_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGT_0\"" {  } { { "eth_ocm/eth_registers.v" "IPGT_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 466 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGR1_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGR1_0\"" {  } { { "eth_ocm/eth_registers.v" "IPGR1_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_1\"" {  } { { "eth_ocm/eth_registers.v" "PACKETLEN_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 511 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_2\"" {  } { { "eth_ocm/eth_registers.v" "PACKETLEN_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 520 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_0\"" {  } { { "eth_ocm/eth_registers.v" "COLLCONF_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_2\"" {  } { { "eth_ocm/eth_registers.v" "COLLCONF_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 549 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:CTRLMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:CTRLMODER_0\"" {  } { { "eth_ocm/eth_registers.v" "CTRLMODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 574 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIMODER_0\"" {  } { { "eth_ocm/eth_registers.v" "MIIMODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 586 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0\"" {  } { { "eth_ocm/eth_registers.v" "MIIADDRESS_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 637 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIRX_DATA " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIRX_DATA\"" {  } { { "eth_ocm/eth_registers.v" "MIIRX_DATA" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_registers.v" 680 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_maccontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1 " "Info: Elaborating entity \"eth_maccontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\"" {  } { { "eth_ocm/eth_ocm.v" "maccontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 562 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_receivecontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1 " "Info: Elaborating entity \"eth_receivecontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\"" {  } { { "eth_ocm/eth_maccontrol.v" "receivecontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_maccontrol.v" 260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_transmitcontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1 " "Info: Elaborating entity \"eth_transmitcontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\"" {  } { { "eth_ocm/eth_maccontrol.v" "transmitcontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_maccontrol.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txethmac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1 " "Info: Elaborating entity \"eth_txethmac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\"" {  } { { "eth_ocm/eth_ocm.v" "txethmac1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 607 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txcounters Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1 " "Info: Elaborating entity \"eth_txcounters\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\"" {  } { { "eth_ocm/eth_txethmac.v" "txcounters1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txethmac.v" 450 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExcessiveDeferCnt eth_txcounters.v(134) " "Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(134): object \"ExcessiveDeferCnt\" assigned a value but never read" {  } { { "eth_ocm/eth_txcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txcounters.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txstatem Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1 " "Info: Elaborating entity \"eth_txstatem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\"" {  } { { "eth_ocm/eth_txethmac.v" "txstatem1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txethmac.v" 465 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_crc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_crc:txcrc " "Info: Elaborating entity \"eth_crc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_crc:txcrc\"" {  } { { "eth_ocm/eth_txethmac.v" "txcrc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txethmac.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_random Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_random:random1 " "Info: Elaborating entity \"eth_random\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_random:random1\"" {  } { { "eth_ocm/eth_txethmac.v" "random1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_txethmac.v" 490 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxethmac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1 " "Info: Elaborating entity \"eth_rxethmac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\"" {  } { { "eth_ocm/eth_ocm.v" "rxethmac1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 639 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxstatem Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1 " "Info: Elaborating entity \"eth_rxstatem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxstatem1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxethmac.v" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxcounters Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1 " "Info: Elaborating entity \"eth_rxcounters\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxcounters1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxethmac.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxaddrcheck Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1 " "Info: Elaborating entity \"eth_rxaddrcheck\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxaddrcheck1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_rxethmac.v" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst " "Info: Elaborating entity \"eth_avalon\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\"" {  } { { "eth_ocm/eth_ocm.v" "eth_avalon_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 916 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 eth_avalon.v(206) " "Warning (10230): Verilog HDL assignment warning at eth_avalon.v(206): truncated value with size 8 to match size of target (7)" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_avalon.v(258) " "Warning (10230): Verilog HDL assignment warning at eth_avalon.v(258): truncated value with size 32 to match size of target (8)" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_bd_ram Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram " "Info: Elaborating entity \"eth_avalon_bd_ram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\"" {  } { { "eth_ocm/eth_avalon.v" "ptr_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\"" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\"" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6472.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6472 " "Info: Found entity 1: altsyncram_6472" {  } { { "db/altsyncram_6472.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_6472.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6472 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\|altsyncram_6472:auto_generated " "Info: Elaborating entity \"altsyncram_6472\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\|altsyncram_6472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_rxdma Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst " "Info: Elaborating entity \"eth_avalon_rxdma\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\"" {  } { { "eth_ocm/eth_avalon.v" "eth_rxdma_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(211) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(211): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 211 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(359) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(359): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 359 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(407) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(407): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 407 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "eth_rxdma_datafifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fnk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fnk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fnk1 " "Info: Found entity 1: dcfifo_fnk1" {  } { { "db/dcfifo_fnk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fnk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated " "Info: Elaborating entity \"dcfifo_fnk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Info: Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fnk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Info: Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_677\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_fnk1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Info: Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_fnk1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info: Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_1lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_1lc:wrptr_gp\"" {  } { { "db/dcfifo_fnk1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0f11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0f11 " "Info: Found entity 1: altsyncram_0f11" {  } { { "db/altsyncram_0f11.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_0f11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0f11 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|altsyncram_0f11:fifo_ram " "Info: Elaborating entity \"altsyncram_0f11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|altsyncram_0f11:fifo_ram\"" {  } { { "db/dcfifo_fnk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|dffpipe_pe9:rs_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_fnk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Info: Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_fnk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe16 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Info: Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_fnk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_re9:dffpipe19 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_re9:dffpipe19\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fnk1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 95 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info: Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_b66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_b66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fnk1.tdf" "rdempty_eq_comp1_msb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fnk1.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "eth_rxdma_errfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fgk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fgk1 " "Info: Found entity 1: dcfifo_fgk1" {  } { { "db/dcfifo_fgk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fgk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated " "Info: Elaborating entity \"dcfifo_fgk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Info: Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fgk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Info: Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_s57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_fgk1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_fgk1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qjc " "Info: Found entity 1: a_graycounter_qjc" {  } { { "db/a_graycounter_qjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_graycounter_qjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qjc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_qjc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_qjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_qjc:wrptr_gp\"" {  } { { "db/dcfifo_fgk1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c911.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c911 " "Info: Found entity 1: altsyncram_c911" {  } { { "db/altsyncram_c911.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_c911.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c911 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|altsyncram_c911:fifo_ram " "Info: Elaborating entity \"altsyncram_c911\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|altsyncram_c911:fifo_ram\"" {  } { { "db/dcfifo_fgk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Info: Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|dffpipe_jd9:rs_brp " "Info: Elaborating entity \"dffpipe_jd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|dffpipe_jd9:rs_brp\"" {  } { { "db/dcfifo_fgk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info: Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\"" {  } { { "db/dcfifo_fgk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Info: Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_kd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_kd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_kd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Info: Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\"" {  } { { "db/dcfifo_fgk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_fgk1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Info: Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_ld9:dffpipe19 " "Info: Elaborating entity \"dffpipe_ld9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_ld9:dffpipe19\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_dc_reg Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg " "Info: Elaborating entity \"eth_dc_reg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "rx_busy_dc_reg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_rxdma.v" 341 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_txdma Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst " "Info: Elaborating entity \"eth_avalon_txdma\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\"" {  } { { "eth_ocm/eth_avalon.v" "eth_txdma_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(209) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(209): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 209 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 6 eth_avalon_txdma.v(251) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(251): truncated value with size 14 to match size of target (6)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 eth_avalon_txdma.v(273) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(273): truncated value with size 3 to match size of target (2)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 eth_avalon_txdma.v(274) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(274): truncated value with size 3 to match size of target (2)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(254) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(254): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 254 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(384) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(384): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 384 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(410) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(410): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 410 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\"" {  } { { "eth_ocm/eth_avalon_txdma.v" "data_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_txdma.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lhk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhk1 " "Info: Found entity 1: dcfifo_lhk1" {  } { { "db/dcfifo_lhk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated " "Info: Elaborating entity \"dcfifo_lhk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Info: Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8c11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8c11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8c11 " "Info: Found entity 1: altsyncram_8c11" {  } { { "db/altsyncram_8c11.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_8c11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8c11 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|altsyncram_8c11:fifo_ram " "Info: Elaborating entity \"altsyncram_8c11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|altsyncram_8c11:fifo_ram\"" {  } { { "db/dcfifo_lhk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:rs_brp " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_lhk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Info: Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_lhk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Info: Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_md9:dffpipe7 " "Info: Elaborating entity \"dffpipe_md9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_md9:dffpipe7\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe7" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Info: Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_mkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_lhk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dcfifo_lhk1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Info: Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe10 " "Info: Elaborating entity \"dffpipe_nd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe10" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/alt_synch_pipe_mkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_macstatus Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1 " "Info: Elaborating entity \"eth_macstatus\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1\"" {  } { { "eth_ocm/eth_ocm.v" "macstatus1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_ocm.v" 940 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator Medipix_sopc:u_Medipix_sopc\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "Medipix_sopc.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48804 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0 " "Info: Elaborating entity \"jtag_uart_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "Medipix_sopc.v" "the_jtag_uart_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48820 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ar21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ar21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ar21 " "Info: Found entity 1: scfifo_ar21" {  } { { "db/scfifo_ar21.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/scfifo_ar21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ar21 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated " "Info: Elaborating entity \"scfifo_ar21\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h131 " "Info: Found entity 1: a_dpfifo_h131" {  } { { "db/a_dpfifo_h131.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_h131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h131 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo " "Info: Elaborating entity \"a_dpfifo_h131\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\"" {  } { { "db/scfifo_ar21.tdf" "dpfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/scfifo_ar21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h131.tdf" "fifo_state" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_h131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_el21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_el21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_el21 " "Info: Found entity 1: dpram_el21" {  } { { "db/dpram_el21.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dpram_el21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_el21 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram " "Info: Elaborating entity \"dpram_el21\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\"" {  } { { "db/a_dpfifo_h131.tdf" "FIFOram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_h131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1m1 " "Info: Found entity 1: altsyncram_i1m1" {  } { { "db/altsyncram_i1m1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_i1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1m1 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_i1m1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1\"" {  } { { "db/dpram_el21.tdf" "altsyncram1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/dpram_el21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_h131.tdf" "rd_ptr_count" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_h131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_chip_busy_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|pio_chip_busy_s1_arbitrator:the_pio_chip_busy_s1 " "Info: Elaborating entity \"pio_chip_busy_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|pio_chip_busy_s1_arbitrator:the_pio_chip_busy_s1\"" {  } { { "Medipix_sopc.v" "the_pio_chip_busy_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48846 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_chip_busy Medipix_sopc:u_Medipix_sopc\|pio_chip_busy:the_pio_chip_busy " "Info: Elaborating entity \"pio_chip_busy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|pio_chip_busy:the_pio_chip_busy\"" {  } { { "Medipix_sopc.v" "the_pio_chip_busy" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48858 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1 " "Info: Elaborating entity \"ram_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\"" {  } { { "Medipix_sopc.v" "the_ram_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48890 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_clock_crossing_m1_to_ram_s1_module Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1 " "Info: Elaborating entity \"rdv_fifo_for_clock_crossing_m1_to_ram_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_clock_crossing_m1_to_ram_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 44897 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_clk_125_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_clk_125_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_clk_125_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48908 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Medipix_sopc:u_Medipix_sopc\|ram:the_ram " "Info: Elaborating entity \"ram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\"" {  } { { "Medipix_sopc.v" "the_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst " "Info: Elaborating entity \"ram_controller_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\"" {  } { { "ram.v" "ram_controller_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_alt_ddrx_controller_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst " "Info: Elaborating entity \"ram_alt_ddrx_controller_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\"" {  } { { "ram_controller_phy.v" "ram_alt_ddrx_controller_wrapper_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_controller Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst " "Info: Elaborating entity \"alt_ddrx_controller\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\"" {  } { { "ram_alt_ddrx_controller_wrapper.v" "alt_ddrx_controller_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_alt_ddrx_controller_wrapper.v" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bank_information alt_ddrx_controller.v(172) " "Warning (10034): Output port \"bank_information\" at alt_ddrx_controller.v(172) has no driver" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bank_open alt_ddrx_controller.v(174) " "Warning (10034): Output port \"bank_open\" at alt_ddrx_controller.v(174) has no driver" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_clock_and_reset Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst " "Info: Elaborating entity \"alt_ddrx_clock_and_reset\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\"" {  } { { "alt_ddrx_controller.v" "clock_and_reset_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "reset_sync_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_clock_and_reset.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "half_reset_sync_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_clock_and_reset.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_input_if Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst " "Info: Elaborating entity \"alt_ddrx_input_if\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\"" {  } { { "alt_ddrx_controller.v" "input_if_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_wdata_fifo Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst " "Info: Elaborating entity \"alt_ddrx_wdata_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\"" {  } { { "alt_ddrx_input_if.v" "wdata_fifo_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_input_if.v" 340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "wdata_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 240 " "Info: Parameter \"almost_full_value\" = \"240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qb61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_qb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qb61 " "Info: Found entity 1: scfifo_qb61" {  } { { "db/scfifo_qb61.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/scfifo_qb61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qb61 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated " "Info: Elaborating entity \"scfifo_qb61\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o231.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_o231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o231 " "Info: Found entity 1: a_dpfifo_o231" {  } { { "db/a_dpfifo_o231.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o231 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo " "Info: Elaborating entity \"a_dpfifo_o231\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\"" {  } { { "db/scfifo_qb61.tdf" "dpfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/scfifo_qb61.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_62e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62e1 " "Info: Found entity 1: altsyncram_62e1" {  } { { "db/altsyncram_62e1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_62e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62e1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|altsyncram_62e1:FIFOram " "Info: Elaborating entity \"altsyncram_62e1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|altsyncram_62e1:FIFOram\"" {  } { { "db/a_dpfifo_o231.tdf" "FIFOram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Info: Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ls8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o231.tdf" "almost_full_comparer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:two_comparison " "Info: Elaborating entity \"cmpr_ls8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_o231.tdf" "two_comparison" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Info: Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_2ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_2ob:rd_ptr_msb " "Info: Elaborating entity \"cntr_2ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o231.tdf" "rd_ptr_msb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Info: Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_fo7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_fo7:usedw_counter " "Info: Elaborating entity \"cntr_fo7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_o231.tdf" "usedw_counter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Info: Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_3ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_3ob:wr_ptr " "Info: Elaborating entity \"cntr_3ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_o231.tdf" "wr_ptr" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/a_dpfifo_o231.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst " "Info: Elaborating entity \"alt_ddrx_cmd_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_input_if.v" 394 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_cmd_gen.v(250) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(250): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_gen.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_gen.v(251) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(251): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_gen.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_cmd_gen.v(252) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(252): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_gen.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_cmd_gen.v(253) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(253): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_gen.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_queue Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst " "Info: Elaborating entity \"alt_ddrx_cmd_queue\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_queue_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_input_if.v" 502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(595) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(595): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(596) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(596): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(597) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(597): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(601) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(601): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(602) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(602): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(603) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(603): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(613) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(613): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(614) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(614): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(615) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(615): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(627) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(627): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(629) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(629): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(634) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(634): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(635) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(635): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(636) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(636): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_cmd_queue.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_avalon_if Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst " "Info: Elaborating entity \"alt_ddrx_avalon_if\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst\"" {  } { { "alt_ddrx_input_if.v" "avalon_if_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_input_if.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\"" {  } { { "alt_ddrx_controller.v" "bank_timer_wrapper_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 755 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_rdwr alt_ddrx_bank_timer_wrapper.v(558) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(558): object \"more_than_x3_act_to_rdwr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_pch alt_ddrx_bank_timer_wrapper.v(559) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(559): object \"more_than_x3_act_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_act alt_ddrx_bank_timer_wrapper.v(560) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(560): object \"more_than_x3_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_rd alt_ddrx_bank_timer_wrapper.v(561) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(561): object \"more_than_x3_rd_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_wr alt_ddrx_bank_timer_wrapper.v(562) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(562): object \"more_than_x3_rd_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_wr_bc alt_ddrx_bank_timer_wrapper.v(563) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(563): object \"more_than_x3_rd_to_wr_bc\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_pch alt_ddrx_bank_timer_wrapper.v(564) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(564): object \"more_than_x3_rd_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_wr alt_ddrx_bank_timer_wrapper.v(565) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(565): object \"more_than_x3_wr_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_rd alt_ddrx_bank_timer_wrapper.v(566) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(566): object \"more_than_x3_wr_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 566 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_pch alt_ddrx_bank_timer_wrapper.v(567) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(567): object \"more_than_x3_wr_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_ap_to_act alt_ddrx_bank_timer_wrapper.v(568) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(568): object \"more_than_x3_rd_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_ap_to_act alt_ddrx_bank_timer_wrapper.v(569) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(569): object \"more_than_x3_wr_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_pch_to_act alt_ddrx_bank_timer_wrapper.v(570) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(570): object \"more_than_x3_pch_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_act_diff_bank alt_ddrx_bank_timer_wrapper.v(571) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(571): object \"more_than_x3_act_to_act_diff_bank\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_four_act_to_act alt_ddrx_bank_timer_wrapper.v(572) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(572): object \"more_than_x3_four_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_rdwr alt_ddrx_bank_timer_wrapper.v(573) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(573): object \"less_than_x3_act_to_rdwr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_pch alt_ddrx_bank_timer_wrapper.v(574) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(574): object \"less_than_x3_act_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_act alt_ddrx_bank_timer_wrapper.v(575) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(575): object \"less_than_x3_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_rd alt_ddrx_bank_timer_wrapper.v(576) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(576): object \"less_than_x3_rd_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_wr alt_ddrx_bank_timer_wrapper.v(577) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(577): object \"less_than_x3_rd_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_wr_bc alt_ddrx_bank_timer_wrapper.v(578) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(578): object \"less_than_x3_rd_to_wr_bc\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_pch alt_ddrx_bank_timer_wrapper.v(579) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(579): object \"less_than_x3_rd_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_wr alt_ddrx_bank_timer_wrapper.v(580) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(580): object \"less_than_x3_wr_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_rd alt_ddrx_bank_timer_wrapper.v(581) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(581): object \"less_than_x3_wr_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_rd_diff_chips alt_ddrx_bank_timer_wrapper.v(582) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(582): object \"less_than_x3_wr_to_rd_diff_chips\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_pch alt_ddrx_bank_timer_wrapper.v(583) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(583): object \"less_than_x3_wr_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_ap_to_act alt_ddrx_bank_timer_wrapper.v(584) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(584): object \"less_than_x3_rd_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_ap_to_act alt_ddrx_bank_timer_wrapper.v(585) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(585): object \"less_than_x3_wr_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_pch_to_act alt_ddrx_bank_timer_wrapper.v(586) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(586): object \"less_than_x3_pch_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_act_diff_bank alt_ddrx_bank_timer_wrapper.v(587) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(587): object \"less_than_x3_act_to_act_diff_bank\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_four_act_to_act alt_ddrx_bank_timer_wrapper.v(588) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(588): object \"less_than_x3_four_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bank_timer_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 1244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_handle_cs_partial_match alt_ddrx_bank_timer.v(432) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(432): object \"cam_handle_cs_partial_match\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_v alt_ddrx_bank_timer.v(453) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(453): object cam_v used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 453 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_cs alt_ddrx_bank_timer.v(456) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(456): object cam_cs used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 456 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_bank alt_ddrx_bank_timer.v(457) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(457): object cam_bank used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 457 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_current_free_entry_r alt_ddrx_bank_timer.v(465) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(465): object \"cam_current_free_entry_r\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_chip_addr alt_ddrx_bank_timer.v(469) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(469): object \"to_chip_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_state_cam alt_ddrx_bank_timer.v(471) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(471): object current_state_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 471 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rdwr_ready_cam alt_ddrx_bank_timer.v(472) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(472): object rdwr_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 472 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "act_ready_cam alt_ddrx_bank_timer.v(473) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(473): object act_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 473 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pch_ready_cam alt_ddrx_bank_timer.v(474) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(474): object pch_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 474 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_chip_cam alt_ddrx_bank_timer.v(477) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(477): object \"act_ready_per_chip_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_chip_cam alt_ddrx_bank_timer.v(478) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(478): object \"current_state_per_chip_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_lookahead_cam alt_ddrx_bank_timer.v(481) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(481): object \"current_state_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdwr_ready_per_lookahead_cam alt_ddrx_bank_timer.v(482) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(482): object \"rdwr_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_lookahead_cam alt_ddrx_bank_timer.v(483) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(483): object \"act_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_ready_per_lookahead_cam alt_ddrx_bank_timer.v(484) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(484): object \"pch_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_lhead_mcast_cam alt_ddrx_bank_timer.v(486) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(486): object \"current_state_per_lhead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdwr_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(487) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(487): object \"rdwr_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(488) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(488): object \"act_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(489) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(489): object \"pch_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bank_timer.v(563) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(563): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multicast_cmd_row_is_open alt_ddrx_bank_timer.v(567) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(567): object \"multicast_cmd_row_is_open\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_ddrx_bank_timer.v(680) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(680): object \"zero\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bank_timer.v(1335) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(1335): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 1335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(575) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(575): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(684) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(684): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_bank_timer.v(1125) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(1125): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(1144) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(1144): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "current_row " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"current_row\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_info Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_info\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst\"" {  } { { "alt_ddrx_bank_timer.v" "bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 1035 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_bank_timer_info.v(145) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer_info.v(145): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_info.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_bank_timer_info.v(161) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer_info.v(161): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_info.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_row alt_ddrx_bank_timer_info.v(92) " "Warning (10034): Output port \"current_row\" at alt_ddrx_bank_timer_info.v(92) has no driver" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_info.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_rank_monitor Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst " "Info: Elaborating entity \"alt_ddrx_rank_monitor\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "rank_monitor_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 1396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_rank_monitor.v(502) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(502): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alt_ddrx_rank_monitor.v(558) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(558): truncated value with size 32 to match size of target (7)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_rank_monitor.v(801) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(801): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_rank_monitor.v(869) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(869): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_ddrx_rank_monitor.v(933) " "Warning (10762): Verilog HDL Case Statement warning at alt_ddrx_rank_monitor.v(933): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_rank_monitor.v" 933 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cache Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst " "Info: Elaborating entity \"alt_ddrx_cache\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "cache_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 1448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bypass Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst " "Info: Elaborating entity \"alt_ddrx_bypass\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bypass_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 1610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_bank_addr_r1 alt_ddrx_bypass.v(391) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(391): object \"to_bank_addr_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_row_addr_r1 alt_ddrx_bypass.v(392) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(392): object \"to_row_addr_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_open_row alt_ddrx_bypass.v(405) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(405): object \"cmd_open_row\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_open_row_r1 alt_ddrx_bypass.v(410) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(410): object \"cmd_open_row_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_cmd_same_row alt_ddrx_bypass.v(503) " "Warning (10858): Verilog HDL warning at alt_ddrx_bypass.v(503): object int_cmd_same_row used but never assigned" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 503 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bypass.v(507) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(507): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_ddrx_bypass.v(760) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(760): object \"zero\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bypass.v" 760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_timing_param Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst " "Info: Elaborating entity \"alt_ddrx_timing_param\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "timing_param_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer_wrapper.v" 1830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(436) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(436): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_timing_param.v(437) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(437): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(439) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(439): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(440) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(440): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(441) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(441): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(514) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(514): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(517) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(517): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(518) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(518): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(520) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(520): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_ddrx_timing_param.v(522) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(522): truncated value with size 32 to match size of target (8)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_timing_param.v(523) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(523): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_timing_param.v(524) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(524): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_timing_param.v(526) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(526): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_ddrx_timing_param.v(527) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(527): truncated value with size 32 to match size of target (16)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(528) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(528): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(530) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(530): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(534) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(534): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_timing_param.v(597) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(597): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(598) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(598): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(599) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(599): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(600) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(600): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_timing_param.v(602) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(602): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(603) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(603): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(604) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(604): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(605) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(605): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(607) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(607): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(609) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(609): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_to_wr_bc 0 alt_ddrx_timing_param.v(282) " "Warning (10030): Net \"rd_to_wr_bc\" at alt_ddrx_timing_param.v(282) has no driver or initial value, using a default initial value '0'" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srf_to_zq alt_ddrx_timing_param.v(295) " "Warning (10034): Output port \"srf_to_zq\" at alt_ddrx_timing_param.v(295) has no driver" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_timing_param.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_state_machine Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst " "Info: Elaborating entity \"alt_ddrx_state_machine\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\"" {  } { { "alt_ddrx_controller.v" "state_machine_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd4_bank_index alt_ddrx_state_machine.v(568) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(568): object \"cmd4_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd5_bank_index alt_ddrx_state_machine.v(569) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(569): object \"cmd5_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd6_bank_index alt_ddrx_state_machine.v(570) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(570): object \"cmd6_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd7_bank_index alt_ddrx_state_machine.v(571) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(571): object \"cmd7_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd4 alt_ddrx_state_machine.v(629) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(629): object \"proper_multicast_cmd4\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd5 alt_ddrx_state_machine.v(630) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(630): object \"proper_multicast_cmd5\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd6 alt_ddrx_state_machine.v(631) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(631): object \"proper_multicast_cmd6\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd7 alt_ddrx_state_machine.v(632) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(632): object \"proper_multicast_cmd7\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_ddrx_state_machine.v(2261) " "Info (10264): Verilog HDL Case Statement information at alt_ddrx_state_machine.v(2261): all case item expressions in this case statement are onehot" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_state_machine.v" 2261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_addr_cmd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst " "Info: Elaborating entity \"alt_ddrx_addr_cmd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst\"" {  } { { "alt_ddrx_controller.v" "addr_cmd_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cke_r alt_ddrx_addr_cmd.v(129) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_addr_cmd.v(129): object \"int_cke_r\" assigned a value but never read" {  } { { "alt_ddrx_addr_cmd.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_addr_cmd.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_afi_block Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst " "Info: Elaborating entity \"alt_ddrx_afi_block\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst\"" {  } { { "alt_ddrx_controller.v" "afi_block_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 1002 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_dqs_burst_hr alt_ddrx_afi_block.v(100) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_afi_block.v(100): object \"int_dqs_burst_hr\" assigned a value but never read" {  } { { "alt_ddrx_afi_block.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_afi_block.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_odt_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_odt_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\"" {  } { { "alt_ddrx_controller.v" "odt_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 1027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct_odt_h alt_ddrx_odt_gen.v(79) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(79): object \"correct_odt_h\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_write_r alt_ddrx_odt_gen.v(85) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(85): object \"do_write_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_read_r alt_ddrx_odt_gen.v(86) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(86): object \"do_read_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_chip_r alt_ddrx_odt_gen.v(87) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(87): object \"to_chip_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ddr2_odt_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_ddr2_odt_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\"" {  } { { "alt_ddrx_odt_gen.v" "F\[0\].odt_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_odt_gen.v" 474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "combi_odt_h 0 alt_ddrx_ddr2_odt_gen.v(70) " "Warning (10030): Net \"combi_odt_h\" at alt_ddrx_ddr2_odt_gen.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ddr2_odt_gen.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ecc Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst " "Info: Elaborating entity \"alt_ddrx_ecc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst\"" {  } { { "alt_ddrx_controller.v" "ecc_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 1098 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(117) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(117): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 117 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(118) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(118): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 118 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(119) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(119): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 119 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(120) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(120): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 120 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_ecc_r1 alt_ddrx_ecc.v(1498) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_ecc.v(1498): object \"do_ecc_r1\" assigned a value but never read" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 1498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_partial_r1 alt_ddrx_ecc.v(1499) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_ecc.v(1499): object \"do_partial_r1\" assigned a value but never read" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_ecc.v" 1499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_csr Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst " "Info: Elaborating entity \"alt_ddrx_csr\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst\"" {  } { { "alt_ddrx_controller.v" "csr_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_controller.v" 1209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(406) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(406): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_csr.v(407) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(407): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(408) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(408): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(409) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(409): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_csr.v(410) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(410): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_ddrx_csr.v(411) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(411): truncated value with size 32 to match size of target (8)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_csr.v(412) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(412): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(413) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(413): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(414) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(415) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(415): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(416) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(416): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(417) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(417): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_csr.v(418) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(418): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_csr.v(419) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(419): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_ddrx_csr.v(420) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(420): truncated value with size 32 to match size of target (16)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(422) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(422): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(423) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(423): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(424) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(424): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_csr.v(425) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(425): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(426) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst " "Info: Elaborating entity \"ram_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\"" {  } { { "ram_controller_phy.v" "ram_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst " "Info: Elaborating entity \"ram_phy_alt_mem_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\"" {  } { { "ram_phy.v" "ram_phy_alt_mem_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ram_phy_alt_mem_phy.v(462) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dp_io Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dp_io\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ram_phy_alt_mem_phy.v" "dpio" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 552 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborating entity \"altddio_in\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ram_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Info: Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Info: Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Info: Elaborating entity \"ddio_in_9gd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_read_dp Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp " "Info: Elaborating entity \"ram_phy_alt_mem_phy_read_dp\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ram_phy_alt_mem_phy.v" "rdp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 581 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Info: Parameter \"numwords_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ieh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieh1 " "Info: Found entity 1: altsyncram_ieh1" {  } { { "db/altsyncram_ieh1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_ieh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieh1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_ieh1:auto_generated " "Info: Elaborating entity \"altsyncram_ieh1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_ieh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_write_dp_fr Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Info: Elaborating entity \"ram_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ram_phy_alt_mem_phy.v(3585) " "Warning (10230): Verilog HDL assignment warning at ram_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_addr_cmd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Info: Elaborating entity \"ram_phy_alt_mem_phy_addr_cmd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ac Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ram_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Info: Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Info: Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Info: Elaborating entity \"ddio_out_nhd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ac Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ram_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Info: Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Info: Elaborating entity \"ddio_out_akd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_seq_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Info: Elaborating entity \"ram_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ram_phy_alt_mem_phy.v" "seq_wrapper" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 900 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_seq Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst " "Info: Elaborating entity \"ram_phy_alt_mem_phy_seq\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ram_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_admin Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin " "Info: Elaborating entity \"ram_phy_alt_mem_phy_admin\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "admin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 13078 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dgrb Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dgrb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 13374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ram_phy_alt_mem_phy_seq.vhd(9403) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(9403): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 9403 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dgwb Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dgwb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 13436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ctrl Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ctrl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_seq.vhd" 13474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_rdata_valid Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_rdata_valid\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "rdv_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ram_phy_alt_mem_phy.v(3772) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2oi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oi1 " "Info: Found entity 1: altsyncram_2oi1" {  } { { "db/altsyncram_2oi1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_2oi1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oi1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2oi1:auto_generated " "Info: Elaborating entity \"altsyncram_2oi1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2oi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_clk_reset Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk " "Info: Elaborating entity \"ram_phy_alt_mem_phy_clk_reset\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ram_phy_alt_mem_phy.v" "clk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ram_phy_alt_mem_phy.v(1222) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ram_phy_alt_mem_phy.v(1223) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_pll Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll " "Info: Elaborating entity \"ram_phy_alt_mem_phy_pll\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\"" {  } { { "ram_phy_alt_mem_phy.v" "pll" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ram_phy_alt_mem_phy_pll.v" "altpll_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2333 " "Info: Parameter \"clk2_phase_shift\" = \"-2333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Info: Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Info: Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Info: Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Info: Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Info: Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 100 " "Info: Parameter \"vco_phase_shift_step\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Info: Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_86k3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_86k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_86k3 " "Info: Found entity 1: altpll_86k3" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_86k3 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated " "Info: Elaborating entity \"altpll_86k3\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Info: Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Info: Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 48 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Info: Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Info: Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 49 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Info: Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Info: Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le5" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altpll_86k3.tdf" 50 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1611 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Info: Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Info: Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1642 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48956 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Modules/m_Top_Medipix/Top_Medipix.v" 300 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Info: Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Info: Elaborating entity \"ddio_bidir_ref\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_reset_pipe Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_reset_pipe Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_mimic Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc " "Info: Elaborating entity \"ram_phy_alt_mem_phy_mimic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ram_phy_alt_mem_phy.v" "mmc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/ram_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_0_spi_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port " "Info: Elaborating entity \"spi_0_spi_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port\"" {  } { { "Medipix_sopc.v" "the_spi_0_spi_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 48991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_0 Medipix_sopc:u_Medipix_sopc\|spi_0:the_spi_0 " "Info: Elaborating entity \"spi_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|spi_0:the_spi_0\"" {  } { { "Medipix_sopc.v" "the_spi_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49011 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_freq_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1 " "Info: Elaborating entity \"sys_clk_freq_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1\"" {  } { { "Medipix_sopc.v" "the_sys_clk_freq_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49039 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_freq Medipix_sopc:u_Medipix_sopc\|sys_clk_freq:the_sys_clk_freq " "Info: Elaborating entity \"sys_clk_freq\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|sys_clk_freq:the_sys_clk_freq\"" {  } { { "Medipix_sopc.v" "the_sys_clk_freq" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49051 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|uart_0_s1_arbitrator:the_uart_0_s1 " "Info: Elaborating entity \"uart_0_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0_s1_arbitrator:the_uart_0_s1\"" {  } { { "Medipix_sopc.v" "the_uart_0_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49085 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0 Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0 " "Info: Elaborating entity \"uart_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\"" {  } { { "Medipix_sopc.v" "the_uart_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_tx Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_tx:the_uart_0_tx " "Info: Elaborating entity \"uart_0_tx\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_tx:the_uart_0_tx\"" {  } { { "uart_0.v" "the_uart_0_tx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 1048 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_rx Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx " "Info: Elaborating entity \"uart_0_rx\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\"" {  } { { "uart_0.v" "the_uart_0_rx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 1066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_rx_stimulus_source Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source " "Info: Elaborating entity \"uart_0_rx_stimulus_source\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source\"" {  } { { "uart_0.v" "the_uart_0_rx_stimulus_source" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_regs Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_regs:the_uart_0_regs " "Info: Elaborating entity \"uart_0_regs\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_regs:the_uart_0_regs\"" {  } { { "uart_0.v" "the_uart_0_regs" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/uart_0.v" 1097 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_ram_phy_clk_out_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_sopc.v" 49121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[12\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[12\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[11\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[11\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[10\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[10\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[9\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[9\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[8\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[8\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[7\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[7\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[6\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[6\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[5\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[5\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[4\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[4\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[3\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[3\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[2\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[2\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[1\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[1\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[0\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[0\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 8 7 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b altsyncram_component 8 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 8 7 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b altsyncram_component 8 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3a04.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3a04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3a04 " "Info: Found entity 1: altsyncram_3a04" {  } { { "db/altsyncram_3a04.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/altsyncram_3a04.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Info: Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_jgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Clk acq_clk auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Clk\" to port \"acq_clk\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[0\] acq_trigger_in\[0\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[0\]\" to port \"acq_trigger_in\[0\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[0\] acq_data_in\[0\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[0\]\" to port \"acq_data_in\[0\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[1\] acq_trigger_in\[1\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[1\]\" to port \"acq_trigger_in\[1\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[1\] acq_data_in\[1\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[1\]\" to port \"acq_data_in\[1\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[2\] acq_trigger_in\[2\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[2\]\" to port \"acq_trigger_in\[2\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[2\] acq_data_in\[2\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[2\]\" to port \"acq_data_in\[2\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[3\] acq_trigger_in\[3\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[3\]\" to port \"acq_trigger_in\[3\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[3\] acq_data_in\[3\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_Data\[3\]\" to port \"acq_data_in\[3\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_En acq_trigger_in\[4\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_En\" to port \"acq_trigger_in\[4\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_En acq_data_in\[4\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|In_Eth_En\" to port \"acq_data_in\[4\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[0\] acq_trigger_in\[5\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[0\]\" to port \"acq_trigger_in\[5\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[0\] acq_data_in\[5\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[0\]\" to port \"acq_data_in\[5\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[1\] acq_trigger_in\[6\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[1\]\" to port \"acq_trigger_in\[6\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[1\] acq_data_in\[6\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[1\]\" to port \"acq_data_in\[6\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[2\] acq_trigger_in\[7\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[2\]\" to port \"acq_trigger_in\[7\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[2\] acq_data_in\[7\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[2\]\" to port \"acq_data_in\[7\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[3\] acq_trigger_in\[8\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[3\]\" to port \"acq_trigger_in\[8\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[3\] acq_data_in\[8\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Data\[3\]\" to port \"acq_data_in\[8\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_En acq_trigger_in\[9\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_En\" to port \"acq_trigger_in\[9\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_En acq_data_in\[9\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_En\" to port \"acq_data_in\[9\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[0\] acq_trigger_in\[10\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[0\]\" to port \"acq_trigger_in\[10\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[0\] acq_data_in\[10\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[0\]\" to port \"acq_data_in\[10\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[1\] acq_trigger_in\[11\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[1\]\" to port \"acq_trigger_in\[11\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[1\] acq_data_in\[11\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[1\]\" to port \"acq_data_in\[11\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[2\] acq_trigger_in\[12\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[2\]\" to port \"acq_trigger_in\[12\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[2\] acq_data_in\[12\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[2\]\" to port \"acq_data_in\[12\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[3\] acq_trigger_in\[13\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[3\]\" to port \"acq_trigger_in\[13\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[3\] acq_data_in\[13\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_Data\[3\]\" to port \"acq_data_in\[13\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_En acq_trigger_in\[14\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_En\" to port \"acq_trigger_in\[14\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_En acq_data_in\[14\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|Out_Eth_Linux_En\" to port \"acq_data_in\[14\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[0\] acq_trigger_in\[15\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[0\]\" to port \"acq_trigger_in\[15\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[0\] acq_data_in\[15\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[0\]\" to port \"acq_data_in\[15\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[10\] acq_trigger_in\[16\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[10\]\" to port \"acq_trigger_in\[16\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[10\] acq_data_in\[16\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[10\]\" to port \"acq_data_in\[16\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[11\] acq_trigger_in\[17\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[11\]\" to port \"acq_trigger_in\[17\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[11\] acq_data_in\[17\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[11\]\" to port \"acq_data_in\[17\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[12\] acq_trigger_in\[18\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[12\]\" to port \"acq_trigger_in\[18\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[12\] acq_data_in\[18\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[12\]\" to port \"acq_data_in\[18\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[1\] acq_trigger_in\[19\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[1\]\" to port \"acq_trigger_in\[19\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[1\] acq_data_in\[19\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[1\]\" to port \"acq_data_in\[19\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[2\] acq_trigger_in\[20\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[2\]\" to port \"acq_trigger_in\[20\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[2\] acq_data_in\[20\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[2\]\" to port \"acq_data_in\[20\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[3\] acq_trigger_in\[21\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[3\]\" to port \"acq_trigger_in\[21\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[3\] acq_data_in\[21\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[3\]\" to port \"acq_data_in\[21\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[4\] acq_trigger_in\[22\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[4\]\" to port \"acq_trigger_in\[22\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[4\] acq_data_in\[22\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[4\]\" to port \"acq_data_in\[22\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[5\] acq_trigger_in\[23\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[5\]\" to port \"acq_trigger_in\[23\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[5\] acq_data_in\[23\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[5\]\" to port \"acq_data_in\[23\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[6\] acq_trigger_in\[24\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[6\]\" to port \"acq_trigger_in\[24\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[6\] acq_data_in\[24\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[6\]\" to port \"acq_data_in\[24\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[7\] acq_trigger_in\[25\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[7\]\" to port \"acq_trigger_in\[25\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[7\] acq_data_in\[25\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[7\]\" to port \"acq_data_in\[25\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[8\] acq_trigger_in\[26\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[8\]\" to port \"acq_trigger_in\[26\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[8\] acq_data_in\[26\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[8\]\" to port \"acq_data_in\[26\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[9\] acq_trigger_in\[27\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[9\]\" to port \"acq_trigger_in\[27\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[9\] acq_data_in\[27\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_byte\[9\]\" to port \"acq_data_in\[27\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[0\] acq_trigger_in\[28\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[0\]\" to port \"acq_trigger_in\[28\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[0\] acq_data_in\[28\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[0\]\" to port \"acq_data_in\[28\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[1\] acq_trigger_in\[29\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[1\]\" to port \"acq_trigger_in\[29\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[1\] acq_data_in\[29\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[1\]\" to port \"acq_data_in\[29\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[2\] acq_trigger_in\[30\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[2\]\" to port \"acq_trigger_in\[30\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[2\] acq_data_in\[30\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[2\]\" to port \"acq_data_in\[30\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[3\] acq_trigger_in\[31\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[3\]\" to port \"acq_trigger_in\[31\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[3\] acq_data_in\[31\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[3\]\" to port \"acq_data_in\[31\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[4\] acq_trigger_in\[32\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[4\]\" to port \"acq_trigger_in\[32\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[4\] acq_data_in\[32\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[4\]\" to port \"acq_data_in\[32\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[5\] acq_trigger_in\[33\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[5\]\" to port \"acq_trigger_in\[33\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[5\] acq_data_in\[33\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[5\]\" to port \"acq_data_in\[33\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[6\] acq_trigger_in\[34\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[6\]\" to port \"acq_trigger_in\[34\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[6\] acq_data_in\[34\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[6\]\" to port \"acq_data_in\[34\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[7\] acq_trigger_in\[35\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[7\]\" to port \"acq_trigger_in\[35\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[7\] acq_data_in\[35\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[7\]\" to port \"acq_data_in\[35\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[8\] acq_trigger_in\[36\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[8\]\" to port \"acq_trigger_in\[36\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[8\] acq_data_in\[36\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[8\]\" to port \"acq_data_in\[36\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[9\] acq_trigger_in\[37\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[9\]\" to port \"acq_trigger_in\[37\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[9\] acq_data_in\[37\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_conta_pkt\[9\]\" to port \"acq_data_in\[37\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[0\] acq_trigger_in\[38\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[0\]\" to port \"acq_trigger_in\[38\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[0\] acq_data_in\[38\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[0\]\" to port \"acq_data_in\[38\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[1\] acq_trigger_in\[39\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[1\]\" to port \"acq_trigger_in\[39\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[1\] acq_data_in\[39\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[1\]\" to port \"acq_data_in\[39\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[2\] acq_trigger_in\[40\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[2\]\" to port \"acq_trigger_in\[40\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[2\] acq_data_in\[40\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[2\]\" to port \"acq_data_in\[40\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[3\] acq_trigger_in\[41\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[3\]\" to port \"acq_trigger_in\[41\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[3\] acq_data_in\[41\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[3\]\" to port \"acq_data_in\[41\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[4\] acq_trigger_in\[42\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[4\]\" to port \"acq_trigger_in\[42\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[4\] acq_data_in\[42\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[4\]\" to port \"acq_data_in\[42\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[5\] acq_trigger_in\[43\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[5\]\" to port \"acq_trigger_in\[43\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[5\] acq_data_in\[43\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[5\]\" to port \"acq_data_in\[43\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[6\] acq_trigger_in\[44\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[6\]\" to port \"acq_trigger_in\[44\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[6\] acq_data_in\[44\] auto_signaltap_4 " "Critical Warning: Can't connect pre-synthesis signal \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\|\\TxClk:v_contador\[6\]\" to port \"acq_data_in\[44\]\" on SignalTap II instance \"auto_signaltap_4\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_4 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_4\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Top_Equalizator:u_Top_Equalizator " "Warning: Hierarchy name \"Top_Equalizator:u_Top_Equalizator\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization " "Warning: Hierarchy name \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_prj.map.smsg " "Info: Generated suppressed messages file D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_drive_teste_Eq_serial/Medipix_prj.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 337 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 337 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Info: Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 10:07:32 2014 " "Info: Processing ended: Mon Aug 04 10:07:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
