{:input (genetic.representation/genetic-representation "../distilledmedium/58199.DD9956CA.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_9, wire1_12, wire2_8, wire3_11);\n  wire \\:missing_edge ;\n  input wire0_9;\n  wire wire0_9;\n  wire wire10_11;\n  wire wire10_12;\n  input wire1_12;\n  wire wire1_12;\n  output wire2_8;\n  wire wire2_8;\n  output wire3_11;\n  wire wire3_11;\n  wire wire4;\n  wire wire5;\n  wire wire6;\n  wire wire7_8;\n  wire wire7_9;\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_12 = wire1_12;\n  assign wire3_11 = wire10_11;\n  assign wire10_11 = wire10_12;\n  assign wire7_9 = wire0_9;\n  assign wire2_8 = wire7_8;\n  assign wire7_8 = wire7_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:3.1-30.10\" *)\nmodule postsynth(wire0_9, wire1_12, wire2_8, wire3_11);\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:5.9-5.16\" *)\n  input wire0_9;\n  wire wire0_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:7.8-7.17\" *)\n  wire wire10_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:8.8-8.17\" *)\n  wire wire10_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:9.9-9.17\" *)\n  input wire1_12;\n  wire wire1_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:11.10-11.17\" *)\n  output wire2_8;\n  wire wire2_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:13.10-13.18\" *)\n  output wire3_11;\n  wire wire3_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:15.8-15.13\" *)\n  wire wire4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:16.8-16.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:17.8-17.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:18.8-18.15\" *)\n  wire wire7_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/4B82BCF3.v:19.8-19.15\" *)\n  wire wire7_9;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11 = wire1_12;\n  assign wire10_12 = wire1_12;\n  assign wire2_8 = wire0_9;\n  assign wire3_11 = wire1_12;\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_8 = wire0_9;\n  assign wire7_9 = wire0_9;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}