Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 --vector_source="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/JUMP_SIM.vwf" --testbench_file="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/JUMP_SIM.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sat Jun 14 02:15:06 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 --vector_source="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/JUMP_SIM.vwf" --testbench_file="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/JUMP_SIM.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

s_target[12]" in vector source file when writing test bench files

vector source file when writing test bench files

ch files

 bench files

ta[47]" in vector source file when writing test bench files

ht_wr_data[9]" in vector source file when writing test bench files

hen writing test bench files

e when writing test bench files

000): Generated Verilog Test Bench File D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/JUMP_SIM.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 443 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Sat Jun 14 02:15:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/" tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sat Jun 14 02:15:08 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/" tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file tp2_e5_ERV25_grupo2_8l_1000mv_85c_slow.vo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_8l_1000mv_0c_slow.vo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_min_1000mv_0c_fast.vo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2.vo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_8l_1000mv_85c_v_slow.sdo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_8l_1000mv_0c_v_slow.sdo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_min_1000mv_0c_v_fast.sdo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file tp2_e5_ERV25_grupo2_v.sdo in folder "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4737 megabytes
    Info: Processing ended: Sat Jun 14 02:15:12 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/tp2_e5_ERV25_grupo2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do tp2_e5_ERV25_grupo2.do

Reading pref.tcl


# 2020.1


# do tp2_e5_ERV25_grupo2.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 02:15:13 on Jun 14,2025
# vlog -work work tp2_e5_ERV25_grupo2.vo 

# -- Compiling module tp2_e5_ERV25_grupo2

# -- Compiling module hard_block

# 

# Top level modules:
# 	tp2_e5_ERV25_grupo2

# End time: 02:15:14 on Jun 14,2025, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 02:15:14 on Jun 14,2025
# vlog -work work JUMP_SIM.vwf.vt 

# init_auxdbinfo(): DATABASE ERROR: (sqlite3_exec): file is not a database

# flat_compact(): DATABASE ERROR: cannot open auxiliary database for write at path=D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/work (auxid=1, gen=90)

# -- Compiling module tp2_e5_ERV25_grupo2_vlg_vec_tst

# 
# Top level modules:

# 	tp2_e5_ERV25_grupo2_vlg_vec_tst

# End time: 02:15:15 on Jun 14,2025, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tp2_e5_ERV25_grupo2_vlg_vec_tst 
# Start time: 02:15:15 on Jun 14,2025
# Loading work.tp2_e5_ERV25_grupo2_vlg_vec_tst
# Loading work.tp2_e5_ERV25_grupo2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from tp2_e5_ERV25_grupo2_v.sdo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 47, found 35.
#    Time: 0 ps  Iteration: 0  Instance: /tp2_e5_ERV25_grupo2_vlg_vec_tst/i1 File: JUMP_SIM.vwf.vt Line: 71
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'take_new_pc'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'branch_result'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'branch_prediction'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'flush_pipeline'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'save_to_reg_write_back'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'rd_memory_wb'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'wr_memory_mem'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'fetch_ena'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'dec_ena'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'dec_nop'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'prev_branch_prediction'.
# ** Warning: (vsim-3722) JUMP_SIM.vwf.vt(71): [TFMPC] - Missing connection for port 'bht_wr_enable'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 15824 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from tp2_e5_ERV25_grupo2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tp2_e5_ERV25_grupo2_vlg_vec_tst File: JUMP_SIM.vwf.vt

# after#28

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 2246 ps

# Simulation time: 8880208 ps

# ** Note: $finish    : JUMP_SIM.vwf.vt(111)
#    Time: 10 us  Iteration: 0  Instance: /tp2_e5_ERV25_grupo2_vlg_vec_tst

# End time: 02:15:40 on Jun 14,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 14

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/JUMP_SIM.vwf...

Reading D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/tp2_e5_ERV25_grupo2.msim.vcd...

Processing channel transitions... 

Warning: branch_result - signal not found in VCD.

Warning: dec_ena - signal not found in VCD.

Warning: dec_nop - signal not found in VCD.

Warning: fetch_ena - signal not found in VCD.

Warning: branch_prediction - signal not found in VCD.

Warning: bht_wr_enable - signal not found in VCD.

Warning: flush_pipeline - signal not found in VCD.

Warning: ram_update_out[63] - signal not found in VCD.

Warning: ram_update_out[62] - signal not found in VCD.

Warning: ram_update_out[61] - signal not found in VCD.

Warning: ram_update_out[60] - signal not found in VCD.

Warning: ram_update_out[59] - signal not found in VCD.

Warning: ram_update_out[58] - signal not found in VCD.

Warning: ram_update_out[57] - signal not found in VCD.

Warning: ram_update_out[56] - signal not found in VCD.

Warning: ram_update_out[55] - signal not found in VCD.

Warning: ram_update_out[54] - signal not found in VCD.

Warning: ram_update_out[53] - signal not found in VCD.

Warning: ram_update_out[52] - signal not found in VCD.

Warning: ram_update_out[51] - signal not found in VCD.

Warning: ram_update_out[50] - signal not found in VCD.

Warning: ram_update_out[49] - signal not found in VCD.

Warning: ram_update_out[48] - signal not found in VCD.

Warning: ram_update_out[47] - signal not found in VCD.

Warning: ram_update_out[46] - signal not found in VCD.

Warning: ram_update_out[45] - signal not found in VCD.

Warning: ram_update_out[44] - signal not found in VCD.

Warning: ram_update_out[43] - signal not found in VCD.

Warning: ram_update_out[42] - signal not found in VCD.

Warning: ram_update_out[41] - signal not found in VCD.

Warning: ram_update_out[40] - signal not found in VCD.

Warning: ram_update_out[39] - signal not found in VCD.

Warning: ram_update_out[38] - signal not found in VCD.

Warning: ram_update_out[37] - signal not found in VCD.

Warning: ram_update_out[36] - signal not found in VCD.

Warning: ram_update_out[35] - signal not found in VCD.

Warning: ram_update_out[34] - signal not found in VCD.

Warning: ram_update_out[33] - signal not found in VCD.

Warning: ram_update_out[32] - signal not found in VCD.

Warning: ram_update_out[31] - signal not found in VCD.

Warning: ram_update_out[30] - signal not found in VCD.

Warning: ram_update_out[29] - signal not found in VCD.

Warning: ram_update_out[28] - signal not found in VCD.

Warning: ram_update_out[27] - signal not found in VCD.

Warning: ram_update_out[26] - signal not found in VCD.

Warning: ram_update_out[25] - signal not found in VCD.

Warning: ram_update_out[24] - signal not found in VCD.

Warning: ram_update_out[23] - signal not found in VCD.

Warning: ram_update_out[22] - signal not found in VCD.

Warning: ram_update_out[21] - signal not found in VCD.

Warning: ram_update_out[20] - signal not found in VCD.

Warning: ram_update_out[19] - signal not found in VCD.

Warning: ram_update_out[18] - signal not found in VCD.

Warning: ram_update_out[17] - signal not found in VCD.

Warning: ram_update_out[16] - signal not found in VCD.

Warning: ram_update_out[15] - signal not found in VCD.

Warning: ram_update_out[14] - signal not found in VCD.

Warning: ram_update_out[13] - signal not found in VCD.

Warning: ram_update_out[12] - signal not found in VCD.

Warning: ram_update_out[11] - signal not found in VCD.

Warning: ram_update_out[10] - signal not found in VCD.

Warning: ram_update_out[9] - signal not found in VCD.

Warning: ram_update_out[8] - signal not found in VCD.

Warning: ram_update_out[7] - signal not found in VCD.

Warning: ram_update_out[6] - signal not found in VCD.

Warning: ram_update_out[5] - signal not found in VCD.

Warning: ram_update_out[4] - signal not found in VCD.

Warning: ram_update_out[3] - signal not found in VCD.

Warning: ram_update_out[2] - signal not found in VCD.

Warning: ram_update_out[1] - signal not found in VCD.

Warning: ram_update_out[0] - signal not found in VCD.

Warning: prev_branch_prediction - signal not found in VCD.

Writing the resulting VWF to D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/qsim/tp2_e5_ERV25_grupo2_20250614021541.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.