--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml fvgbgb.twx fvgbgb.ncd -o fvgbgb.twr fvgbgb.pcf

Design file:              fvgbgb.ncd
Physical constraint file: fvgbgb.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in<0>       |    0.991(R)|    0.704(R)|clk_BUFGP         |   0.000|
in<1>       |    0.891(R)|    0.563(R)|clk_BUFGP         |   0.000|
in<2>       |    0.541(R)|    0.843(R)|clk_BUFGP         |   0.000|
in<3>       |    1.339(R)|    0.205(R)|clk_BUFGP         |   0.000|
in<4>       |    0.470(R)|    0.900(R)|clk_BUFGP         |   0.000|
in<5>       |    0.849(R)|    0.790(R)|clk_BUFGP         |   0.000|
l           |    2.646(R)|   -0.291(R)|clk_BUFGP         |   0.000|
r           |    2.708(R)|    0.288(R)|clk_BUFGP         |   0.000|
reset       |    1.699(R)|    0.762(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
g<0>        |    8.823(R)|clk_BUFGP         |   0.000|
g<1>        |    8.769(R)|clk_BUFGP         |   0.000|
g<2>        |    8.027(R)|clk_BUFGP         |   0.000|
g<3>        |    8.290(R)|clk_BUFGP         |   0.000|
g<4>        |    8.077(R)|clk_BUFGP         |   0.000|
g<5>        |    6.404(R)|clk_BUFGP         |   0.000|
o<0>        |    8.217(R)|clk_BUFGP         |   0.000|
o<1>        |    8.769(R)|clk_BUFGP         |   0.000|
o<2>        |    8.010(R)|clk_BUFGP         |   0.000|
o<3>        |    8.283(R)|clk_BUFGP         |   0.000|
o<4>        |    8.077(R)|clk_BUFGP         |   0.000|
o<5>        |    6.404(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.847|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 23 02:47:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



