Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Sep  9 20:36:21 2019
| Host         : DESKTOP-DTAJENL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodACL_Demo_timing_summary_routed.rpt -pb PmodACL_Demo_timing_summary_routed.pb -rpx PmodACL_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodACL_Demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Disp/DCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.708        0.000                      0                  656        0.104        0.000                      0                  656        4.500        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.708        0.000                      0                  656        0.104        0.000                      0                  656        4.500        0.000                       0                   499  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 SPI/C0/hold_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.952ns (23.538%)  route 3.093ns (76.462%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.739     5.260    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  SPI/C0/hold_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  SPI/C0/hold_count_reg[19]/Q
                         net (fo=2, routed)           0.670     6.387    SPI/C0/hold_count_reg_n_0_[19]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.511 f  SPI/C0/hold_count[20]_i_4/O
                         net (fo=2, routed)           1.292     7.803    SPI/C0/hold_count[20]_i_4_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.927 r  SPI/C0/hold_count[20]_i_3/O
                         net (fo=21, routed)          0.661     8.588    SPI/C0/hold_count[20]_i_3_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  SPI/C0/FSM_sequential_STATE[2]_i_3/O
                         net (fo=3, routed)           0.469     9.181    SPI/C0/FSM_sequential_STATE[2]_i_3_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  SPI/C0/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     9.305    SPI/C0/FSM_sequential_STATE[1]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.444    14.785    SPI/C0/CLK_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[1]/C
                         clock pessimism              0.187    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.077    15.013    SPI/C0/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 SPI/C0/hold_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.952ns (23.849%)  route 3.040ns (76.151%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.739     5.260    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  SPI/C0/hold_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  SPI/C0/hold_count_reg[19]/Q
                         net (fo=2, routed)           0.670     6.387    SPI/C0/hold_count_reg_n_0_[19]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.511 f  SPI/C0/hold_count[20]_i_4/O
                         net (fo=2, routed)           1.292     7.803    SPI/C0/hold_count[20]_i_4_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.927 r  SPI/C0/hold_count[20]_i_3/O
                         net (fo=21, routed)          0.661     8.588    SPI/C0/hold_count[20]_i_3_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  SPI/C0/FSM_sequential_STATE[2]_i_3/O
                         net (fo=3, routed)           0.416     9.128    SPI/C0/FSM_sequential_STATE[2]_i_3_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.252 r  SPI/C0/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.252    SPI/C0/FSM_sequential_STATE[0]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.444    14.785    SPI/C0/CLK_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[0]/C
                         clock pessimism              0.187    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.029    14.965    SPI/C0/FSM_sequential_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 SPI/C0/break_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/txdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.199ns (30.130%)  route 2.780ns (69.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.626     5.147    SPI/C0/CLK_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  SPI/C0/break_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  SPI/C0/break_count_reg[6]/Q
                         net (fo=3, routed)           0.813     6.379    SPI/C0/break_count[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.329     6.708 f  SPI/C0/txdata[15]_i_8/O
                         net (fo=1, routed)           0.587     7.295    SPI/C0/txdata[15]_i_8_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.622 f  SPI/C0/txdata[15]_i_4/O
                         net (fo=3, routed)           0.739     8.361    SPI/C0/txdata[15]_i_4_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.485 r  SPI/C0/txdata[15]_i_1/O
                         net (fo=7, routed)           0.641     9.126    SPI/C0/txdata[15]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.509    14.850    SPI/C0/CLK_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.918    SPI/C0/txdata_reg[10]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 SPI/C0/break_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/txdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.199ns (30.130%)  route 2.780ns (69.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.626     5.147    SPI/C0/CLK_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  SPI/C0/break_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  SPI/C0/break_count_reg[6]/Q
                         net (fo=3, routed)           0.813     6.379    SPI/C0/break_count[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.329     6.708 f  SPI/C0/txdata[15]_i_8/O
                         net (fo=1, routed)           0.587     7.295    SPI/C0/txdata[15]_i_8_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.622 f  SPI/C0/txdata[15]_i_4/O
                         net (fo=3, routed)           0.739     8.361    SPI/C0/txdata[15]_i_4_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.485 r  SPI/C0/txdata[15]_i_1/O
                         net (fo=7, routed)           0.641     9.126    SPI/C0/txdata[15]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.509    14.850    SPI/C0/CLK_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.918    SPI/C0/txdata_reg[11]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 SPI/C0/break_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/txdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.199ns (30.130%)  route 2.780ns (69.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.626     5.147    SPI/C0/CLK_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  SPI/C0/break_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  SPI/C0/break_count_reg[6]/Q
                         net (fo=3, routed)           0.813     6.379    SPI/C0/break_count[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.329     6.708 f  SPI/C0/txdata[15]_i_8/O
                         net (fo=1, routed)           0.587     7.295    SPI/C0/txdata[15]_i_8_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.622 f  SPI/C0/txdata[15]_i_4/O
                         net (fo=3, routed)           0.739     8.361    SPI/C0/txdata[15]_i_4_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.485 r  SPI/C0/txdata[15]_i_1/O
                         net (fo=7, routed)           0.641     9.126    SPI/C0/txdata[15]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.509    14.850    SPI/C0/CLK_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[15]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.918    SPI/C0/txdata_reg[15]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 SPI/C0/break_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/txdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.199ns (30.130%)  route 2.780ns (69.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.626     5.147    SPI/C0/CLK_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  SPI/C0/break_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  SPI/C0/break_count_reg[6]/Q
                         net (fo=3, routed)           0.813     6.379    SPI/C0/break_count[6]
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.329     6.708 f  SPI/C0/txdata[15]_i_8/O
                         net (fo=1, routed)           0.587     7.295    SPI/C0/txdata[15]_i_8_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.622 f  SPI/C0/txdata[15]_i_4/O
                         net (fo=3, routed)           0.739     8.361    SPI/C0/txdata[15]_i_4_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.485 r  SPI/C0/txdata[15]_i_1/O
                         net (fo=7, routed)           0.641     9.126    SPI/C0/txdata[15]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.509    14.850    SPI/C0/CLK_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  SPI/C0/txdata_reg[9]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.918    SPI/C0/txdata_reg[9]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 SPI/C0/hold_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/FSM_sequential_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.952ns (24.470%)  route 2.938ns (75.530%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.739     5.260    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  SPI/C0/hold_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  SPI/C0/hold_count_reg[19]/Q
                         net (fo=2, routed)           0.670     6.387    SPI/C0/hold_count_reg_n_0_[19]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.511 f  SPI/C0/hold_count[20]_i_4/O
                         net (fo=2, routed)           1.292     7.803    SPI/C0/hold_count[20]_i_4_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.927 r  SPI/C0/hold_count[20]_i_3/O
                         net (fo=21, routed)          0.661     8.588    SPI/C0/hold_count[20]_i_3_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  SPI/C0/FSM_sequential_STATE[2]_i_3/O
                         net (fo=3, routed)           0.315     9.027    SPI/C0/FSM_sequential_STATE[2]_i_3_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.151 r  SPI/C0/FSM_sequential_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     9.151    SPI/C0/FSM_sequential_STATE[2]_i_1_n_0
    SLICE_X57Y96         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.443    14.784    SPI/C0/CLK_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  SPI/C0/FSM_sequential_STATE_reg[2]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)        0.031    14.966    SPI/C0/FSM_sequential_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 SPI/C0/hold_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/sample_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.315ns (33.877%)  route 2.567ns (66.123%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.739     5.260    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  SPI/C0/hold_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.419     5.679 r  SPI/C0/hold_count_reg[2]/Q
                         net (fo=2, routed)           0.678     6.358    SPI/C0/hold_count_reg_n_0_[2]
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.296     6.654 f  SPI/C0/hold_count[20]_i_6/O
                         net (fo=2, routed)           0.857     7.510    SPI/C0/hold_count[20]_i_6_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.634 f  SPI/C0/FSM_sequential_STATE[0]_i_5/O
                         net (fo=1, routed)           0.579     8.214    SPI/C0/FSM_sequential_STATE[0]_i_5_n_0
    SLICE_X57Y97         LUT4 (Prop_lut4_I1_O)        0.150     8.364 r  SPI/C0/FSM_sequential_STATE[0]_i_2/O
                         net (fo=2, routed)           0.452     8.816    SPI/C0/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.326     9.142 r  SPI/C0/sample_done_i_1/O
                         net (fo=1, routed)           0.000     9.142    SPI/C0/sample_done_i_1_n_0
    SLICE_X57Y97         FDRE                                         r  SPI/C0/sample_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.444    14.785    SPI/C0/CLK_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  SPI/C0/sample_done_reg/C
                         clock pessimism              0.187    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.032    14.968    SPI/C0/sample_done_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 SPI/C0/hold_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/hold_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 2.221ns (57.624%)  route 1.633ns (42.376%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.739     5.260    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  SPI/C0/hold_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.419     5.679 r  SPI/C0/hold_count_reg[2]/Q
                         net (fo=2, routed)           0.686     6.366    SPI/C0/hold_count_reg_n_0_[2]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     7.195 r  SPI/C0/hold_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    SPI/C0/hold_count0_carry_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  SPI/C0/hold_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    SPI/C0/hold_count0_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  SPI/C0/hold_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.429    SPI/C0/hold_count0_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  SPI/C0/hold_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    SPI/C0/hold_count0_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.861 r  SPI/C0/hold_count0_carry__3/O[3]
                         net (fo=1, routed)           0.946     8.808    SPI/C0/hold_count0[20]
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.307     9.115 r  SPI/C0/hold_count[20]_i_2/O
                         net (fo=1, routed)           0.000     9.115    SPI/C0/hold_count[20]_i_2_n_0
    SLICE_X55Y98         FDRE                                         r  SPI/C0/hold_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.443    14.784    SPI/C0/CLK_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  SPI/C0/hold_count_reg[20]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.031    14.966    SPI/C0/hold_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 Disp/FDATA/BtoBCD/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/BtoBCD/tmpSR_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.766ns (19.954%)  route 3.073ns (80.046%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.559     5.080    Disp/FDATA/BtoBCD/CLK_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  Disp/FDATA/BtoBCD/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  Disp/FDATA/BtoBCD/FSM_onehot_STATE_reg[4]/Q
                         net (fo=16, routed)          1.614     7.212    Disp/FDATA/BtoBCD/FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X55Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.336 r  Disp/FDATA/BtoBCD/tmpSR[11]_i_1/O
                         net (fo=15, routed)          1.080     8.416    Disp/FDATA/BtoBCD/tmpSR[11]_i_1_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.540 r  Disp/FDATA/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.379     8.919    Disp/FDATA/BtoBCD/tmpSR[15]_i_1_n_0
    SLICE_X54Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.441    14.782    Disp/FDATA/BtoBCD/CLK_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[12]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y92         FDCE (Setup_fdce_C_CE)      -0.169    14.836    Disp/FDATA/BtoBCD/tmpSR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk00000046/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/BtoBCD/tmpSR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.565     1.448    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000046/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Disp/FDATA/Division/blk00000003/blk00000046/Q
                         net (fo=1, routed)           0.052     1.641    Disp/FDATA/BtoBCD/quotient[6]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.686 r  Disp/FDATA/BtoBCD/tmpSR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.686    Disp/FDATA/BtoBCD/tmpSR[6]_i_1_n_0
    SLICE_X56Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.961    Disp/FDATA/BtoBCD/CLK_IBUF_BUFG
    SLICE_X56Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[6]/C
                         clock pessimism             -0.500     1.461    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.121     1.582    Disp/FDATA/BtoBCD/tmpSR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk00000307/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk00000314/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.565     1.448    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000307/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Disp/FDATA/Division/blk00000003/blk00000307/Q
                         net (fo=1, routed)           0.056     1.645    Disp/FDATA/Division/blk00000003/sig000003c7
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000314/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.961    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000314/C
                         clock pessimism             -0.513     1.448    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.078     1.526    Disp/FDATA/Division/blk00000003/blk00000314
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk00000305/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk00000312/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.565     1.448    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000305/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Disp/FDATA/Division/blk00000003/blk00000305/Q
                         net (fo=1, routed)           0.056     1.645    Disp/FDATA/Division/blk00000003/sig000003c5
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000312/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.961    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000312/C
                         clock pessimism             -0.513     1.448    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.076     1.524    Disp/FDATA/Division/blk00000003/blk00000312
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk00000044/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/BtoBCD/tmpSR_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.565     1.448    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X57Y92         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000044/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Disp/FDATA/Division/blk00000003/blk00000044/Q
                         net (fo=1, routed)           0.087     1.676    Disp/FDATA/BtoBCD/quotient[8]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.048     1.724 r  Disp/FDATA/BtoBCD/tmpSR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.724    Disp/FDATA/BtoBCD/tmpSR[8]_i_1_n_0
    SLICE_X56Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.833     1.961    Disp/FDATA/BtoBCD/CLK_IBUF_BUFG
    SLICE_X56Y92         FDCE                                         r  Disp/FDATA/BtoBCD/tmpSR_reg[8]/C
                         clock pessimism             -0.500     1.461    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.131     1.592    Disp/FDATA/BtoBCD/tmpSR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPI/C0/end_configure_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/C0/done_configure_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.567     1.450    SPI/C0/CLK_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  SPI/C0/end_configure_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SPI/C0/end_configure_reg/Q
                         net (fo=2, routed)           0.102     1.693    SPI/C0/end_configure_reg_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.738 r  SPI/C0/done_configure_i_1/O
                         net (fo=1, routed)           0.000     1.738    SPI/C0/done_configure_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  SPI/C0/done_configure_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.835     1.963    SPI/C0/CLK_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  SPI/C0/done_configure_reg/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.121     1.584    SPI/C0/done_configure_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk0000028d/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk0000029a/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.593     1.476    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X62Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk0000028d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Disp/FDATA/Division/blk00000003/blk0000028d/Q
                         net (fo=1, routed)           0.117     1.734    Disp/FDATA/Division/blk00000003/sig00000362
    SLICE_X60Y95         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk0000029a/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     1.989    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X60Y95         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk0000029a/C
                         clock pessimism             -0.478     1.511    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.053     1.564    Disp/FDATA/Division/blk00000003/blk0000029a
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk000002b2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk000002bc/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.591     1.474    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X60Y91         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000002b2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Disp/FDATA/Division/blk00000003/blk000002b2/Q
                         net (fo=1, routed)           0.113     1.751    Disp/FDATA/Division/blk00000003/sig00000384
    SLICE_X62Y91         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000002bc/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.862     1.990    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X62Y91         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000002bc/C
                         clock pessimism             -0.478     1.512    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.066     1.578    Disp/FDATA/Division/blk00000003/blk000002bc
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk0000028a/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk00000297/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.592     1.475    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X60Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk0000028a/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Disp/FDATA/Division/blk00000003/blk0000028a/Q
                         net (fo=1, routed)           0.101     1.740    Disp/FDATA/Division/blk00000003/sig0000035f
    SLICE_X59Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000297/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     1.989    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X59Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk00000297/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y94         FDRE (Hold_fdre_C_D)         0.076     1.567    Disp/FDATA/Division/blk00000003/blk00000297
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk0000029c/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk000002a8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.592     1.475    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X61Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk0000029c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  Disp/FDATA/Division/blk00000003/blk0000029c/Q
                         net (fo=1, routed)           0.059     1.662    Disp/FDATA/Division/blk00000003/sig00000370
    SLICE_X60Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000002a8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     1.989    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X60Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000002a8/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.000     1.488    Disp/FDATA/Division/blk00000003/blk000002a8
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Disp/FDATA/Division/blk00000003/blk000000ce/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/FDATA/Division/blk00000003/blk000000c6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.592     1.475    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X59Y95         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000000ce/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Disp/FDATA/Division/blk00000003/blk000000ce/Q
                         net (fo=2, routed)           0.121     1.737    Disp/FDATA/Division/blk00000003/sig00000108
    SLICE_X59Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000000c6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.861     1.989    Disp/FDATA/Division/blk00000003/sig00000018
    SLICE_X59Y94         FDRE                                         r  Disp/FDATA/Division/blk00000003/blk000000c6/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y94         FDRE (Hold_fdre_C_D)         0.071     1.562    Disp/FDATA/Division/blk00000003/blk000000c6
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90   Disp/DCLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93   Disp/FDATA/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y93   Disp/FDATA/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y91   Disp/FDATA/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y91   Disp/FDATA/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93   Disp/FDATA/BtoBCD/tmpSR_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93   Disp/FDATA/BtoBCD/tmpSR_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93   Disp/FDATA/BtoBCD/tmpSR_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y91   Disp/FDATA/BtoBCD/tmpSR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   Disp/FDATA/Division/blk00000003/blk000001f9/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   Disp/FDATA/Division/blk00000003/blk00000202/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   Disp/FDATA/Division/blk00000003/blk00000203/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   Disp/FDATA/Division/blk00000003/blk00000204/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   Disp/FDATA/Division/blk00000003/blk00000205/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   Disp/FDATA/Division/blk00000003/blk00000206/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   Disp/FDATA/Division/blk00000003/blk00000207/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   Disp/FDATA/Division/blk00000003/blk00000208/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   Disp/FDATA/Division/blk00000003/blk00000209/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   Disp/FDATA/Division/blk00000003/blk0000020a/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   Disp/DCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   Disp/FDATA/Division/blk00000003/blk000000ca/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000cc/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000ce/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000d4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000d6/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   Disp/FDATA/Division/blk00000003/blk000000da/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   Disp/FDATA/Division/blk00000003/blk00000241/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   Disp/FDATA/Division/blk00000003/blk00000242/C



