INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sim_1/new/stopwatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_tb
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sim_1/new/stopwatch_tb.v:59]
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sim_1/new/stopwatch_tb.v:72]
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sim_1/new/stopwatch_tb.v:85]
ERROR: [VRFC 10-8530] module 'stopwatch_tb' is ignored due to previous errors [C:/Users/ZhangHaotian/Desktop/traffic_light/traffic_light.srcs/sim_1/new/stopwatch_tb.v:3]
