-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/ddcduc/DDC_src_castSection.vhd
-- Created: 2023-01-04 14:03:17
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DDC_src_castSection
-- Source Path: ddcduc/DDC/CICDecimation/castSection
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DDC_src_castSection IS
  PORT( gcOut_re                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
        gcOut_im                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
        dataOut_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
        dataOut_im                        :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En17
        );
END DDC_src_castSection;


ARCHITECTURE rtl OF DDC_src_castSection IS

BEGIN
  dataOut_re <= gcOut_re;

  dataOut_im <= gcOut_im;

END rtl;

