INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/1Bto2B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBittoTwoBit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/ASKMOD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASKMOD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/Freq_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Freq_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/RCosFIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xilinx_FIR_Guide_liuqi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/Scramber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scrambler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/SSWPersonalData/Project/Vivado/ASKModulate/ASKModulate.srcs/sim_1/new/TB_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_TOP
