<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'hcr_controller' consists of the following:&#xA;&#x9;'call' operation ('_ln0') to 'scheduler_cycle_exac' [166]  (4.7 ns)" projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:41.563+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.704ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:41.560+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'scheduler_cycle_exac' consists of the following:&#xA;&#x9;multiplexor before 'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:363) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:363) [119]  (0.835 ns)&#xA;&#x9;'phi' operation ('prt_clock_1', hcr_controller/hcr_controller.cpp:363) with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:363) [119]  (0 ns)&#xA;&#x9;'add' operation ('prt_clock', hcr_controller/hcr_controller.cpp:354) [213]  (1.49 ns)&#xA;&#x9;'icmp' operation ('icmp_ln363', hcr_controller/hcr_controller.cpp:363) [217]  (1.14 ns)&#xA;&#x9;'select' operation ('prt_clock', hcr_controller/hcr_controller.cpp:363) [218]  (0.44 ns)&#xA;&#x9;'phi' operation ('prt_clock') with incoming values : ('prt_clock', hcr_controller/hcr_controller.cpp:363) [59]  (0 ns)&#xA;&#x9;'icmp' operation ('icmp_ln326', hcr_controller/hcr_controller.cpp:326) [63]  (1.14 ns)" projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:41.273+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.041ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:41.268+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'scheduler_cycle_exact' to 'scheduler_cycle_exac' (hcr_controller/hcr_controller.cpp:290)" projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:40.132+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'pps' has read operations in process function 'scheduler_cycle_exact'." projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:39.191+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'pps' in the middle of dataflow may stall the dataflow pipeline:" projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:39.183+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] hcr_controller/hcr_controller.cpp:337: variable-indexed range selection may cause suboptimal QoR." projectName="hcr_controller" solutionName="solution1" date="2021-01-05T17:02:37.985+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
