Active-HDL 13.0.375.8320 2023-07-02 07:19:45

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(main_tb)


--------------------------------------------------------------------------------------------------
Entity       | Architecture    | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------
main_tb      | TB_ARCHITECTURE | main    |      | 13.0.375.8320 (Windows64) | -O3
main         | my_main         | main    |      | 13.0.375.8320 (Windows64) | -O3
statemachine | my_arch         | main    |      | 13.0.375.8320 (Windows64) | -O3
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
VHDL Package                   | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------
standard                       | std     |      |                           | <unavailable>
TEXTIO                         | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                 | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                    | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
Library                        | Comment
--------------------------------------------------------------------------------------------------
ieee                           | Standard IEEE packages library
main                           | None
std                            | Standard VHDL library
--------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+main_tb main_tb TB_ARCHITECTURE

