{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732482599557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732482599557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 18:09:59 2024 " "Processing started: Sun Nov 24 18:09:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732482599557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732482599557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off imple03 -c imple03 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off imple03 -c imple03 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732482599557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732482599891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-main " "Found design unit 1: displays-main" {  } { { "displays.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/displays.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600290 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/displays.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_senha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estado_senha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estado_senha-Behavioral " "Found design unit 1: estado_senha-Behavioral" {  } { { "estado_senha.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/estado_senha.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600292 ""} { "Info" "ISGN_ENTITY_NAME" "1 estado_senha " "Found entity 1: estado_senha" {  } { { "estado_senha.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/estado_senha.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file valor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valor_state-ckt " "Found design unit 1: valor_state-ckt" {  } { { "valor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/valor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600295 ""} { "Info" "ISGN_ENTITY_NAME" "1 valor_state " "Found entity 1: valor_state" {  } { { "valor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/valor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T5-ckt " "Found design unit 1: T5-ckt" {  } { { "temporizador5.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/temporizador5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600297 ""} { "Info" "ISGN_ENTITY_NAME" "1 T5 " "Found entity 1: T5" {  } { { "temporizador5.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/temporizador5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T20-ckt " "Found design unit 1: T20-ckt" {  } { { "temporizador20.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/temporizador20.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600299 ""} { "Info" "ISGN_ENTITY_NAME" "1 T20 " "Found entity 1: T20" {  } { { "temporizador20.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/temporizador20.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_estado-main " "Found design unit 1: registrador_estado-main" {  } { { "registrador_estado.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/registrador_estado.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600302 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_estado " "Found entity 1: registrador_estado" {  } { { "registrador_estado.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/registrador_estado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtro_de_estados-main " "Found design unit 1: filtro_de_estados-main" {  } { { "mux_4x1.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/mux_4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_4x1-main " "Found design unit 2: mux_4x1-main" {  } { { "mux_4x1.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/mux_4x1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600305 ""} { "Info" "ISGN_ENTITY_NAME" "1 filtro_de_estados " "Found entity 1: filtro_de_estados" {  } { { "mux_4x1.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/mux_4x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600305 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4x1 " "Found entity 2: mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/mux_4x1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-saida_leds " "Found design unit 1: leds-saida_leds" {  } { { "leds.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/leds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600307 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/leds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_cofre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_cofre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Cofre-main " "Found design unit 1: FSM_Cofre-main" {  } { { "FSM_Cofre.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/FSM_Cofre.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600310 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Cofre " "Found entity 1: FSM_Cofre" {  } { { "FSM_Cofre.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/FSM_Cofre.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "ff_d.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/ff_d.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ff_d.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/ff_d.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demuxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demuxx-papaleguas " "Found design unit 1: demuxx-papaleguas" {  } { { "demuxx.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/demuxx.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600315 ""} { "Info" "ISGN_ENTITY_NAME" "1 demuxx " "Found entity 1: demuxx" {  } { { "demuxx.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/demuxx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder3-log " "Found design unit 1: adder3-log" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Seg7-display_Seg7_ckt " "Found design unit 2: Seg7-display_Seg7_ckt" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conversor-main " "Found design unit 3: conversor-main" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Found entity 1: adder3" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seg7 " "Found entity 2: Seg7" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""} { "Info" "ISGN_ENTITY_NAME" "3 conversor " "Found entity 3: conversor" {  } { { "conversor.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imple03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imple03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imple03-goiaba " "Found design unit 1: imple03-goiaba" {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600320 ""} { "Info" "ISGN_ENTITY_NAME" "1 imple03 " "Found entity 1: imple03" {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732482600320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732482600320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "imple03 " "Elaborating entity \"imple03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732482600362 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entradafsm imple03.vhd(27) " "VHDL Signal Declaration warning at imple03.vhd(27): used implicit default value for signal \"entradafsm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600511 "|imple03"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer5 imple03.vhd(28) " "VHDL Signal Declaration warning at imple03.vhd(28): used implicit default value for signal \"timer5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600511 "|imple03"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer20 imple03.vhd(28) " "VHDL Signal Declaration warning at imple03.vhd(28): used implicit default value for signal \"timer20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600511 "|imple03"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "senhacompleta imple03.vhd(28) " "VHDL Signal Declaration warning at imple03.vhd(28): used implicit default value for signal \"senhacompleta\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600534 "|imple03"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "senhaCerta imple03.vhd(28) " "VHDL Signal Declaration warning at imple03.vhd(28): used implicit default value for signal \"senhaCerta\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600535 "|imple03"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "senhadisplay imple03.vhd(29) " "VHDL Signal Declaration warning at imple03.vhd(29): used implicit default value for signal \"senhadisplay\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imple03.vhd" "" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732482600535 "|imple03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:ledsa " "Elaborating entity \"leds\" for hierarchy \"leds:ledsa\"" {  } { { "imple03.vhd" "ledsa" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Cofre FSM_Cofre:fsmc " "Elaborating entity \"FSM_Cofre\" for hierarchy \"FSM_Cofre:fsmc\"" {  } { { "imple03.vhd" "fsmc" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:displaysa " "Elaborating entity \"displays\" for hierarchy \"displays:displaysa\"" {  } { { "imple03.vhd" "displaysa" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/imple03.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor displays:displaysa\|conversor:conv " "Elaborating entity \"conversor\" for hierarchy \"displays:displaysa\|conversor:conv\"" {  } { { "displays.vhd" "conv" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/displays.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3 displays:displaysa\|conversor:conv\|adder3:add0 " "Elaborating entity \"adder3\" for hierarchy \"displays:displaysa\|conversor:conv\|adder3:add0\"" {  } { { "conversor.vhd" "add0" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7 displays:displaysa\|conversor:conv\|Seg7:Seg7_0 " "Elaborating entity \"Seg7\" for hierarchy \"displays:displaysa\|conversor:conv\|Seg7:Seg7_0\"" {  } { { "conversor.vhd" "Seg7_0" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/conversor.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 displays:displaysa\|mux_4x1:mux1 " "Elaborating entity \"mux_4x1\" for hierarchy \"displays:displaysa\|mux_4x1:mux1\"" {  } { { "displays.vhd" "mux1" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/displays.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtro_de_estados displays:displaysa\|mux_4x1:mux1\|filtro_de_estados:seletor " "Elaborating entity \"filtro_de_estados\" for hierarchy \"displays:displaysa\|mux_4x1:mux1\|filtro_de_estados:seletor\"" {  } { { "mux_4x1.vhd" "seletor" { Text "D:/Engenharia/2024.2/CD/CDIMPLE03/full/proj/mux_4x1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732482600690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732482600862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 18:10:00 2024 " "Processing ended: Sun Nov 24 18:10:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732482600862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732482600862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732482600862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732482600862 ""}
