Timing Analyzer report for uk101_16K
Sun Apr 28 11:41:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cpuClock'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'cpuClock'
 18. Slow 1200mV 85C Model Recovery: 'cpuClock'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'cpuClock'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'cpuClock'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'cpuClock'
 35. Slow 1200mV 0C Model Recovery: 'cpuClock'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Removal: 'cpuClock'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'cpuClock'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'cpuClock'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Recovery: 'cpuClock'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Removal: 'cpuClock'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101_16K                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  67.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; cpuClock                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { cpuClock }                                        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 51.61 MHz ; 51.61 MHz       ; cpuClock                                        ;      ;
; 66.5 MHz  ; 66.5 MHz        ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 115.1 MHz ; 115.1 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; cpuClock                                        ; -17.006 ; -1639.513     ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -9.456  ; -1799.432     ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.611   ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.404 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.452 ; 0.000         ;
; cpuClock                                        ; 0.453 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -2.452 ; -16.131       ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 13.763 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; cpuClock                                        ; 1.774 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.060 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -3.201 ; -218.816      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.692  ; 0.000         ;
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 12.217 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpuClock'                                                                          ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; -17.006 ; T65:u1|IR[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.856     ;
; -16.997 ; T65:u1|IR[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.847     ;
; -16.908 ; T65:u1|IR[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.758     ;
; -16.904 ; T65:u1|IR[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.768     ;
; -16.895 ; T65:u1|IR[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.759     ;
; -16.891 ; T65:u1|IR[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.755     ;
; -16.882 ; T65:u1|IR[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.746     ;
; -16.816 ; T65:u1|MCycle[2] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.663     ;
; -16.806 ; T65:u1|IR[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.670     ;
; -16.793 ; T65:u1|IR[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.657     ;
; -16.789 ; T65:u1|MCycle[0] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.636     ;
; -16.746 ; T65:u1|IR[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.596     ;
; -16.737 ; T65:u1|IR[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.587     ;
; -16.714 ; T65:u1|MCycle[2] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.575     ;
; -16.701 ; T65:u1|MCycle[2] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.562     ;
; -16.687 ; T65:u1|MCycle[0] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.548     ;
; -16.674 ; T65:u1|MCycle[0] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.535     ;
; -16.668 ; T65:u1|MCycle[1] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.515     ;
; -16.648 ; T65:u1|IR[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.498     ;
; -16.633 ; T65:u1|IR[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.483     ;
; -16.609 ; T65:u1|IR[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.473     ;
; -16.600 ; T65:u1|IR[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.464     ;
; -16.566 ; T65:u1|MCycle[1] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.427     ;
; -16.556 ; T65:u1|MCycle[2] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.403     ;
; -16.553 ; T65:u1|MCycle[1] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.414     ;
; -16.531 ; T65:u1|IR[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.395     ;
; -16.529 ; T65:u1|MCycle[0] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.376     ;
; -16.518 ; T65:u1|IR[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.382     ;
; -16.511 ; T65:u1|IR[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.375     ;
; -16.467 ; T65:u1|DL[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 17.426     ;
; -16.449 ; T65:u1|IR[1]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.299     ;
; -16.440 ; T65:u1|IR[2]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.290     ;
; -16.419 ; T65:u1|MCycle[2] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.280     ;
; -16.408 ; T65:u1|MCycle[1] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.255     ;
; -16.392 ; T65:u1|MCycle[0] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.253     ;
; -16.390 ; T65:u1|DL[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 17.338     ;
; -16.377 ; T65:u1|DL[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 17.325     ;
; -16.373 ; T65:u1|IR[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.223     ;
; -16.351 ; T65:u1|IR[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.201     ;
; -16.303 ; T65:u1|DL[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 17.262     ;
; -16.290 ; T65:u1|DL[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 17.180     ;
; -16.271 ; T65:u1|MCycle[1] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.140     ; 17.132     ;
; -16.259 ; T65:u1|MCycle[2] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.106     ;
; -16.255 ; T65:u1|IR[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 17.105     ;
; -16.236 ; T65:u1|IR[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.100     ;
; -16.232 ; T65:u1|MCycle[0] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 17.079     ;
; -16.226 ; T65:u1|DL[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 17.174     ;
; -16.213 ; T65:u1|DL[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 17.161     ;
; -16.213 ; T65:u1|DL[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 17.092     ;
; -16.207 ; T65:u1|DL[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 17.166     ;
; -16.200 ; T65:u1|DL[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 17.079     ;
; -16.153 ; T65:u1|IR[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.017     ;
; -16.140 ; T65:u1|IR[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 17.004     ;
; -16.111 ; T65:u1|MCycle[1] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.154     ; 16.958     ;
; -16.097 ; T65:u1|DL[5]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.987     ;
; -16.095 ; T65:u1|DL[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 17.043     ;
; -16.076 ; T65:u1|IR[3]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 16.926     ;
; -16.069 ; T65:u1|DL[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.959     ;
; -16.058 ; T65:u1|DL[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 17.017     ;
; -16.043 ; T65:u1|DL[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 17.002     ;
; -16.030 ; T65:u1|DL[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.920     ;
; -16.020 ; T65:u1|DL[5]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.899     ;
; -16.007 ; T65:u1|DL[5]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.886     ;
; -15.995 ; T65:u1|IR[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 16.845     ;
; -15.992 ; T65:u1|DL[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.871     ;
; -15.981 ; T65:u1|DL[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 16.929     ;
; -15.979 ; T65:u1|DL[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.858     ;
; -15.968 ; T65:u1|DL[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 16.916     ;
; -15.931 ; T65:u1|DL[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 16.879     ;
; -15.918 ; T65:u1|DL[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.797     ;
; -15.858 ; T65:u1|IR[1]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.234     ; 15.625     ;
; -15.858 ; T65:u1|IR[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 16.722     ;
; -15.849 ; T65:u1|IR[2]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.234     ; 15.616     ;
; -15.837 ; T65:u1|DL[5]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.727     ;
; -15.809 ; T65:u1|DL[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.699     ;
; -15.798 ; T65:u1|DL[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 16.757     ;
; -15.793 ; T65:u1|S[0]      ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -1.129     ; 15.665     ;
; -15.786 ; T65:u1|PC[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.272      ; 17.059     ;
; -15.760 ; T65:u1|IR[0]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.234     ; 15.527     ;
; -15.725 ; T65:u1|DL[5]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.604     ;
; -15.704 ; T65:u1|S[0]      ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -1.128     ; 15.577     ;
; -15.701 ; T65:u1|DL[1]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 16.660     ;
; -15.698 ; T65:u1|IR[4]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.151     ; 16.548     ;
; -15.697 ; T65:u1|PC[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.273      ; 16.971     ;
; -15.697 ; T65:u1|DL[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.122     ; 16.576     ;
; -15.691 ; T65:u1|S[0]      ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -1.128     ; 15.564     ;
; -15.686 ; T65:u1|DL[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.053     ; 16.634     ;
; -15.684 ; T65:u1|PC[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.273      ; 16.958     ;
; -15.680 ; T65:u1|IR[1]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.795      ; 17.476     ;
; -15.671 ; T65:u1|IR[2]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.795      ; 17.467     ;
; -15.668 ; T65:u1|MCycle[2] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.237     ; 15.432     ;
; -15.642 ; T65:u1|IR[1]     ; T65:u1|BAL[1] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 16.506     ;
; -15.641 ; T65:u1|MCycle[0] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.237     ; 15.405     ;
; -15.637 ; T65:u1|DL[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.042     ; 16.596     ;
; -15.633 ; T65:u1|IR[2]     ; T65:u1|BAL[1] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 16.497     ;
; -15.627 ; T65:u1|AD[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -1.100     ; 15.528     ;
; -15.582 ; T65:u1|IR[0]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.795      ; 17.378     ;
; -15.579 ; T65:u1|DL[3]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.111     ; 16.469     ;
; -15.550 ; T65:u1|PC[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.272      ; 16.823     ;
; -15.544 ; T65:u1|IR[0]     ; T65:u1|BAL[1] ; cpuClock     ; cpuClock    ; 1.000        ; -0.137     ; 16.408     ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -9.456 ; T65:u1|IR[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 7.894      ;
; -9.447 ; T65:u1|IR[2]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 7.885      ;
; -9.358 ; T65:u1|IR[0]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 7.796      ;
; -9.280 ; T65:u1|MCycle[2]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.516     ; 7.715      ;
; -9.239 ; T65:u1|MCycle[0]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.516     ; 7.674      ;
; -9.118 ; T65:u1|MCycle[1]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.516     ; 7.553      ;
; -9.083 ; T65:u1|IR[3]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 7.521      ;
; -9.058 ; T65:u1|DL[0]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.416     ; 7.593      ;
; -9.053 ; T65:u1|DL[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.416     ; 7.588      ;
; -9.040 ; T65:u1|DL[3]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.485     ; 7.506      ;
; -8.879 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.494     ; 6.336      ;
; -8.877 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.494     ; 6.334      ;
; -8.874 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.494     ; 6.331      ;
; -8.858 ; T65:u1|Write_Data_r[0]  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.058     ; 6.798      ;
; -8.847 ; T65:u1|DL[5]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.485     ; 7.313      ;
; -8.846 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 6.316      ;
; -8.837 ; T65:u1|DL[2]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.416     ; 7.372      ;
; -8.827 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 6.300      ;
; -8.827 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 6.300      ;
; -8.826 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 6.299      ;
; -8.826 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 6.299      ;
; -8.819 ; T65:u1|DL[4]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.485     ; 7.285      ;
; -8.812 ; T65:u1|Write_Data_r[0]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.057     ; 6.753      ;
; -8.735 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.486     ; 6.200      ;
; -8.705 ; T65:u1|IR[4]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 7.143      ;
; -8.696 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 6.166      ;
; -8.662 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.988     ; 8.672      ;
; -8.656 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit2datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 6.124      ;
; -8.652 ; T65:u1|Set_Addr_To_r[0] ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.393     ; 8.210      ;
; -8.651 ; T65:u1|S[0]             ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.482     ; 6.120      ;
; -8.639 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.471     ; 6.119      ;
; -8.637 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.471     ; 6.117      ;
; -8.634 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.471     ; 6.114      ;
; -8.632 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.471     ; 6.112      ;
; -8.625 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 6.093      ;
; -8.623 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 6.091      ;
; -8.620 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 6.088      ;
; -8.562 ; T65:u1|PC[4]            ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.100     ; 7.413      ;
; -8.559 ; T65:u1|Write_Data_r[0]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.058     ; 6.499      ;
; -8.539 ; T65:u1|P[1]             ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.484     ; 6.006      ;
; -8.526 ; T65:u1|S[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.107     ; 7.370      ;
; -8.524 ; T65:u1|PC[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.090     ; 7.385      ;
; -8.524 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.994      ;
; -8.522 ; T65:u1|P[4]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.063     ; 6.457      ;
; -8.501 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 5.969      ;
; -8.499 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 5.967      ;
; -8.496 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.483     ; 5.964      ;
; -8.491 ; T65:u1|DL[6]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.416     ; 7.026      ;
; -8.487 ; T65:u1|IR[1]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.120     ; 7.365      ;
; -8.482 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.952      ;
; -8.482 ; T65:u1|DL[1]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.023     ; 7.457      ;
; -8.480 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.950      ;
; -8.479 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.949      ;
; -8.478 ; T65:u1|IR[2]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.120     ; 7.356      ;
; -8.474 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.486     ; 5.939      ;
; -8.473 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.486     ; 5.938      ;
; -8.472 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.486     ; 5.937      ;
; -8.471 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.941      ;
; -8.469 ; T65:u1|DL[3]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 7.375      ;
; -8.457 ; T65:u1|S[0]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.069     ; 6.386      ;
; -8.454 ; T65:u1|Y[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.484     ; 5.921      ;
; -8.435 ; T65:u1|IR[1]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.122     ; 7.311      ;
; -8.435 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.905      ;
; -8.434 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.904      ;
; -8.433 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.481     ; 5.903      ;
; -8.430 ; T65:u1|Write_Data_r[1]  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.058     ; 6.370      ;
; -8.430 ; T65:u1|DL[1]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.025     ; 7.403      ;
; -8.426 ; T65:u1|IR[2]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.122     ; 7.302      ;
; -8.417 ; T65:u1|DL[3]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.094     ; 7.321      ;
; -8.405 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.485     ; 5.871      ;
; -8.405 ; T65:u1|DL[0]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.023     ; 7.380      ;
; -8.403 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.485     ; 5.869      ;
; -8.400 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.485     ; 5.866      ;
; -8.399 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 5.872      ;
; -8.399 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 5.872      ;
; -8.398 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 5.871      ;
; -8.398 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.478     ; 5.871      ;
; -8.397 ; T65:u1|Write_Data_r[0]  ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.471     ; 5.877      ;
; -8.389 ; T65:u1|IR[0]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.120     ; 7.267      ;
; -8.384 ; T65:u1|Write_Data_r[1]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.057     ; 6.325      ;
; -8.353 ; T65:u1|DL[0]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.025     ; 7.326      ;
; -8.350 ; T65:u1|P[4]             ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.062     ; 6.286      ;
; -8.349 ; T65:u1|PC[4]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.677     ; 7.670      ;
; -8.346 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit0datain[1]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.405     ; 7.892      ;
; -8.346 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit0datain[0]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.405     ; 7.892      ;
; -8.345 ; T65:u1|IR[1]            ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.125     ; 7.218      ;
; -8.340 ; T65:u1|DL[1]            ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.028     ; 7.310      ;
; -8.337 ; T65:u1|IR[0]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.122     ; 7.213      ;
; -8.336 ; T65:u1|BAH[4]           ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.627     ; 7.707      ;
; -8.336 ; T65:u1|IR[2]            ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.125     ; 7.209      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit1datain[5]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit1datain[4]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit1datain[2]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit1datain[1]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit1datain[0]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit3datain[4]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit3datain[2]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit3datain[1]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit3datain[0]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
; -8.331 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit4datain[2]                                                                                               ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.404     ; 7.878      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.611  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.514     ; 2.876      ;
; 1.613  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.514     ; 2.874      ;
; 1.722  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.545     ; 2.734      ;
; 1.950  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.545     ; 2.506      ;
; 1.956  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.523     ; 2.522      ;
; 2.012  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.547     ; 2.442      ;
; 2.027  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.548     ; 2.426      ;
; 2.074  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.523     ; 2.404      ;
; 9.963  ; vga_Insignia_Monitor:u6|X0vp1_d4[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 14.960     ;
; 10.232 ; vga_Insignia_Monitor:u6|X0vp1_d4[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 14.691     ;
; 10.480 ; vga_Insignia_Monitor:u6|X0vp1_d4[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 14.443     ;
; 10.513 ; vga_Insignia_Monitor:u6|charAddr[0]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.101     ; 14.387     ;
; 10.840 ; vga_Insignia_Monitor:u6|charAddr[1]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.101     ; 14.060     ;
; 11.041 ; vga_Insignia_Monitor:u6|X0vp1_d4[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 13.882     ;
; 11.217 ; vga_Insignia_Monitor:u6|charAddr[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.103     ; 13.681     ;
; 11.771 ; vga_Insignia_Monitor:u6|charAddr[2]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.101     ; 13.129     ;
; 11.906 ; vga_Insignia_Monitor:u6|charAddr[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.103     ; 12.992     ;
; 12.218 ; vga_Insignia_Monitor:u6|X0vp1_d4[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 12.705     ;
; 12.349 ; vga_Insignia_Monitor:u6|charAddr[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.069     ; 12.583     ;
; 12.370 ; vga_Insignia_Monitor:u6|charAddr[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 12.560     ;
; 12.411 ; vga_Insignia_Monitor:u6|charAddr[3]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 12.519     ;
; 13.264 ; vga_Insignia_Monitor:u6|charAddr[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 11.667     ;
; 16.717 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.058     ; 8.226      ;
; 16.717 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.058     ; 8.226      ;
; 16.864 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.056      ;
; 16.928 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 8.009      ;
; 16.928 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 8.009      ;
; 16.979 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.958      ;
; 16.979 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.958      ;
; 16.988 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.063     ; 7.950      ;
; 16.988 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.063     ; 7.950      ;
; 17.074 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.863      ;
; 17.074 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.863      ;
; 17.075 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.839      ;
; 17.120 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.794      ;
; 17.129 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 7.786      ;
; 17.134 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.784      ;
; 17.159 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.760      ;
; 17.221 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.693      ;
; 17.247 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.063     ; 7.691      ;
; 17.247 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.063     ; 7.691      ;
; 17.270 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.667      ;
; 17.270 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.667      ;
; 17.345 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 7.567      ;
; 17.370 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.543      ;
; 17.380 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.557      ;
; 17.380 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.557      ;
; 17.388 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 7.527      ;
; 17.399 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 7.513      ;
; 17.408 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.505      ;
; 17.411 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.503      ;
; 17.415 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.498      ;
; 17.424 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.490      ;
; 17.491 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 7.421      ;
; 17.504 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 7.416      ;
; 17.512 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.425      ;
; 17.512 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.425      ;
; 17.516 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.397      ;
; 17.527 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.387      ;
; 17.563 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.374      ;
; 17.563 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.374      ;
; 17.658 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.279      ;
; 17.658 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 7.279      ;
; 17.659 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.255      ;
; 17.667 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.246      ;
; 17.683 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.231      ;
; 17.690 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 7.222      ;
; 17.704 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.210      ;
; 17.706 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.207      ;
; 17.715 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.199      ;
; 17.788 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.126      ;
; 17.797 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 7.115      ;
; 17.797 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 7.118      ;
; 17.805 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.109      ;
; 17.822 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 7.091      ;
; 17.850 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 7.101      ;
; 17.850 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 7.101      ;
; 17.861 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 7.053      ;
; 17.929 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 6.983      ;
; 17.954 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 6.959      ;
; 17.983 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 6.929      ;
; 17.999 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 6.914      ;
; 18.056 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 6.859      ;
; 18.061 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.884      ;
; 18.061 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.884      ;
; 18.075 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 6.837      ;
; 18.079 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 6.835      ;
; 18.100 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 6.813      ;
; 18.161 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 6.769      ;
; 18.161 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 6.769      ;
; 18.167 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 6.747      ;
; 18.168 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.777      ;
; 18.168 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.777      ;
; 18.175 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.092     ; 6.734      ;
; 18.175 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.092     ; 6.734      ;
; 18.177 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.055     ; 6.769      ;
; 18.177 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.055     ; 6.769      ;
; 18.207 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.738      ;
; 18.207 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.738      ;
; 18.299 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 6.615      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.404 ; bufferedUART:UART|rxInPointer[3]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.132      ;
; 0.405 ; R9:u3b|rambit3datain[6]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.140      ;
; 0.405 ; R9:u3b|rambit2datain[1]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.143      ;
; 0.407 ; R9b:u3c|rambit1datain[1]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.144      ;
; 0.408 ; R9:u3b|rambit1datain[8]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.146      ;
; 0.410 ; R9:u3b|rambit3datain[7]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.145      ;
; 0.411 ; R9:u3b|rambit1datain[0]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; R9:u3b|rambit2datain[3]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.149      ;
; 0.414 ; R9:u3b|rambit1datain[3]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.152      ;
; 0.416 ; R9:u3b|rambit3datain[4]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.151      ;
; 0.417 ; R9:u3b|rambit3datain[5]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.152      ;
; 0.417 ; R9:u3b|rambit2datain[8]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.155      ;
; 0.420 ; bufferedUART:UART|rxInPointer[2]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.148      ;
; 0.420 ; R9:u3b|rambit6datain[7]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.154      ;
; 0.420 ; R9b:u3c|rambit1datain[2]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.157      ;
; 0.421 ; R9b:u3c|rambit1datain[5]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.158      ;
; 0.422 ; R9b:u3c|rambit1datain[4]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.159      ;
; 0.428 ; R9:u3b|rambit2datain[0]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.166      ;
; 0.433 ; UK101keyboard:u9|keys[1][3]                   ; UK101keyboard:u9|keys[1][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[4][3]                   ; UK101keyboard:u9|keys[4][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[7][3]                   ; UK101keyboard:u9|keys[7][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[6][3]                   ; UK101keyboard:u9|keys[6][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; R9:u3b|rambit4datain[0]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.169      ;
; 0.433 ; UK101keyboard:u9|keys[4][4]                   ; UK101keyboard:u9|keys[4][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[1][7]                   ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[2][7]                   ; UK101keyboard:u9|keys[2][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[3][7]                   ; UK101keyboard:u9|keys[3][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[4][5]                   ; UK101keyboard:u9|keys[4][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[4][6]                   ; UK101keyboard:u9|keys[4][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[5][6]                   ; UK101keyboard:u9|keys[5][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UK101keyboard:u9|keys[0][2]                   ; UK101keyboard:u9|keys[0][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.439 ; bufferedUART:UART|rxInPointer[0]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.167      ;
; 0.445 ; R9:u3b|rambit1datain[1]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.183      ;
; 0.448 ; R9:u3b|rambit4datain[8]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.184      ;
; 0.452 ; UK101keyboard:u9|ps2_intf:ps2|parity          ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[2]               ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[1]               ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                   ; UK101keyboard:u9|keys[5][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                   ; UK101keyboard:u9|keys[3][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                   ; UK101keyboard:u9|keys[2][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                   ; UK101keyboard:u9|keys[2][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                   ; UK101keyboard:u9|keys[3][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                   ; UK101keyboard:u9|keys[7][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                   ; UK101keyboard:u9|keys[5][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                   ; UK101keyboard:u9|keys[7][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                   ; UK101keyboard:u9|keys[6][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                   ; UK101keyboard:u9|keys[3][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                   ; UK101keyboard:u9|keys[7][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                   ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                   ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                   ; UK101keyboard:u9|keys[7][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                   ; UK101keyboard:u9|keys[6][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                   ; UK101keyboard:u9|keys[2][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                   ; UK101keyboard:u9|keys[3][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                   ; UK101keyboard:u9|keys[1][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                   ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                   ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                   ; UK101keyboard:u9|keys[7][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                   ; UK101keyboard:u9|keys[6][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                   ; UK101keyboard:u9|keys[7][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                   ; UK101keyboard:u9|keys[3][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                   ; UK101keyboard:u9|keys[2][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                      ; UK101keyboard:u9|release                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]               ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]               ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]               ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]               ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                  ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered                 ; bufferedUART:UART|rxdFiltered                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][4]                   ; UK101keyboard:u9|keys[1][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][4]                   ; UK101keyboard:u9|keys[6][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][7]                   ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][7]                   ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][5]                   ; UK101keyboard:u9|keys[2][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][5]                   ; UK101keyboard:u9|keys[1][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][1]                   ; UK101keyboard:u9|keys[0][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][1]                   ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][1]                   ; UK101keyboard:u9|keys[3][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][1]                   ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][2]                   ; UK101keyboard:u9|keys[6][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][2]                   ; UK101keyboard:u9|keys[4][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][2]                   ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0] ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; bufferedUART:UART|rxBitCount[0]               ; bufferedUART:UART|rxBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; serialClkCount[1]                             ; serialClkCount[1]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; R9:u3b|rambit4datain[3]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.202      ;
; 0.476 ; R9:u3b|rambit0datain[3]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.219      ;
; 0.479 ; R9:u3b|rambit0datain[8]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.222      ;
; 0.481 ; R9:u3b|rambit4datain[1]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.217      ;
; 0.486 ; R9b:u3c|rambit3datain[2]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 1.236      ;
; 0.486 ; R9:u3b|rambit0datain[1]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.229      ;
; 0.496 ; R9:u3b|rambit6datain[6]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.234      ;
; 0.497 ; R9:u3b|rambit3datain[2]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.236      ;
; 0.497 ; R9b:u3c|rambit3datain[4]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 1.247      ;
; 0.497 ; R9:u3b|rambit6datain[1]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.235      ;
; 0.501 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]     ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X1vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.498 ; vga_Insignia_Monitor:u6|Y0vp1_d1[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; vga_Insignia_Monitor:u6|Y0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.502 ; vga_Insignia_Monitor:u6|Y0vp1_d1[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; vga_Insignia_Monitor:u6|X0vp1_d2[10] ; vga_Insignia_Monitor:u6|X0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.525 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; vga_Insignia_Monitor:u6|Y0vp1[13]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.820      ;
; 0.538 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.832      ;
; 0.539 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.833      ;
; 0.545 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.839      ;
; 0.546 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.840      ;
; 0.697 ; vga_Insignia_Monitor:u6|Y0vp1_d1[10] ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; vga_Insignia_Monitor:u6|X0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; vga_Insignia_Monitor:u6|Y0vp1_d3[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.993      ;
; 0.700 ; vga_Insignia_Monitor:u6|X0vp1_d1[13] ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; vga_Insignia_Monitor:u6|X0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.703 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]  ; vga_Insignia_Monitor:u6|X0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.997      ;
; 0.704 ; vga_Insignia_Monitor:u6|X0vp1_d2[12] ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.998      ;
; 0.720 ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; vga_Insignia_Monitor:u6|Y0vp1_d4[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.015      ;
; 0.722 ; vga_Insignia_Monitor:u6|Y1vp1[5]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.016      ;
; 0.725 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.020      ;
; 0.730 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.026      ;
; 0.732 ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; vga_Insignia_Monitor:u6|X0vp1_d3[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.026      ;
; 0.734 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]  ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[14]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.028      ;
; 0.744 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; vga_Insignia_Monitor:u6|Y1vp1[3]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.040      ;
; 0.760 ; vga_Insignia_Monitor:u6|hcount[3]    ; vga_Insignia_Monitor:u6|hcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; vga_Insignia_Monitor:u6|hcount[1]    ; vga_Insignia_Monitor:u6|hcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; vga_Insignia_Monitor:u6|hcount[2]    ; vga_Insignia_Monitor:u6|hcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; vga_Insignia_Monitor:u6|vcount[7]    ; vga_Insignia_Monitor:u6|vcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; vga_Insignia_Monitor:u6|vcount[8]    ; vga_Insignia_Monitor:u6|vcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_Insignia_Monitor:u6|hcount[9]    ; vga_Insignia_Monitor:u6|hcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; vga_Insignia_Monitor:u6|hcount[8]    ; vga_Insignia_Monitor:u6|hcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.770 ; vga_Insignia_Monitor:u6|vcount[1]    ; vga_Insignia_Monitor:u6|vcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.064      ;
; 0.779 ; vga_Insignia_Monitor:u6|hcount[4]    ; vga_Insignia_Monitor:u6|hcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.072      ;
; 0.785 ; vga_Insignia_Monitor:u6|hcount[0]    ; vga_Insignia_Monitor:u6|hcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.081      ;
; 0.858 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.152      ;
; 0.870 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.166      ;
; 0.893 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[10]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.187      ;
; 0.894 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.188      ;
; 0.898 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.192      ;
; 0.899 ; vga_Insignia_Monitor:u6|Y0vp1_d3[13] ; vga_Insignia_Monitor:u6|Y0vp1_d4[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.194      ;
; 0.899 ; vga_Insignia_Monitor:u6|Y0vp1_d1[2]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.193      ;
; 0.899 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[15]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.193      ;
; 0.901 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.195      ;
; 0.902 ; vga_Insignia_Monitor:u6|X0vp1_d3[15] ; vga_Insignia_Monitor:u6|X0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.195      ;
; 0.902 ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; vga_Insignia_Monitor:u6|X0vp1_d4[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.195      ;
; 0.902 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.196      ;
; 0.903 ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; vga_Insignia_Monitor:u6|X0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.196      ;
; 0.903 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[9]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.197      ;
; 0.904 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[13]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.198      ;
; 0.904 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.198      ;
; 0.905 ; vga_Insignia_Monitor:u6|Y0vp1_d1[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.198      ;
; 0.905 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[11]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.199      ;
; 0.909 ; vga_Insignia_Monitor:u6|Y0vp1_d1[14] ; vga_Insignia_Monitor:u6|Y0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.203      ;
; 0.924 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]  ; vga_Insignia_Monitor:u6|X0vp1_d3[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.218      ;
; 0.927 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]  ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.220      ;
; 0.927 ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; vga_Insignia_Monitor:u6|X0vp1_d4[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.221      ;
; 0.929 ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; vga_Insignia_Monitor:u6|Y0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.225      ;
; 0.930 ; vga_Insignia_Monitor:u6|X0vp1_d1[14] ; vga_Insignia_Monitor:u6|X0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.224      ;
; 0.932 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.231      ;
; 0.936 ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.937 ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.231      ;
; 0.939 ; vga_Insignia_Monitor:u6|Y1vp1[6]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.231      ;
; 0.940 ; vga_Insignia_Monitor:u6|X0vp1[14]    ; vga_Insignia_Monitor:u6|dispAddr[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.235      ;
; 0.943 ; vga_Insignia_Monitor:u6|X0vp1_d2[11] ; vga_Insignia_Monitor:u6|X0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.237      ;
; 0.945 ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.240      ;
; 0.945 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|X0vp1_d1[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.239      ;
; 0.946 ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.241      ;
; 0.947 ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; vga_Insignia_Monitor:u6|Y0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.242      ;
; 0.947 ; vga_Insignia_Monitor:u6|Y0vp1_d1[12] ; vga_Insignia_Monitor:u6|Y0vp1_d2[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.242      ;
; 0.948 ; vga_Insignia_Monitor:u6|X0vp1[13]    ; vga_Insignia_Monitor:u6|dispAddr[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.243      ;
; 0.949 ; vga_Insignia_Monitor:u6|Y0vp1_d3[12] ; vga_Insignia_Monitor:u6|Y0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.244      ;
; 0.949 ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.244      ;
; 0.949 ; vga_Insignia_Monitor:u6|Y0vp1_d3[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.244      ;
; 0.949 ; vga_Insignia_Monitor:u6|vcount[3]    ; vga_Insignia_Monitor:u6|vcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.243      ;
; 0.950 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.244      ;
; 0.951 ; vga_Insignia_Monitor:u6|X0vp1_d1[7]  ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.250      ;
; 0.979 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|dispAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.274      ;
; 0.980 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|X0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.275      ;
; 1.014 ; vga_Insignia_Monitor:u6|X0vp1[12]    ; vga_Insignia_Monitor:u6|dispAddr[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.309      ;
; 1.014 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|dispAddr[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.309      ;
; 1.016 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|charAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.308      ;
; 1.021 ; vga_Insignia_Monitor:u6|Y0vp1[15]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.329      ;
; 1.022 ; vga_Insignia_Monitor:u6|X0vp1[10]    ; vga_Insignia_Monitor:u6|dispAddr[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.317      ;
; 1.022 ; vga_Insignia_Monitor:u6|X0vp1[8]     ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.315      ;
; 1.023 ; vga_Insignia_Monitor:u6|Y0vp1[9]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 1.331      ;
; 1.034 ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.332      ;
; 1.046 ; vga_Insignia_Monitor:u6|X0vp1_d1[11] ; vga_Insignia_Monitor:u6|X0vp1_d2[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.321      ;
; 1.051 ; vga_Insignia_Monitor:u6|Y0vp1_d2[11] ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.349      ;
; 1.057 ; vga_Insignia_Monitor:u6|Y0vp1_d2[5]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.354      ;
; 1.060 ; vga_Insignia_Monitor:u6|X0vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1_d1[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.329      ;
; 1.064 ; vga_Insignia_Monitor:u6|Y0vp1_d2[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.362      ;
; 1.068 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.362      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpuClock'                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 0.758      ;
; 0.724 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.017      ;
; 0.754 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.340      ; 2.826      ;
; 0.831 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 1.481      ;
; 0.873 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.757      ; 3.842      ;
; 0.880 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.355      ; 2.967      ;
; 0.897 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.343      ; 2.972      ;
; 0.936 ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.650      ; 3.798      ;
; 0.943 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.209      ;
; 0.966 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.631      ; 3.329      ;
; 0.978 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.337      ; 3.047      ;
; 0.989 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.372      ; 3.093      ;
; 1.081 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 3.048      ; 4.341      ;
; 1.092 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.646      ; 3.470      ;
; 1.098 ; T65:u1|PC[13]                      ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.650      ; 3.960      ;
; 1.109 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.634      ; 3.475      ;
; 1.117 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.748      ; 4.077      ;
; 1.117 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.748      ; 4.077      ;
; 1.117 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.748      ; 4.077      ;
; 1.126 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.392      ;
; 1.130 ; T65:u1|BAL[7]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 1.110      ; 2.452      ;
; 1.180 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.473      ;
; 1.190 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.628      ; 3.550      ;
; 1.193 ; T65:u1|BAL[1]                      ; T65:u1|BAL[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.052      ; 1.457      ;
; 1.194 ; T65:u1|BAH[4]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.460      ;
; 1.201 ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.462      ;
; 1.201 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.663      ; 3.596      ;
; 1.205 ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.466      ;
; 1.207 ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.500      ;
; 1.208 ; T65:u1|P[2]                        ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.501      ;
; 1.238 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.528      ;
; 1.258 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.547      ;
; 1.260 ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 2.826      ; 4.086      ;
; 1.264 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.553      ;
; 1.277 ; T65:u1|BAH[7]                      ; T65:u1|BAH[7]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.053      ; 1.542      ;
; 1.282 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 1.932      ;
; 1.283 ; T65:u1|BAL[1]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 1.110      ; 2.605      ;
; 1.284 ; T65:u1|BAL[4]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 1.111      ; 2.607      ;
; 1.290 ; T65:u1|MCycle[2]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.067      ; 2.569      ;
; 1.308 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.357      ; 3.397      ;
; 1.308 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.357      ; 3.397      ;
; 1.308 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.357      ; 3.397      ;
; 1.325 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[0]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 1.079      ; 2.616      ;
; 1.325 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 3.039      ; 4.576      ;
; 1.325 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 3.039      ; 4.576      ;
; 1.325 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 3.039      ; 4.576      ;
; 1.347 ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.067      ; 2.626      ;
; 1.370 ; T65:u1|PC[14]                      ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 3.082      ; 4.664      ;
; 1.372 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.661      ;
; 1.390 ; T65:u1|IR[5]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.087      ; 1.689      ;
; 1.398 ; T65:u1|IR[5]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.087      ; 1.697      ;
; 1.403 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.669      ;
; 1.422 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.715      ;
; 1.423 ; T65:u1|MCycle[2]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 1.079      ; 2.714      ;
; 1.434 ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.700      ;
; 1.441 ; T65:u1|BAL[2]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 1.111      ; 2.764      ;
; 1.445 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 2.095      ;
; 1.447 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.075      ; 1.734      ;
; 1.448 ; T65:u1|IR[2]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 1.077      ; 2.737      ;
; 1.448 ; T65:u1|BusA_r[1]                   ; T65:u1|Y[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.084      ; 1.744      ;
; 1.452 ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.718      ;
; 1.453 ; T65:u1|PC[10]                      ; kbRowSel[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 2.958      ; 4.411      ;
; 1.460 ; T65:u1|IR[6]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.086      ; 1.758      ;
; 1.461 ; T65:u1|IR[6]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.086      ; 1.759      ;
; 1.462 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.058      ; 2.732      ;
; 1.473 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 2.123      ;
; 1.484 ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.745      ;
; 1.494 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 2.144      ;
; 1.516 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.648      ; 3.896      ;
; 1.516 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.648      ; 3.896      ;
; 1.516 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.648      ; 3.896      ;
; 1.536 ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 1.077      ; 2.825      ;
; 1.545 ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.084      ; 1.841      ;
; 1.546 ; T65:u1|BAH[3]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.812      ;
; 1.571 ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.832      ;
; 1.582 ; T65:u1|MCycle[0]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 1.079      ; 2.873      ;
; 1.592 ; T65:u1|IR[0]                       ; T65:u1|ALU_Op_r[2]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 1.080      ; 2.884      ;
; 1.593 ; T65:u1|S[2]                        ; T65:u1|S[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.854      ;
; 1.599 ; T65:u1|S[6]                        ; T65:u1|S[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.860      ;
; 1.599 ; T65:u1|BAL[5]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 1.111      ; 2.922      ;
; 1.599 ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.892      ;
; 1.600 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.396      ; 2.250      ;
; 1.607 ; T65:u1|BAH[1]                      ; T65:u1|BAH[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.054      ; 1.873      ;
; 1.609 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[1]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 1.093      ; 2.914      ;
; 1.610 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.903      ;
; 1.629 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.918      ;
; 1.630 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.077      ; 1.919      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cpuClock'                                                                                                                                          ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.238      ;
; -2.281 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.067      ;
; -2.281 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.067      ;
; -2.281 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.067      ;
; -2.281 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.067      ;
; -2.281 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.365      ; 6.067      ;
; -2.274 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 3.366      ; 6.061      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.763 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.140      ;
; 13.763 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.140      ;
; 13.763 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.140      ;
; 13.763 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 6.140      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 13.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 6.061      ;
; 15.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 3.985      ;
; 15.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 3.985      ;
; 15.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 3.985      ;
; 15.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 3.985      ;
; 15.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 3.985      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.159 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.747      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.418 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.488      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
; 17.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.452      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cpuClock'                                                                                                                                          ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.774 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.970      ; 5.526      ;
; 1.780 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.531      ;
; 1.780 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.531      ;
; 1.780 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.531      ;
; 1.780 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.531      ;
; 1.780 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.531      ;
; 1.901 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.969      ; 5.652      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.060 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.351      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.063 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 2.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.579      ;
; 3.322 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.613      ;
; 3.322 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.613      ;
; 3.322 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.613      ;
; 3.322 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.613      ;
; 3.322 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.613      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.232 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 5.526      ;
; 5.414 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.702      ;
; 5.414 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.702      ;
; 5.414 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.702      ;
; 5.414 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.702      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 55.25 MHz  ; 55.25 MHz       ; cpuClock                                        ;      ;
; 70.05 MHz  ; 70.05 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 123.79 MHz ; 123.79 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; cpuClock                                        ; -16.052 ; -1541.375     ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -8.711  ; -1650.288     ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.817   ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.379 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.400 ; 0.000         ;
; cpuClock                                        ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -2.558 ; -16.844       ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.050 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; cpuClock                                        ; 1.665 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.848 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -3.201 ; -219.572      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.667  ; 0.000         ;
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 12.214 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpuClock'                                                                           ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; -16.052 ; T65:u1|IR[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.911     ;
; -16.042 ; T65:u1|IR[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.901     ;
; -15.968 ; T65:u1|IR[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.827     ;
; -15.924 ; T65:u1|IR[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.797     ;
; -15.914 ; T65:u1|IR[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.787     ;
; -15.890 ; T65:u1|IR[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.763     ;
; -15.880 ; T65:u1|IR[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.753     ;
; -15.877 ; T65:u1|MCycle[2] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.732     ;
; -15.840 ; T65:u1|IR[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.713     ;
; -15.833 ; T65:u1|MCycle[0] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.688     ;
; -15.816 ; T65:u1|IR[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.675     ;
; -15.806 ; T65:u1|IR[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.679     ;
; -15.806 ; T65:u1|IR[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.665     ;
; -15.749 ; T65:u1|MCycle[2] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.618     ;
; -15.732 ; T65:u1|IR[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.591     ;
; -15.715 ; T65:u1|MCycle[2] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.584     ;
; -15.711 ; T65:u1|MCycle[1] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.566     ;
; -15.705 ; T65:u1|MCycle[0] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.574     ;
; -15.682 ; T65:u1|IR[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.541     ;
; -15.671 ; T65:u1|MCycle[0] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.540     ;
; -15.669 ; T65:u1|IR[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.542     ;
; -15.659 ; T65:u1|IR[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.532     ;
; -15.641 ; T65:u1|MCycle[2] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.496     ;
; -15.597 ; T65:u1|MCycle[0] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.452     ;
; -15.585 ; T65:u1|IR[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.458     ;
; -15.583 ; T65:u1|MCycle[1] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.452     ;
; -15.569 ; T65:u1|DL[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 16.522     ;
; -15.554 ; T65:u1|IR[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.427     ;
; -15.549 ; T65:u1|MCycle[1] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.418     ;
; -15.520 ; T65:u1|IR[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.393     ;
; -15.494 ; T65:u1|MCycle[2] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.363     ;
; -15.475 ; T65:u1|MCycle[1] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.330     ;
; -15.465 ; T65:u1|DL[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 16.408     ;
; -15.452 ; T65:u1|IR[1]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.311     ;
; -15.450 ; T65:u1|MCycle[0] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.319     ;
; -15.446 ; T65:u1|IR[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.305     ;
; -15.442 ; T65:u1|IR[2]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.301     ;
; -15.431 ; T65:u1|DL[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 16.374     ;
; -15.368 ; T65:u1|IR[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.227     ;
; -15.347 ; T65:u1|IR[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 16.206     ;
; -15.333 ; T65:u1|DL[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 16.286     ;
; -15.328 ; T65:u1|MCycle[1] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.133     ; 16.197     ;
; -15.299 ; T65:u1|IR[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.172     ;
; -15.277 ; T65:u1|MCycle[2] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.132     ;
; -15.269 ; T65:u1|DL[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 16.222     ;
; -15.267 ; T65:u1|DL[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 16.150     ;
; -15.233 ; T65:u1|MCycle[0] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 16.088     ;
; -15.219 ; T65:u1|IR[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.092     ;
; -15.210 ; T65:u1|DL[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 16.153     ;
; -15.185 ; T65:u1|IR[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.058     ;
; -15.165 ; T65:u1|DL[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 16.108     ;
; -15.163 ; T65:u1|DL[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.036     ;
; -15.136 ; T65:u1|DL[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 16.019     ;
; -15.131 ; T65:u1|DL[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 16.074     ;
; -15.129 ; T65:u1|DL[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 16.002     ;
; -15.111 ; T65:u1|MCycle[1] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.147     ; 15.966     ;
; -15.111 ; T65:u1|IR[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 15.970     ;
; -15.103 ; T65:u1|DL[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 16.056     ;
; -15.100 ; T65:u1|DL[5]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 15.983     ;
; -15.082 ; T65:u1|IR[3]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 15.941     ;
; -15.033 ; T65:u1|DL[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 15.986     ;
; -15.032 ; T65:u1|DL[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.905     ;
; -15.031 ; T65:u1|DL[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 15.914     ;
; -15.001 ; T65:u1|IR[1]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.194     ; 14.809     ;
; -14.999 ; T65:u1|DL[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 15.942     ;
; -14.998 ; T65:u1|DL[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.871     ;
; -14.996 ; T65:u1|DL[5]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.869     ;
; -14.991 ; T65:u1|IR[2]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.194     ; 14.799     ;
; -14.965 ; T65:u1|DL[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 15.908     ;
; -14.964 ; T65:u1|IR[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.837     ;
; -14.962 ; T65:u1|DL[5]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.835     ;
; -14.917 ; T65:u1|IR[0]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.194     ; 14.725     ;
; -14.910 ; T65:u1|DL[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 15.853     ;
; -14.908 ; T65:u1|DL[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.781     ;
; -14.900 ; T65:u1|DL[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 15.783     ;
; -14.879 ; T65:u1|IR[1]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.668      ; 16.549     ;
; -14.869 ; T65:u1|IR[2]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.668      ; 16.539     ;
; -14.868 ; T65:u1|S[0]      ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.979     ; 14.891     ;
; -14.867 ; T65:u1|DL[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 15.820     ;
; -14.864 ; T65:u1|DL[5]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.119     ; 15.747     ;
; -14.832 ; T65:u1|DL[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.049     ; 15.785     ;
; -14.826 ; T65:u1|MCycle[2] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.198     ; 14.630     ;
; -14.795 ; T65:u1|IR[0]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.668      ; 16.465     ;
; -14.782 ; T65:u1|MCycle[0] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.198     ; 14.586     ;
; -14.777 ; T65:u1|DL[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.650     ;
; -14.776 ; T65:u1|PC[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.267      ; 16.045     ;
; -14.752 ; T65:u1|S[0]      ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.977     ; 14.777     ;
; -14.747 ; T65:u1|IR[4]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.143     ; 15.606     ;
; -14.744 ; T65:u1|DL[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.059     ; 15.687     ;
; -14.741 ; T65:u1|DL[5]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.614     ;
; -14.718 ; T65:u1|S[0]      ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.977     ; 14.743     ;
; -14.704 ; T65:u1|MCycle[2] ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.664      ; 16.370     ;
; -14.703 ; T65:u1|IR[1]     ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.897     ; 14.808     ;
; -14.694 ; T65:u1|AD[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.955     ; 14.741     ;
; -14.693 ; T65:u1|IR[2]     ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.897     ; 14.798     ;
; -14.687 ; T65:u1|IR[1]     ; T65:u1|BAL[1] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.560     ;
; -14.677 ; T65:u1|IR[2]     ; T65:u1|BAL[1] ; cpuClock     ; cpuClock    ; 1.000        ; -0.129     ; 15.550     ;
; -14.660 ; T65:u1|MCycle[1] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -1.198     ; 14.464     ;
; -14.660 ; T65:u1|PC[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.269      ; 15.931     ;
; -14.660 ; T65:u1|MCycle[0] ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.664      ; 16.326     ;
+---------+------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -8.711 ; T65:u1|IR[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.251     ; 7.412      ;
; -8.701 ; T65:u1|IR[2]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.251     ; 7.402      ;
; -8.627 ; T65:u1|IR[0]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.251     ; 7.328      ;
; -8.536 ; T65:u1|MCycle[2]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.255     ; 7.233      ;
; -8.492 ; T65:u1|MCycle[0]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.255     ; 7.189      ;
; -8.370 ; T65:u1|MCycle[1]        ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.255     ; 7.067      ;
; -8.357 ; T65:u1|DL[0]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.169     ; 7.140      ;
; -8.341 ; T65:u1|IR[3]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.251     ; 7.042      ;
; -8.296 ; T65:u1|DL[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.169     ; 7.079      ;
; -8.294 ; T65:u1|DL[3]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.239     ; 7.007      ;
; -8.241 ; T65:u1|Write_Data_r[0]  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.703     ; 6.527      ;
; -8.190 ; T65:u1|Write_Data_r[0]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.703     ; 6.476      ;
; -8.187 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.090     ; 6.049      ;
; -8.186 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.090     ; 6.048      ;
; -8.182 ; T65:u1|S[0]             ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.090     ; 6.044      ;
; -8.163 ; T65:u1|DL[4]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.239     ; 6.876      ;
; -8.157 ; T65:u1|DL[2]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.169     ; 6.940      ;
; -8.150 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 6.023      ;
; -8.131 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 6.009      ;
; -8.131 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 6.009      ;
; -8.130 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 6.008      ;
; -8.130 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 6.008      ;
; -8.127 ; T65:u1|DL[5]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.239     ; 6.840      ;
; -8.063 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.086     ; 5.929      ;
; -8.006 ; T65:u1|IR[4]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.251     ; 6.707      ;
; -7.982 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.855      ;
; -7.976 ; T65:u1|Set_Addr_To_r[0] ; R9b:u3c|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.808     ; 8.157      ;
; -7.964 ; T65:u1|S[0]             ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.837      ;
; -7.960 ; T65:u1|PC[4]            ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.850     ; 7.062      ;
; -7.954 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.070     ; 5.836      ;
; -7.953 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.070     ; 5.835      ;
; -7.948 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.070     ; 5.830      ;
; -7.947 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit3datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.070     ; 5.829      ;
; -7.943 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit2datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.814      ;
; -7.942 ; T65:u1|P[4]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.710     ; 6.221      ;
; -7.935 ; T65:u1|S[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.857     ; 7.030      ;
; -7.930 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.801      ;
; -7.929 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.800      ;
; -7.925 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.796      ;
; -7.920 ; T65:u1|Write_Data_r[0]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.703     ; 6.206      ;
; -7.874 ; T65:u1|P[1]             ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.745      ;
; -7.866 ; T65:u1|IR[1]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.901     ; 6.954      ;
; -7.856 ; T65:u1|IR[2]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.901     ; 6.944      ;
; -7.851 ; T65:u1|DL[6]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.169     ; 6.634      ;
; -7.845 ; T65:u1|Set_Addr_To_r[0] ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.168     ; 7.629      ;
; -7.839 ; T65:u1|PC[4]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.474     ; 7.354      ;
; -7.833 ; T65:u1|IR[1]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.904     ; 6.918      ;
; -7.833 ; T65:u1|S[0]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.712     ; 6.110      ;
; -7.826 ; T65:u1|Y[4]             ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.084     ; 5.694      ;
; -7.823 ; T65:u1|IR[2]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.904     ; 6.908      ;
; -7.821 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.086     ; 5.687      ;
; -7.820 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.086     ; 5.686      ;
; -7.820 ; T65:u1|P[4]             ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.086     ; 5.686      ;
; -7.820 ; T65:u1|Write_Data_r[1]  ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.703     ; 6.106      ;
; -7.815 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.688      ;
; -7.814 ; T65:u1|S[4]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.481     ; 7.322      ;
; -7.813 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.686      ;
; -7.811 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.684      ;
; -7.811 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit1datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.684      ;
; -7.806 ; T65:u1|PC[3]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.474     ; 7.321      ;
; -7.796 ; T65:u1|DL[0]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.819     ; 6.966      ;
; -7.795 ; T65:u1|DL[1]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.819     ; 6.965      ;
; -7.793 ; T65:u1|DL[3]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.889     ; 6.893      ;
; -7.791 ; T65:u1|PC[1]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.841     ; 6.902      ;
; -7.785 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.656      ;
; -7.784 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.655      ;
; -7.782 ; T65:u1|IR[0]            ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.901     ; 6.870      ;
; -7.780 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.081     ; 5.651      ;
; -7.771 ; T65:u1|P[4]             ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.710     ; 6.050      ;
; -7.769 ; T65:u1|Write_Data_r[1]  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.703     ; 6.055      ;
; -7.763 ; T65:u1|DL[0]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.822     ; 6.930      ;
; -7.762 ; T65:u1|DL[1]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.822     ; 6.929      ;
; -7.760 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.633      ;
; -7.760 ; T65:u1|DL[3]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.892     ; 6.857      ;
; -7.755 ; T65:u1|PC[3]            ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.474     ; 7.270      ;
; -7.749 ; T65:u1|IR[0]            ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.904     ; 6.834      ;
; -7.742 ; T65:u1|IR[1]            ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.906     ; 6.825      ;
; -7.740 ; T65:u1|PC[1]            ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.850     ; 6.842      ;
; -7.740 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.613      ;
; -7.739 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.612      ;
; -7.739 ; T65:u1|Write_Data_r[0]  ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.079     ; 5.612      ;
; -7.738 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.082     ; 5.608      ;
; -7.737 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.082     ; 5.607      ;
; -7.733 ; T65:u1|X[0]             ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.082     ; 5.603      ;
; -7.732 ; T65:u1|IR[2]            ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.906     ; 6.815      ;
; -7.718 ; T65:u1|PC[4]            ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.850     ; 6.820      ;
; -7.717 ; T65:u1|PC[4]            ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.850     ; 6.819      ;
; -7.717 ; T65:u1|PC[4]            ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.850     ; 6.819      ;
; -7.710 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 5.588      ;
; -7.710 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 5.588      ;
; -7.709 ; T65:u1|S[0]             ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.712     ; 5.986      ;
; -7.709 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 5.587      ;
; -7.709 ; T65:u1|Write_Data_r[1]  ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.074     ; 5.587      ;
; -7.707 ; T65:u1|Write_Data_r[0]  ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.070     ; 5.589      ;
; -7.705 ; T65:u1|Y[4]             ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.708     ; 5.986      ;
; -7.704 ; T65:u1|DL[3]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.872     ; 6.821      ;
; -7.696 ; T65:u1|PC[3]            ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.845     ; 6.803      ;
; -7.696 ; T65:u1|PC[3]            ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.845     ; 6.803      ;
; -7.695 ; T65:u1|PC[3]            ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.845     ; 6.802      ;
; -7.695 ; T65:u1|PC[3]            ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.845     ; 6.802      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.817  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.454     ; 2.731      ;
; 1.827  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.454     ; 2.721      ;
; 1.926  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.482     ; 2.594      ;
; 2.142  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.482     ; 2.378      ;
; 2.154  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.461     ; 2.387      ;
; 2.211  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.484     ; 2.307      ;
; 2.224  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.486     ; 2.292      ;
; 2.276  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.461     ; 2.265      ;
; 10.725 ; vga_Insignia_Monitor:u6|X0vp1_d4[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 14.206     ;
; 10.962 ; vga_Insignia_Monitor:u6|X0vp1_d4[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 13.969     ;
; 11.172 ; vga_Insignia_Monitor:u6|X0vp1_d4[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 13.759     ;
; 11.275 ; vga_Insignia_Monitor:u6|charAddr[0]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.094     ; 13.633     ;
; 11.593 ; vga_Insignia_Monitor:u6|charAddr[1]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.094     ; 13.315     ;
; 11.698 ; vga_Insignia_Monitor:u6|X0vp1_d4[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 13.233     ;
; 11.885 ; vga_Insignia_Monitor:u6|charAddr[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.094     ; 13.023     ;
; 12.376 ; vga_Insignia_Monitor:u6|charAddr[2]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.094     ; 12.532     ;
; 12.508 ; vga_Insignia_Monitor:u6|charAddr[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.094     ; 12.400     ;
; 12.910 ; vga_Insignia_Monitor:u6|X0vp1_d4[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 12.021     ;
; 12.937 ; vga_Insignia_Monitor:u6|charAddr[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.061     ; 12.004     ;
; 12.983 ; vga_Insignia_Monitor:u6|charAddr[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.065     ; 11.954     ;
; 13.034 ; vga_Insignia_Monitor:u6|charAddr[3]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 11.904     ;
; 13.783 ; vga_Insignia_Monitor:u6|charAddr[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.064     ; 11.155     ;
; 17.298 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 7.654      ;
; 17.298 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 7.654      ;
; 17.474 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 7.456      ;
; 17.552 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.394      ;
; 17.552 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.394      ;
; 17.636 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.054     ; 7.312      ;
; 17.636 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.054     ; 7.312      ;
; 17.667 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.279      ;
; 17.667 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.279      ;
; 17.677 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.269      ;
; 17.677 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.269      ;
; 17.681 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.075     ; 7.246      ;
; 17.706 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.073     ; 7.223      ;
; 17.728 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 7.196      ;
; 17.812 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.114      ;
; 17.812 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 7.112      ;
; 17.831 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.054     ; 7.117      ;
; 17.831 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.054     ; 7.117      ;
; 17.853 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 7.071      ;
; 17.918 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.028      ;
; 17.918 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.028      ;
; 17.935 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.986      ;
; 17.939 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.007      ;
; 17.939 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 7.007      ;
; 17.960 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.963      ;
; 18.007 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.919      ;
; 18.012 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 6.918      ;
; 18.019 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.904      ;
; 18.044 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 6.881      ;
; 18.050 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.871      ;
; 18.055 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.891      ;
; 18.055 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.891      ;
; 18.060 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.861      ;
; 18.063 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.861      ;
; 18.075 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.848      ;
; 18.085 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.838      ;
; 18.115 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.809      ;
; 18.171 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.775      ;
; 18.171 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.775      ;
; 18.182 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.764      ;
; 18.182 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.056     ; 6.764      ;
; 18.214 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.709      ;
; 18.231 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.693      ;
; 18.239 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 6.686      ;
; 18.266 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.658      ;
; 18.301 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.620      ;
; 18.316 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.608      ;
; 18.322 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.599      ;
; 18.326 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.597      ;
; 18.328 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.044     ; 6.630      ;
; 18.328 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.044     ; 6.630      ;
; 18.347 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.576      ;
; 18.350 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.576      ;
; 18.358 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.566      ;
; 18.381 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.543      ;
; 18.391 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.533      ;
; 18.438 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.483      ;
; 18.463 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.460      ;
; 18.545 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.381      ;
; 18.554 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.367      ;
; 18.565 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 6.356      ;
; 18.579 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.344      ;
; 18.582 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.370      ;
; 18.582 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.370      ;
; 18.590 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.079     ; 6.333      ;
; 18.632 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.292      ;
; 18.653 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 6.271      ;
; 18.654 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.061     ; 6.287      ;
; 18.654 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.061     ; 6.287      ;
; 18.666 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.048     ; 6.288      ;
; 18.666 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.048     ; 6.288      ;
; 18.697 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.255      ;
; 18.697 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.255      ;
; 18.707 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.245      ;
; 18.707 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.050     ; 6.245      ;
; 18.715 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 6.205      ;
; 18.715 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 6.205      ;
; 18.761 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 6.158      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.379 ; bufferedUART:UART|rxInPointer[3]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.026      ;
; 0.383 ; UK101keyboard:u9|keys[1][3]                   ; UK101keyboard:u9|keys[1][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[4][3]                   ; UK101keyboard:u9|keys[4][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[7][3]                   ; UK101keyboard:u9|keys[7][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[6][3]                   ; UK101keyboard:u9|keys[6][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[4][4]                   ; UK101keyboard:u9|keys[4][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[1][7]                   ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[2][7]                   ; UK101keyboard:u9|keys[2][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[3][7]                   ; UK101keyboard:u9|keys[3][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[4][5]                   ; UK101keyboard:u9|keys[4][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[4][6]                   ; UK101keyboard:u9|keys[4][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[5][6]                   ; UK101keyboard:u9|keys[5][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UK101keyboard:u9|keys[0][2]                   ; UK101keyboard:u9|keys[0][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.389 ; R9b:u3c|rambit1datain[1]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.048      ;
; 0.389 ; R9:u3b|rambit2datain[1]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.047      ;
; 0.390 ; R9:u3b|rambit1datain[8]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.048      ;
; 0.391 ; R9:u3b|rambit3datain[6]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.045      ;
; 0.392 ; R9:u3b|rambit2datain[3]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.050      ;
; 0.394 ; R9:u3b|rambit1datain[0]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.052      ;
; 0.395 ; R9:u3b|rambit1datain[3]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.053      ;
; 0.396 ; bufferedUART:UART|rxInPointer[2]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.043      ;
; 0.399 ; R9:u3b|rambit3datain[7]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.053      ;
; 0.400 ; R9b:u3c|rambit1datain[5]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.059      ;
; 0.400 ; R9:u3b|rambit2datain[8]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.058      ;
; 0.401 ; R9:u3b|rambit3datain[4]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; R9:u3b|rambit3datain[5]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                   ; UK101keyboard:u9|keys[5][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][7]                   ; UK101keyboard:u9|keys[6][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                   ; UK101keyboard:u9|keys[7][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][6]                   ; UK101keyboard:u9|keys[1][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                   ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; R9b:u3c|rambit1datain[2]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.060      ;
; 0.401 ; R9b:u3c|rambit1datain[4]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.429      ; 1.060      ;
; 0.401 ; UK101keyboard:u9|keys[2][2]                   ; UK101keyboard:u9|keys[2][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[0]               ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[3]               ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[1]               ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[2]               ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txByteSent                  ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered                 ; bufferedUART:UART|rxdFiltered                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|parity          ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[2]               ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[1]               ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                   ; UK101keyboard:u9|keys[5][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][3]                   ; UK101keyboard:u9|keys[3][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][3]                   ; UK101keyboard:u9|keys[2][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                   ; UK101keyboard:u9|keys[2][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                   ; UK101keyboard:u9|keys[3][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][4]                   ; UK101keyboard:u9|keys[1][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][4]                   ; UK101keyboard:u9|keys[6][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                   ; UK101keyboard:u9|keys[7][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                   ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                   ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                   ; UK101keyboard:u9|keys[7][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                   ; UK101keyboard:u9|keys[2][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                   ; UK101keyboard:u9|keys[3][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                   ; UK101keyboard:u9|keys[1][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][5]                   ; UK101keyboard:u9|keys[7][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                   ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                   ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][6]                   ; UK101keyboard:u9|keys[6][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][6]                   ; UK101keyboard:u9|keys[2][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][6]                   ; UK101keyboard:u9|keys[3][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                   ; UK101keyboard:u9|keys[0][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][1]                   ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][1]                   ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                   ; UK101keyboard:u9|keys[3][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                   ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][1]                   ; UK101keyboard:u9|keys[7][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][1]                   ; UK101keyboard:u9|keys[6][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                   ; UK101keyboard:u9|keys[6][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                   ; UK101keyboard:u9|keys[7][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                   ; UK101keyboard:u9|keys[4][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                   ; UK101keyboard:u9|keys[3][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][2]                   ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|release                      ; UK101keyboard:u9|release                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; R9:u3b|rambit6datain[7]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.057      ;
; 0.407 ; R9:u3b|rambit4datain[0]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.067      ;
; 0.410 ; R9:u3b|rambit2datain[0]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.068      ;
; 0.411 ; bufferedUART:UART|rxInPointer[0]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 1.058      ;
; 0.415 ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0] ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; serialClkCount[1]                             ; serialClkCount[1]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; bufferedUART:UART|rxBitCount[0]               ; bufferedUART:UART|rxBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; R9:u3b|rambit4datain[8]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.077      ;
; 0.424 ; R9:u3b|rambit1datain[1]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.082      ;
; 0.434 ; R9:u3b|rambit4datain[3]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.094      ;
; 0.447 ; R9:u3b|rambit4datain[1]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.107      ;
; 0.450 ; R9:u3b|rambit0datain[3]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.433      ; 1.113      ;
; 0.453 ; R9:u3b|rambit0datain[8]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.433      ; 1.116      ;
; 0.458 ; R9b:u3c|rambit3datain[2]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.128      ;
; 0.458 ; R9:u3b|rambit0datain[1]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.433      ; 1.121      ;
; 0.469 ; R9b:u3c|rambit3datain[4]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.139      ;
; 0.469 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]     ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; R9:u3b|rambit3datain[2]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.128      ;
; 0.470 ; R9:u3b|rambit6datain[1]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.126      ;
; 0.472 ; R9:u3b|rambit6datain[6]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.128      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X1vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.416 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.468 ; vga_Insignia_Monitor:u6|Y0vp1_d1[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; vga_Insignia_Monitor:u6|Y0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.471 ; vga_Insignia_Monitor:u6|Y0vp1_d1[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.478 ; vga_Insignia_Monitor:u6|X0vp1_d2[10] ; vga_Insignia_Monitor:u6|X0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.490 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; vga_Insignia_Monitor:u6|Y0vp1[13]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.760      ;
; 0.495 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.763      ;
; 0.496 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.764      ;
; 0.502 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.770      ;
; 0.503 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.771      ;
; 0.617 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; vga_Insignia_Monitor:u6|X0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.887      ;
; 0.623 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]  ; vga_Insignia_Monitor:u6|X0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.892      ;
; 0.624 ; vga_Insignia_Monitor:u6|X0vp1_d2[12] ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.893      ;
; 0.641 ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; vga_Insignia_Monitor:u6|Y0vp1_d4[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.910      ;
; 0.644 ; vga_Insignia_Monitor:u6|Y0vp1_d1[10] ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.913      ;
; 0.646 ; vga_Insignia_Monitor:u6|Y0vp1_d3[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; vga_Insignia_Monitor:u6|X0vp1_d1[13] ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; vga_Insignia_Monitor:u6|X0vp1_d3[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.916      ;
; 0.647 ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; vga_Insignia_Monitor:u6|X0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.649 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]  ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.918      ;
; 0.664 ; vga_Insignia_Monitor:u6|Y1vp1[5]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.933      ;
; 0.669 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.938      ;
; 0.685 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.953      ;
; 0.687 ; vga_Insignia_Monitor:u6|Y1vp1[3]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.956      ;
; 0.703 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[14]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.972      ;
; 0.707 ; vga_Insignia_Monitor:u6|vcount[8]    ; vga_Insignia_Monitor:u6|vcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_Insignia_Monitor:u6|vcount[7]    ; vga_Insignia_Monitor:u6|vcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_Insignia_Monitor:u6|hcount[9]    ; vga_Insignia_Monitor:u6|hcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_Insignia_Monitor:u6|hcount[3]    ; vga_Insignia_Monitor:u6|hcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vga_Insignia_Monitor:u6|hcount[1]    ; vga_Insignia_Monitor:u6|hcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; vga_Insignia_Monitor:u6|hcount[8]    ; vga_Insignia_Monitor:u6|hcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_Insignia_Monitor:u6|hcount[2]    ; vga_Insignia_Monitor:u6|hcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.714 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.983      ;
; 0.716 ; vga_Insignia_Monitor:u6|vcount[1]    ; vga_Insignia_Monitor:u6|vcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.724 ; vga_Insignia_Monitor:u6|hcount[4]    ; vga_Insignia_Monitor:u6|hcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.733 ; vga_Insignia_Monitor:u6|hcount[0]    ; vga_Insignia_Monitor:u6|hcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.735 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.795 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.063      ;
; 0.822 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.091      ;
; 0.826 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.099      ;
; 0.832 ; vga_Insignia_Monitor:u6|Y0vp1_d1[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.100      ;
; 0.834 ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; vga_Insignia_Monitor:u6|X0vp1_d4[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.102      ;
; 0.835 ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; vga_Insignia_Monitor:u6|X0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.103      ;
; 0.837 ; vga_Insignia_Monitor:u6|Y0vp1_d3[13] ; vga_Insignia_Monitor:u6|Y0vp1_d4[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.106      ;
; 0.838 ; vga_Insignia_Monitor:u6|Y0vp1_d1[14] ; vga_Insignia_Monitor:u6|Y0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.107      ;
; 0.839 ; vga_Insignia_Monitor:u6|Y1vp1[6]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.103      ;
; 0.840 ; vga_Insignia_Monitor:u6|Y0vp1_d1[2]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.109      ;
; 0.843 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[10]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.112      ;
; 0.844 ; vga_Insignia_Monitor:u6|X0vp1_d3[15] ; vga_Insignia_Monitor:u6|X0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.112      ;
; 0.844 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.113      ;
; 0.845 ; vga_Insignia_Monitor:u6|X0vp1_d1[7]  ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.117      ;
; 0.848 ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; vga_Insignia_Monitor:u6|X0vp1_d4[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.117      ;
; 0.849 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.118      ;
; 0.850 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]  ; vga_Insignia_Monitor:u6|X0vp1_d3[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.119      ;
; 0.850 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[15]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.119      ;
; 0.851 ; vga_Insignia_Monitor:u6|X0vp1_d1[14] ; vga_Insignia_Monitor:u6|X0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.121      ;
; 0.854 ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.122      ;
; 0.854 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.123      ;
; 0.855 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]  ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.123      ;
; 0.855 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.124      ;
; 0.856 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[9]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.125      ;
; 0.857 ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.125      ;
; 0.857 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[13]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.126      ;
; 0.858 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.127      ;
; 0.859 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[11]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.128      ;
; 0.863 ; vga_Insignia_Monitor:u6|X0vp1[13]    ; vga_Insignia_Monitor:u6|dispAddr[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.133      ;
; 0.865 ; vga_Insignia_Monitor:u6|X0vp1_d2[11] ; vga_Insignia_Monitor:u6|X0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.135      ;
; 0.867 ; vga_Insignia_Monitor:u6|Y0vp1_d1[12] ; vga_Insignia_Monitor:u6|Y0vp1_d2[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.139      ;
; 0.868 ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.137      ;
; 0.868 ; vga_Insignia_Monitor:u6|X0vp1[14]    ; vga_Insignia_Monitor:u6|dispAddr[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.138      ;
; 0.869 ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.141      ;
; 0.869 ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; vga_Insignia_Monitor:u6|Y0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.139      ;
; 0.869 ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.141      ;
; 0.870 ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; vga_Insignia_Monitor:u6|Y0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.139      ;
; 0.870 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|X0vp1_d1[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.139      ;
; 0.870 ; vga_Insignia_Monitor:u6|vcount[3]    ; vga_Insignia_Monitor:u6|vcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.872 ; vga_Insignia_Monitor:u6|Y0vp1_d3[12] ; vga_Insignia_Monitor:u6|Y0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.141      ;
; 0.877 ; vga_Insignia_Monitor:u6|Y0vp1_d3[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.146      ;
; 0.889 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|dispAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.159      ;
; 0.893 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.161      ;
; 0.901 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|X0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.171      ;
; 0.903 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|dispAddr[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.173      ;
; 0.904 ; vga_Insignia_Monitor:u6|X0vp1[12]    ; vga_Insignia_Monitor:u6|dispAddr[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.174      ;
; 0.906 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|charAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.173      ;
; 0.907 ; vga_Insignia_Monitor:u6|Y0vp1[15]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.187      ;
; 0.909 ; vga_Insignia_Monitor:u6|Y0vp1[9]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.189      ;
; 0.912 ; vga_Insignia_Monitor:u6|X0vp1[10]    ; vga_Insignia_Monitor:u6|dispAddr[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.182      ;
; 0.924 ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.195      ;
; 0.933 ; vga_Insignia_Monitor:u6|X0vp1_d1[11] ; vga_Insignia_Monitor:u6|X0vp1_d2[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.183      ;
; 0.936 ; vga_Insignia_Monitor:u6|Y0vp1_d2[11] ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.207      ;
; 0.940 ; vga_Insignia_Monitor:u6|Y0vp1_d2[5]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.212      ;
; 0.950 ; vga_Insignia_Monitor:u6|Y0vp1_d2[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.221      ;
; 0.952 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.220      ;
; 0.955 ; vga_Insignia_Monitor:u6|X0vp1[8]     ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.222      ;
; 0.955 ; vga_Insignia_Monitor:u6|Y1vp1[7]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.240      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpuClock'                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.684      ;
; 0.667 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.934      ;
; 0.754 ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.450      ; 3.399      ;
; 0.761 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.547      ; 3.503      ;
; 0.777 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.131      ; 2.623      ;
; 0.805 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.346      ; 1.381      ;
; 0.883 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.050      ; 1.128      ;
; 0.908 ; T65:u1|PC[13]                      ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.450      ; 3.553      ;
; 0.919 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.144      ; 2.778      ;
; 0.926 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.133      ; 2.774      ;
; 0.941 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.830      ; 3.966      ;
; 0.957 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.414      ; 3.086      ;
; 0.976 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.540      ; 3.711      ;
; 0.976 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.540      ; 3.711      ;
; 0.976 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.540      ; 3.711      ;
; 1.017 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.128      ; 2.860      ;
; 1.020 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.050      ; 1.265      ;
; 1.023 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.160      ; 2.898      ;
; 1.045 ; T65:u1|BAL[7]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.962      ; 2.202      ;
; 1.086 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 1.354      ;
; 1.094 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.361      ;
; 1.095 ; T65:u1|PC[14]                      ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.870      ; 4.160      ;
; 1.097 ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 1.365      ;
; 1.099 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.427      ; 3.241      ;
; 1.100 ; T65:u1|BAL[1]                      ; T65:u1|BAL[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.049      ; 1.344      ;
; 1.104 ; T65:u1|BAH[4]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.047      ; 1.346      ;
; 1.106 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.416      ; 3.237      ;
; 1.110 ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.349      ;
; 1.115 ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.354      ;
; 1.125 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.067      ; 1.387      ;
; 1.127 ; T65:u1|P[2]                        ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.394      ;
; 1.133 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.398      ;
; 1.139 ; T65:u1|BAH[7]                      ; T65:u1|BAH[7]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.048      ; 1.382      ;
; 1.156 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.823      ; 4.174      ;
; 1.156 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.823      ; 4.174      ;
; 1.156 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 2.823      ; 4.174      ;
; 1.184 ; T65:u1|MCycle[2]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.920      ; 2.299      ;
; 1.192 ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 2.469      ; 3.661      ;
; 1.196 ; T65:u1|BAL[4]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.964      ; 2.355      ;
; 1.197 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.411      ; 3.323      ;
; 1.203 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.443      ; 3.361      ;
; 1.220 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.485      ;
; 1.230 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.346      ; 1.806      ;
; 1.233 ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.920      ; 2.348      ;
; 1.239 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.011      ; 2.445      ;
; 1.239 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.145      ; 3.099      ;
; 1.239 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.145      ; 3.099      ;
; 1.239 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.145      ; 3.099      ;
; 1.244 ; T65:u1|BAL[1]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.962      ; 2.401      ;
; 1.259 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[0]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.931      ; 2.385      ;
; 1.261 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.050      ; 1.506      ;
; 1.279 ; T65:u1|IR[5]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.552      ;
; 1.279 ; T65:u1|IR[5]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.552      ;
; 1.280 ; T65:u1|BusA_r[1]                   ; T65:u1|Y[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.553      ;
; 1.301 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.066      ; 1.562      ;
; 1.307 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 1.575      ;
; 1.334 ; T65:u1|BAL[2]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.964      ; 2.493      ;
; 1.340 ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.047      ; 1.582      ;
; 1.341 ; T65:u1|PC[10]                      ; kbRowSel[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 2.593      ; 3.934      ;
; 1.345 ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.047      ; 1.587      ;
; 1.359 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.346      ; 1.935      ;
; 1.364 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.346      ; 1.940      ;
; 1.367 ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.640      ;
; 1.368 ; T65:u1|IR[2]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 0.930      ; 2.493      ;
; 1.374 ; T65:u1|MCycle[2]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.934      ; 2.503      ;
; 1.377 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.346      ; 1.953      ;
; 1.379 ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.618      ;
; 1.382 ; T65:u1|IR[6]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.655      ;
; 1.389 ; T65:u1|IR[6]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.662      ;
; 1.400 ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.639      ;
; 1.414 ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 0.930      ; 2.539      ;
; 1.417 ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.073      ; 1.685      ;
; 1.419 ; T65:u1|BAH[3]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.047      ; 1.661      ;
; 1.419 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.428      ; 3.562      ;
; 1.419 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.428      ; 3.562      ;
; 1.419 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 2.428      ; 3.562      ;
; 1.441 ; T65:u1|BAL[5]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.964      ; 2.600      ;
; 1.449 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.067      ; 1.711      ;
; 1.451 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.067      ; 1.713      ;
; 1.461 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.728      ;
; 1.466 ; T65:u1|S[2]                        ; T65:u1|S[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.705      ;
; 1.466 ; T65:u1|IR[0]                       ; T65:u1|ALU_Op_r[2]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.932      ; 2.593      ;
; 1.473 ; T65:u1|S[6]                        ; T65:u1|S[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 1.712      ;
; 1.474 ; T65:u1|MCycle[0]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.934      ; 2.603      ;
; 1.476 ; T65:u1|BAH[1]                      ; T65:u1|BAH[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.047      ; 1.718      ;
; 1.479 ; T65:u1|IR[7]                       ; T65:u1|ALU_Op_r[2]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.755      ;
; 1.480 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[1]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.944      ; 2.619      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cpuClock'                                                                                                                                           ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.977      ;
; -2.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.801      ;
; -2.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.801      ;
; -2.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.801      ;
; -2.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.801      ;
; -2.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.801      ;
; -2.376 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 2.997      ; 5.795      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.050 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.866      ;
; 14.050 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.866      ;
; 14.050 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.866      ;
; 14.050 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.866      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 14.127 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.795      ;
; 16.129 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.793      ;
; 16.129 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.793      ;
; 16.129 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.793      ;
; 16.129 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.793      ;
; 16.129 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.793      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.332 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.591      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.584 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.338      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
; 17.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.305      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cpuClock'                                                                                                                                           ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.534      ; 4.964      ;
; 1.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.533      ; 4.969      ;
; 1.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.533      ; 4.969      ;
; 1.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.533      ; 4.969      ;
; 1.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.533      ; 4.969      ;
; 1.671 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.533      ; 4.969      ;
; 1.781 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 3.534      ; 5.080      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.118      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 1.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.124      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.048 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.318      ;
; 2.977 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.247      ;
; 2.977 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.247      ;
; 2.977 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.247      ;
; 2.977 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.247      ;
; 2.977 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.247      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.694 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.964      ;
; 4.846 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 5.109      ;
; 4.846 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 5.109      ;
; 4.846 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 5.109      ;
; 4.846 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 5.109      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -6.938 ; -641.280      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -3.711 ; -723.718      ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 3.427  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.132 ; 0.000         ;
; cpuClock                                        ; 0.185 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -0.872 ; -5.750        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.015 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; cpuClock                                        ; 0.845 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.872 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; cpuClock                                        ; -1.000 ; -146.000      ;
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.732  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 12.295 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpuClock'                                                                          ;
+--------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------+--------------+-------------+--------------+------------+------------+
; -6.938 ; T65:u1|IR[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.865      ;
; -6.936 ; T65:u1|IR[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.863      ;
; -6.932 ; T65:u1|IR[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.859      ;
; -6.899 ; T65:u1|IR[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.819      ;
; -6.897 ; T65:u1|IR[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.817      ;
; -6.893 ; T65:u1|IR[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.813      ;
; -6.883 ; T65:u1|IR[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.803      ;
; -6.882 ; T65:u1|MCycle[2] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.807      ;
; -6.881 ; T65:u1|IR[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.801      ;
; -6.877 ; T65:u1|IR[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.797      ;
; -6.872 ; T65:u1|IR[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.799      ;
; -6.870 ; T65:u1|IR[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.797      ;
; -6.866 ; T65:u1|IR[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.793      ;
; -6.843 ; T65:u1|MCycle[2] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.761      ;
; -6.827 ; T65:u1|MCycle[2] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.745      ;
; -6.816 ; T65:u1|MCycle[2] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.741      ;
; -6.782 ; T65:u1|MCycle[0] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.707      ;
; -6.750 ; T65:u1|DL[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.702      ;
; -6.743 ; T65:u1|MCycle[0] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.661      ;
; -6.742 ; T65:u1|IR[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.669      ;
; -6.739 ; T65:u1|MCycle[1] ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.664      ;
; -6.732 ; T65:u1|IR[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.659      ;
; -6.730 ; T65:u1|IR[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.657      ;
; -6.727 ; T65:u1|MCycle[0] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.645      ;
; -6.726 ; T65:u1|IR[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.653      ;
; -6.716 ; T65:u1|MCycle[0] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.641      ;
; -6.712 ; T65:u1|DL[0]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.664      ;
; -6.703 ; T65:u1|IR[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.623      ;
; -6.700 ; T65:u1|MCycle[1] ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.618      ;
; -6.700 ; T65:u1|DL[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.656      ;
; -6.687 ; T65:u1|IR[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.607      ;
; -6.684 ; T65:u1|MCycle[1] ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.602      ;
; -6.684 ; T65:u1|DL[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.640      ;
; -6.684 ; T65:u1|DL[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.636      ;
; -6.677 ; T65:u1|DL[3]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.606      ;
; -6.676 ; T65:u1|MCycle[2] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.601      ;
; -6.676 ; T65:u1|IR[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.603      ;
; -6.673 ; T65:u1|MCycle[1] ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.598      ;
; -6.662 ; T65:u1|DL[0]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.618      ;
; -6.646 ; T65:u1|DL[0]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.602      ;
; -6.646 ; T65:u1|DL[0]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.598      ;
; -6.636 ; T65:u1|IR[1]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.556      ;
; -6.634 ; T65:u1|IR[2]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.554      ;
; -6.630 ; T65:u1|IR[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.550      ;
; -6.627 ; T65:u1|DL[3]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.560      ;
; -6.611 ; T65:u1|DL[3]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.544      ;
; -6.611 ; T65:u1|DL[3]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.540      ;
; -6.587 ; T65:u1|DL[5]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.516      ;
; -6.586 ; T65:u1|DL[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.515      ;
; -6.580 ; T65:u1|MCycle[2] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.498      ;
; -6.576 ; T65:u1|MCycle[0] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.501      ;
; -6.574 ; T65:u1|DL[2]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.526      ;
; -6.572 ; T65:u1|IR[4]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.499      ;
; -6.544 ; T65:u1|DL[1]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.496      ;
; -6.537 ; T65:u1|DL[5]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.470      ;
; -6.536 ; T65:u1|IR[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.463      ;
; -6.536 ; T65:u1|DL[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.469      ;
; -6.533 ; T65:u1|MCycle[1] ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.062     ; 7.458      ;
; -6.533 ; T65:u1|IR[4]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.453      ;
; -6.524 ; T65:u1|DL[2]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.480      ;
; -6.521 ; T65:u1|DL[5]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.454      ;
; -6.521 ; T65:u1|DL[5]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.450      ;
; -6.520 ; T65:u1|DL[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.453      ;
; -6.520 ; T65:u1|DL[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.449      ;
; -6.517 ; T65:u1|IR[4]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.437      ;
; -6.515 ; T65:u1|PC[1]     ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.103      ; 7.605      ;
; -6.508 ; T65:u1|DL[2]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.464      ;
; -6.508 ; T65:u1|DL[2]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.460      ;
; -6.506 ; T65:u1|IR[4]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.433      ;
; -6.506 ; T65:u1|DL[0]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.458      ;
; -6.488 ; T65:u1|IR[1]     ; T65:u1|AD[2]  ; cpuClock     ; cpuClock    ; 1.000        ; -0.068     ; 7.407      ;
; -6.486 ; T65:u1|IR[2]     ; T65:u1|AD[2]  ; cpuClock     ; cpuClock    ; 1.000        ; -0.068     ; 7.405      ;
; -6.483 ; T65:u1|IR[1]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -0.515     ; 6.955      ;
; -6.482 ; T65:u1|IR[0]     ; T65:u1|AD[2]  ; cpuClock     ; cpuClock    ; 1.000        ; -0.068     ; 7.401      ;
; -6.481 ; T65:u1|IR[2]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -0.515     ; 6.953      ;
; -6.480 ; T65:u1|MCycle[0] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.398      ;
; -6.477 ; T65:u1|IR[0]     ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -0.515     ; 6.949      ;
; -6.471 ; T65:u1|DL[3]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.400      ;
; -6.470 ; T65:u1|PC[1]     ; T65:u1|BAL[5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.102      ; 7.559      ;
; -6.454 ; T65:u1|PC[1]     ; T65:u1|BAL[4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.102      ; 7.543      ;
; -6.449 ; T65:u1|PC[1]     ; T65:u1|BAL[7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.103      ; 7.539      ;
; -6.446 ; T65:u1|IR[1]     ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.397     ; 7.036      ;
; -6.444 ; T65:u1|IR[2]     ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.397     ; 7.034      ;
; -6.440 ; T65:u1|IR[3]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.067     ; 7.360      ;
; -6.440 ; T65:u1|IR[0]     ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.397     ; 7.030      ;
; -6.437 ; T65:u1|MCycle[1] ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.069     ; 7.355      ;
; -6.436 ; T65:u1|DL[1]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.392      ;
; -6.432 ; T65:u1|MCycle[2] ; T65:u1|AD[2]  ; cpuClock     ; cpuClock    ; 1.000        ; -0.070     ; 7.349      ;
; -6.427 ; T65:u1|MCycle[2] ; T65:u1|PC[14] ; cpuClock     ; cpuClock    ; 1.000        ; -0.517     ; 6.897      ;
; -6.415 ; T65:u1|IR[1]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 7.790      ;
; -6.413 ; T65:u1|IR[2]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 7.788      ;
; -6.409 ; T65:u1|IR[0]     ; T65:u1|BAL[8] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 7.784      ;
; -6.398 ; T65:u1|DL[0]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.031     ; 7.354      ;
; -6.390 ; T65:u1|MCycle[2] ; T65:u1|PC[10] ; cpuClock     ; cpuClock    ; 1.000        ; -0.399     ; 6.978      ;
; -6.381 ; T65:u1|DL[5]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.310      ;
; -6.380 ; T65:u1|DL[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.058     ; 7.309      ;
; -6.368 ; T65:u1|DL[2]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.035     ; 7.320      ;
; -6.368 ; T65:u1|S[0]      ; T65:u1|BAL[6] ; cpuClock     ; cpuClock    ; 1.000        ; -0.536     ; 6.819      ;
; -6.366 ; T65:u1|IR[4]     ; T65:u1|BAL[3] ; cpuClock     ; cpuClock    ; 1.000        ; -0.060     ; 7.293      ;
; -6.363 ; T65:u1|DL[3]     ; T65:u1|BAL[2] ; cpuClock     ; cpuClock    ; 1.000        ; -0.054     ; 7.296      ;
+--------+------------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -3.711 ; T65:u1|IR[1]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.262     ; 3.386      ;
; -3.710 ; T65:u1|Write_Data_r[0] ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.544     ; 3.125      ;
; -3.709 ; T65:u1|IR[2]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.262     ; 3.384      ;
; -3.705 ; T65:u1|IR[0]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.262     ; 3.380      ;
; -3.693 ; T65:u1|Write_Data_r[0] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.543     ; 3.109      ;
; -3.674 ; T65:u1|S[0]            ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.876      ;
; -3.673 ; T65:u1|S[0]            ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.875      ;
; -3.672 ; T65:u1|S[0]            ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.874      ;
; -3.658 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.862      ;
; -3.655 ; T65:u1|MCycle[2]       ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.264     ; 3.328      ;
; -3.639 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.847      ;
; -3.638 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.846      ;
; -3.637 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.845      ;
; -3.637 ; T65:u1|P[4]            ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.732     ; 2.842      ;
; -3.636 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.844      ;
; -3.615 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.819      ;
; -3.608 ; T65:u1|PC[4]           ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.098     ; 3.447      ;
; -3.594 ; T65:u1|DL[1]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.231     ; 3.300      ;
; -3.585 ; T65:u1|PC[3]           ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.909     ; 3.635      ;
; -3.579 ; T65:u1|DL[3]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.254     ; 3.262      ;
; -3.568 ; T65:u1|PC[3]           ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.908     ; 3.619      ;
; -3.567 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.728     ; 2.776      ;
; -3.565 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.728     ; 2.774      ;
; -3.564 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.728     ; 2.773      ;
; -3.563 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit3datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.728     ; 2.772      ;
; -3.561 ; T65:u1|P[1]            ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.734     ; 2.764      ;
; -3.556 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.760      ;
; -3.556 ; T65:u1|DL[0]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.231     ; 3.262      ;
; -3.555 ; T65:u1|MCycle[0]       ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.264     ; 3.228      ;
; -3.552 ; T65:u1|P[4]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.543     ; 2.968      ;
; -3.547 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit2datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.749      ;
; -3.547 ; T65:u1|S[0]            ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.728     ; 2.756      ;
; -3.547 ; T65:u1|S[4]            ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.105     ; 3.379      ;
; -3.541 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.743      ;
; -3.540 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.742      ;
; -3.539 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.741      ;
; -3.534 ; T65:u1|S[0]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.544     ; 2.949      ;
; -3.529 ; T65:u1|Write_Data_r[0] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.543     ; 2.945      ;
; -3.523 ; T65:u1|PC[4]           ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.909     ; 3.573      ;
; -3.519 ; T65:u1|Write_Data_r[1] ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.544     ; 2.934      ;
; -3.515 ; T65:u1|IR[3]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.262     ; 3.190      ;
; -3.514 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.094     ; 3.357      ;
; -3.513 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.094     ; 3.356      ;
; -3.512 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit1datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.716      ;
; -3.512 ; T65:u1|MCycle[1]       ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.264     ; 3.185      ;
; -3.512 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.094     ; 3.355      ;
; -3.511 ; T65:u1|P[4]            ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.732     ; 2.716      ;
; -3.511 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.094     ; 3.354      ;
; -3.510 ; T65:u1|P[4]            ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.732     ; 2.715      ;
; -3.509 ; T65:u1|P[4]            ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.732     ; 2.714      ;
; -3.502 ; T65:u1|Write_Data_r[1] ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.543     ; 2.918      ;
; -3.496 ; T65:u1|DL[1]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.057     ; 3.398      ;
; -3.495 ; T65:u1|IR[1]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.088     ; 3.366      ;
; -3.493 ; T65:u1|IR[2]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.088     ; 3.364      ;
; -3.489 ; T65:u1|DL[5]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.254     ; 3.172      ;
; -3.489 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.693      ;
; -3.489 ; T65:u1|IR[0]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.088     ; 3.360      ;
; -3.488 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit1datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.692      ;
; -3.488 ; T65:u1|DL[4]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.254     ; 3.171      ;
; -3.488 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.692      ;
; -3.487 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.689      ;
; -3.487 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.691      ;
; -3.486 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.688      ;
; -3.485 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit1datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.689      ;
; -3.485 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.687      ;
; -3.484 ; T65:u1|Write_Data_r[0] ; R9:u3b|rambit1datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.688      ;
; -3.482 ; T65:u1|PC[4]           ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.098     ; 3.321      ;
; -3.481 ; T65:u1|DL[3]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.080     ; 3.360      ;
; -3.481 ; T65:u1|PC[4]           ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.098     ; 3.320      ;
; -3.480 ; T65:u1|Y[4]            ; R9:u3b|rambit4datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.736     ; 2.681      ;
; -3.480 ; T65:u1|PC[4]           ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.098     ; 3.319      ;
; -3.476 ; T65:u1|DL[2]           ; bufferedUART:UART|func_reset                                                                                           ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.231     ; 3.182      ;
; -3.462 ; T65:u1|S[4]            ; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_datain_reg0        ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.916     ; 3.505      ;
; -3.458 ; T65:u1|DL[0]           ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.057     ; 3.360      ;
; -3.457 ; T65:u1|DL[1]           ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.055     ; 3.361      ;
; -3.457 ; T65:u1|P[4]            ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.542     ; 2.874      ;
; -3.456 ; T65:u1|IR[1]           ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.086     ; 3.329      ;
; -3.454 ; T65:u1|IR[2]           ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.086     ; 3.327      ;
; -3.452 ; T65:u1|S[0]            ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.543     ; 2.868      ;
; -3.450 ; T65:u1|IR[0]           ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.086     ; 3.323      ;
; -3.448 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit3datain[6]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.656      ;
; -3.447 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit3datain[7]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.655      ;
; -3.446 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit3datain[4]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.654      ;
; -3.445 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit3datain[5]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.729     ; 2.653      ;
; -3.442 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[0]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.093     ; 3.286      ;
; -3.442 ; T65:u1|DL[3]           ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_address_reg0  ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.078     ; 3.323      ;
; -3.440 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.093     ; 3.284      ;
; -3.439 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.093     ; 3.283      ;
; -3.439 ; T65:u1|MCycle[2]       ; R9b:u3c|rambit7:rambit7|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.090     ; 3.308      ;
; -3.438 ; T65:u1|P[0]            ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.734     ; 2.641      ;
; -3.438 ; T65:u1|PC[3]           ; R9:u3b|rambit3datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.093     ; 3.282      ;
; -3.437 ; T65:u1|P[0]            ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.734     ; 2.640      ;
; -3.436 ; T65:u1|P[0]            ; R9:u3b|rambit0datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.734     ; 2.639      ;
; -3.430 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit4datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.634      ;
; -3.430 ; T65:u1|P[2]            ; R9:u3b|rambit2datain[3]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.734     ; 2.633      ;
; -3.429 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit4datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.633      ;
; -3.428 ; T65:u1|Write_Data_r[1] ; R9:u3b|rambit4datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.733     ; 2.632      ;
; -3.426 ; T65:u1|X[0]            ; R9:u3b|rambit0datain[8]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.628      ;
; -3.425 ; T65:u1|X[0]            ; R9:u3b|rambit0datain[1]                                                                                                ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.735     ; 2.627      ;
; -3.425 ; T65:u1|PC[5]           ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_datain_reg0          ; cpuClock     ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.740     ; 3.644      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.427  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.244     ; 1.316      ;
; 3.435  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.244     ; 1.308      ;
; 3.445  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.263     ; 1.279      ;
; 3.586  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.262     ; 1.139      ;
; 3.614  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.250     ; 1.123      ;
; 3.643  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.263     ; 1.081      ;
; 3.647  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.264     ; 1.076      ;
; 3.679  ; DisplayRam2k:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.250     ; 1.058      ;
; 18.272 ; vga_Insignia_Monitor:u6|X0vp1_d4[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 6.680      ;
; 18.402 ; vga_Insignia_Monitor:u6|X0vp1_d4[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 6.550      ;
; 18.477 ; vga_Insignia_Monitor:u6|charAddr[0]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.048     ; 6.462      ;
; 18.533 ; vga_Insignia_Monitor:u6|X0vp1_d4[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 6.419      ;
; 18.631 ; vga_Insignia_Monitor:u6|charAddr[1]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.048     ; 6.308      ;
; 18.773 ; vga_Insignia_Monitor:u6|X0vp1_d4[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 6.179      ;
; 18.784 ; vga_Insignia_Monitor:u6|charAddr[5]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.049     ; 6.154      ;
; 18.945 ; vga_Insignia_Monitor:u6|charAddr[2]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.048     ; 5.994      ;
; 19.159 ; vga_Insignia_Monitor:u6|charAddr[7]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.049     ; 5.779      ;
; 19.206 ; vga_Insignia_Monitor:u6|X0vp1_d4[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 5.746      ;
; 19.249 ; vga_Insignia_Monitor:u6|charAddr[3]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 5.709      ;
; 19.267 ; vga_Insignia_Monitor:u6|charAddr[4]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.030     ; 5.690      ;
; 19.360 ; vga_Insignia_Monitor:u6|charAddr[6]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.027     ; 5.600      ;
; 19.783 ; vga_Insignia_Monitor:u6|charAddr[8]                                                   ; vga_Insignia_Monitor:u6|Pixel_Colour[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 5.176      ;
; 21.385 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.024     ; 3.578      ;
; 21.385 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.024     ; 3.578      ;
; 21.428 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.530      ;
; 21.428 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.530      ;
; 21.439 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.519      ;
; 21.439 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.519      ;
; 21.441 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.518      ;
; 21.441 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.518      ;
; 21.494 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.035     ; 3.458      ;
; 21.496 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.462      ;
; 21.496 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.462      ;
; 21.523 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.424      ;
; 21.525 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.423      ;
; 21.537 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.410      ;
; 21.560 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.399      ;
; 21.560 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.399      ;
; 21.575 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.383      ;
; 21.575 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.383      ;
; 21.605 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.038     ; 3.344      ;
; 21.605 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.342      ;
; 21.612 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.338      ;
; 21.634 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.310      ;
; 21.636 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.309      ;
; 21.639 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.319      ;
; 21.639 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.319      ;
; 21.641 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.304      ;
; 21.643 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.303      ;
; 21.644 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.304      ;
; 21.648 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.296      ;
; 21.655 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.290      ;
; 21.659 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.288      ;
; 21.700 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.258      ;
; 21.700 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.258      ;
; 21.711 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.247      ;
; 21.711 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.247      ;
; 21.716 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.228      ;
; 21.723 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.222      ;
; 21.748 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.199      ;
; 21.755 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.190      ;
; 21.762 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.184      ;
; 21.767 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.036     ; 3.184      ;
; 21.768 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.190      ;
; 21.768 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.029     ; 3.190      ;
; 21.770 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.174      ;
; 21.777 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.168      ;
; 21.795 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.152      ;
; 21.796 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.150      ;
; 21.798 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.149      ;
; 21.809 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.138      ;
; 21.810 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.136      ;
; 21.859 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.085      ;
; 21.866 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.079      ;
; 21.877 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.070      ;
; 21.878 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.068      ;
; 21.906 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.038      ;
; 21.913 ; vga_Insignia_Monitor:u6|X0vp1_d2[13]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.032      ;
; 21.915 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.046     ; 3.026      ;
; 21.915 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.046     ; 3.026      ;
; 21.917 ; vga_Insignia_Monitor:u6|X0vp1_d2[11]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 3.030      ;
; 21.920 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 3.024      ;
; 21.927 ; vga_Insignia_Monitor:u6|X0vp1_d2[12]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 3.018      ;
; 21.932 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]                                                   ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 3.014      ;
; 21.955 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.017     ; 3.015      ;
; 21.955 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.017     ; 3.015      ;
; 21.984 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.022     ; 2.981      ;
; 21.984 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.022     ; 2.981      ;
; 21.986 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.021     ; 2.980      ;
; 21.986 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.021     ; 2.980      ;
; 21.988 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[6]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 2.956      ;
; 21.995 ; vga_Insignia_Monitor:u6|X0vp1_d2[14]                                                  ; vga_Insignia_Monitor:u6|charAddr[8]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.042     ; 2.950      ;
; 21.998 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[7]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.022     ; 2.967      ;
; 21.998 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]                                                   ; vga_Insignia_Monitor:u6|charAddr[5]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.022     ; 2.967      ;
; 22.002 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 2.953      ;
; 22.002 ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 2.953      ;
; 22.021 ; vga_Insignia_Monitor:u6|X0vp1_d2[10]                                                  ; vga_Insignia_Monitor:u6|charAddr[3]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 2.925      ;
; 22.031 ; vga_Insignia_Monitor:u6|Y0vp1_d2[2]                                                   ; vga_Insignia_Monitor:u6|charAddr[10]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 2.913      ;
; 22.031 ; vga_Insignia_Monitor:u6|Y0vp1_d2[2]                                                   ; vga_Insignia_Monitor:u6|charAddr[9]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.043     ; 2.913      ;
; 22.040 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]                                                   ; vga_Insignia_Monitor:u6|charAddr[4]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 2.890      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.132 ; bufferedUART:UART|rxInPointer[3]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.454      ;
; 0.138 ; R9b:u3c|rambit1datain[1]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; R9:u3b|rambit1datain[8]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; bufferedUART:UART|rxInPointer[2]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.462      ;
; 0.140 ; R9:u3b|rambit2datain[3]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.469      ;
; 0.142 ; R9:u3b|rambit3datain[4]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; R9:u3b|rambit1datain[0]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; R9:u3b|rambit1datain[3]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; R9:u3b|rambit2datain[8]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; R9:u3b|rambit3datain[6]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; R9:u3b|rambit4datain[0]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; R9:u3b|rambit4datain[8]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; R9:u3b|rambit3datain[7]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; R9b:u3c|rambit1datain[4]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; R9:u3b|rambit2datain[1]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; bufferedUART:UART|rxInPointer[0]              ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.469      ;
; 0.147 ; R9:u3b|rambit3datain[5]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; R9b:u3c|rambit1datain[2]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.475      ;
; 0.149 ; R9b:u3c|rambit1datain[5]                      ; R9b:u3c|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; R9:u3b|rambit4datain[3]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.480      ;
; 0.152 ; R9:u3b|rambit6datain[7]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; R9:u3b|rambit2datain[0]                       ; R9:u3b|rambit2:rambit2|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.482      ;
; 0.156 ; R9:u3b|rambit4datain[1]                       ; R9:u3b|rambit4:rambit4|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; R9:u3b|rambit1datain[1]                       ; R9:u3b|rambit1:rambit1|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.485      ;
; 0.163 ; R9:u3b|rambit0datain[3]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.496      ;
; 0.167 ; R9:u3b|rambit0datain[1]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.500      ;
; 0.169 ; R9b:u3c|rambit3datain[2]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.503      ;
; 0.170 ; R9:u3b|rambit0datain[8]                       ; R9:u3b|rambit0:rambit0|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.503      ;
; 0.175 ; R9b:u3c|rambit3datain[4]                      ; R9b:u3c|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.509      ;
; 0.176 ; R9:u3b|rambit3datain[2]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.503      ;
; 0.176 ; R9:u3b|rambit6datain[1]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.502      ;
; 0.178 ; R9:u3b|rambit3datain[0]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.506      ;
; 0.178 ; R9:u3b|rambit3datain[3]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.506      ;
; 0.179 ; UK101keyboard:u9|keys[1][3]                   ; UK101keyboard:u9|keys[1][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[4][3]                   ; UK101keyboard:u9|keys[4][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[7][3]                   ; UK101keyboard:u9|keys[7][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[6][3]                   ; UK101keyboard:u9|keys[6][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[4][4]                   ; UK101keyboard:u9|keys[4][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[1][7]                   ; UK101keyboard:u9|keys[1][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[2][7]                   ; UK101keyboard:u9|keys[2][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[3][7]                   ; UK101keyboard:u9|keys[3][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[4][5]                   ; UK101keyboard:u9|keys[4][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[4][6]                   ; UK101keyboard:u9|keys[4][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[5][6]                   ; UK101keyboard:u9|keys[5][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UK101keyboard:u9|keys[0][2]                   ; UK101keyboard:u9|keys[0][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; R9:u3b|rambit3datain[8]                       ; R9:u3b|rambit3:rambit3|altsyncram:altsyncram_component|altsyncram_k1q3:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.508      ;
; 0.181 ; R9:u3b|rambit6datain[6]                       ; R9:u3b|rambit6:rambit6|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.507      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|parity          ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]    ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][3]                   ; UK101keyboard:u9|keys[3][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][3]                   ; UK101keyboard:u9|keys[2][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][4]                   ; UK101keyboard:u9|keys[2][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][4]                   ; UK101keyboard:u9|keys[3][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][4]                   ; UK101keyboard:u9|keys[1][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][4]                   ; UK101keyboard:u9|keys[6][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][5]                   ; UK101keyboard:u9|keys[2][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][5]                   ; UK101keyboard:u9|keys[3][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][5]                   ; UK101keyboard:u9|keys[1][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][6]                   ; UK101keyboard:u9|keys[2][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][6]                   ; UK101keyboard:u9|keys[3][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][1]                   ; UK101keyboard:u9|keys[0][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][1]                   ; UK101keyboard:u9|keys[1][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][2]                   ; UK101keyboard:u9|keys[7][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][2]                   ; UK101keyboard:u9|keys[3][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxdFiltered                 ; bufferedUART:UART|rxdFiltered                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]               ; bufferedUART:UART|rxBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]               ; bufferedUART:UART|rxBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                   ; UK101keyboard:u9|keys[5][3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                   ; UK101keyboard:u9|keys[7][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                   ; UK101keyboard:u9|keys[5][4]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                   ; UK101keyboard:u9|keys[5][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                   ; UK101keyboard:u9|keys[4][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                   ; UK101keyboard:u9|keys[7][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                   ; UK101keyboard:u9|keys[6][7]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                   ; UK101keyboard:u9|keys[7][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                   ; UK101keyboard:u9|keys[6][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                   ; UK101keyboard:u9|keys[5][5]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                   ; UK101keyboard:u9|keys[7][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                   ; UK101keyboard:u9|keys[6][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                   ; UK101keyboard:u9|keys[1][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                   ; UK101keyboard:u9|keys[0][6]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                   ; UK101keyboard:u9|keys[2][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                   ; UK101keyboard:u9|keys[3][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                   ; UK101keyboard:u9|keys[4][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][1]                   ; UK101keyboard:u9|keys[7][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][1]                   ; UK101keyboard:u9|keys[6][1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][2]                   ; UK101keyboard:u9|keys[6][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                   ; UK101keyboard:u9|keys[4][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                   ; UK101keyboard:u9|keys[1][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                   ; UK101keyboard:u9|keys[2][2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                      ; UK101keyboard:u9|release                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]               ; bufferedUART:UART|txBitCount[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]               ; bufferedUART:UART|txBitCount[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]               ; bufferedUART:UART|txBitCount[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]               ; bufferedUART:UART|txBitCount[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                  ; bufferedUART:UART|txByteSent                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0] ; Loadable_7S4D_LED:SevenSeg|refresh_counter[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpuClock'                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; T65:u1|P[1]                        ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:u1|RstCycle                    ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:u1|P[7]                        ; T65:u1|P[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; T65:u1|MCycle[2]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[0]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.314      ;
; 0.277 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.398      ;
; 0.307 ; T65:u1|PC[15]                      ; kbRowSel[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 1.387      ; 1.694      ;
; 0.317 ; T65:u1|PC[15]                      ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.144      ; 1.545      ;
; 0.344 ; T65:u1|BAL[7]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.527      ; 0.955      ;
; 0.345 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.179      ; 0.628      ;
; 0.386 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.196      ; 1.666      ;
; 0.394 ; T65:u1|MCycle[1]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.501      ;
; 0.394 ; T65:u1|PC[10]                      ; kbRowSel[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 1.444      ; 1.838      ;
; 0.419 ; T65:u1|BAL[4]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.528      ; 1.031      ;
; 0.447 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[1]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.554      ;
; 0.447 ; T65:u1|PC[13]                      ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.144      ; 1.675      ;
; 0.453 ; T65:u1|BAL[1]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.527      ; 1.064      ;
; 0.455 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|txByteWritten                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.308      ; 1.847      ;
; 0.464 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.190      ; 1.738      ;
; 0.464 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.190      ; 1.738      ;
; 0.464 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.190      ; 1.738      ;
; 0.470 ; T65:u1|MCycle[2]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.506      ; 1.060      ;
; 0.470 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|P[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.591      ;
; 0.475 ; T65:u1|P[3]                        ; T65:u1|P[3]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; T65:u1|PC[5]                       ; T65:u1|PC[5]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.582      ;
; 0.476 ; T65:u1|BAH[4]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; T65:u1|BAL[1]                      ; T65:u1|BAL[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.021      ; 0.582      ;
; 0.478 ; T65:u1|P[2]                        ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; T65:u1|PC[2]                       ; T65:u1|PC[2]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.587      ;
; 0.483 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[7]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.047      ; 1.135      ;
; 0.494 ; T65:u1|BAL[2]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.528      ; 1.106      ;
; 0.503 ; T65:u1|MCycle[0]                   ; T65:u1|RstCycle                                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.506      ; 1.093      ;
; 0.508 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.035      ; 0.627      ;
; 0.509 ; T65:u1|BAH[7]                      ; T65:u1|BAH[7]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.616      ;
; 0.520 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.178      ; 0.802      ;
; 0.525 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.033      ; 0.642      ;
; 0.533 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[7]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.302      ; 1.919      ;
; 0.533 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.302      ; 1.919      ;
; 0.533 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.302      ; 1.919      ;
; 0.536 ; T65:u1|BAL[5]                      ; T65:u1|BAL[8]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.528      ; 1.148      ;
; 0.543 ; T65:u1|PC[14]                      ; bufferedUART:UART|controlReg[6]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 1.319      ; 1.946      ;
; 0.545 ; T65:u1|IR[2]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 0.517      ; 1.146      ;
; 0.547 ; T65:u1|MCycle[0]                   ; T65:u1|MCycle[2]                                                                                           ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.654      ;
; 0.550 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.056      ; 1.210      ;
; 0.551 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[0]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.517      ; 1.152      ;
; 0.552 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.049      ; 1.205      ;
; 0.553 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[2]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.159      ; 1.316      ;
; 0.562 ; T65:u1|IR[5]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.690      ;
; 0.563 ; T65:u1|ALU_Op_r[2]                 ; T65:u1|Y[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.035      ; 0.682      ;
; 0.570 ; T65:u1|BusA_r[1]                   ; T65:u1|Y[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.040      ; 0.694      ;
; 0.570 ; T65:u1|IR[5]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.698      ;
; 0.576 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.179      ; 0.859      ;
; 0.579 ; T65:u1|BAH[6]                      ; T65:u1|BAH[6]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.686      ;
; 0.581 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.179      ; 0.864      ;
; 0.584 ; T65:u1|BAH[3]                      ; T65:u1|BAH[3]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.691      ;
; 0.585 ; T65:u1|MCycle[2]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.514      ; 1.183      ;
; 0.585 ; T65:u1|MCycle[0]                   ; T65:u1|X[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.514      ; 1.183      ;
; 0.586 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.038      ; 0.708      ;
; 0.596 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.179      ; 0.879      ;
; 0.600 ; T65:u1|PC[1]                       ; T65:u1|PC[1]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.706      ;
; 0.600 ; T65:u1|PC[13]                      ; kbRowSel[5]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 1.380      ; 1.980      ;
; 0.602 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.032      ; 0.718      ;
; 0.608 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.044      ; 1.256      ;
; 0.610 ; T65:u1|PC[4]                       ; T65:u1|PC[4]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.716      ;
; 0.612 ; T65:u1|Set_Addr_To_r[1]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.061      ; 1.277      ;
; 0.615 ; T65:u1|S[2]                        ; T65:u1|S[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.721      ;
; 0.615 ; T65:u1|Write_Data_r[2]             ; bufferedUART:UART|controlReg[5]                                                                            ; cpuClock     ; cpuClock    ; 0.000        ; 0.417      ; 1.116      ;
; 0.617 ; T65:u1|S[6]                        ; T65:u1|S[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.723      ;
; 0.617 ; T65:u1|BusA_r[3]                   ; T65:u1|Y[4]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.040      ; 0.741      ;
; 0.619 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[4]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.168      ; 1.391      ;
; 0.620 ; T65:u1|IR[0]                       ; T65:u1|ALU_Op_r[2]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.518      ; 1.222      ;
; 0.621 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[5]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.161      ; 1.386      ;
; 0.624 ; T65:u1|IR[3]                       ; T65:u1|Write_Data_r[0]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 0.517      ; 1.225      ;
; 0.625 ; T65:u1|BAH[3]                      ; T65:u1|BAH[4]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.732      ;
; 0.631 ; T65:u1|P[6]                        ; T65:u1|P[6]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.037      ; 0.752      ;
; 0.632 ; T65:u1|BAH[1]                      ; T65:u1|BAH[1]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.023      ; 0.739      ;
; 0.634 ; T65:u1|MCycle[1]                   ; T65:u1|Write_Data_r[2]                                                                                     ; cpuClock     ; cpuClock    ; 0.000        ; 0.503      ; 1.221      ;
; 0.636 ; T65:u1|IR[6]                       ; T65:u1|P[2]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.764      ;
; 0.640 ; T65:u1|IR[6]                       ; T65:u1|P[0]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.044      ; 0.768      ;
; 0.648 ; T65:u1|IR[1]                       ; T65:u1|ALU_Op_r[1]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.525      ; 1.257      ;
; 0.649 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock     ; cpuClock    ; 0.000        ; 0.179      ; 0.932      ;
; 0.654 ; T65:u1|IR[4]                       ; T65:u1|ALU_Op_r[3]                                                                                         ; cpuClock     ; cpuClock    ; 0.000        ; 0.518      ; 1.256      ;
; 0.663 ; T65:u1|S[1]                        ; T65:u1|S[1]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.022      ; 0.769      ;
; 0.668 ; T65:u1|MCycle[0]                   ; T65:u1|ABC[2]                                                                                              ; cpuClock     ; cpuClock    ; 0.000        ; 0.516      ; 1.268      ;
; 0.669 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.033      ; 0.786      ;
; 0.670 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; 0.033      ; 0.787      ;
; 0.671 ; T65:u1|IR[5]                       ; T65:u1|P[3]                                                                                                ; cpuClock     ; cpuClock    ; 0.000        ; 0.045      ; 0.800      ;
; 0.677 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[3]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.156      ; 1.437      ;
; 0.681 ; T65:u1|Set_Addr_To_r[0]            ; bufferedUART:UART|dataOut[6]                                                                               ; cpuClock     ; cpuClock    ; -0.500       ; 1.173      ; 1.458      ;
; 0.682 ; T65:u1|DL[1]                       ; T65:u1|PC[1]                                                                                               ; cpuClock     ; cpuClock    ; 0.000        ; -0.092     ; 0.674      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X1vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; vga_Insignia_Monitor:u6|Y0vp1_d1[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.193 ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; vga_Insignia_Monitor:u6|Y0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; vga_Insignia_Monitor:u6|Y0vp1_d1[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; vga_Insignia_Monitor:u6|X0vp1_d2[10] ; vga_Insignia_Monitor:u6|X0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; vga_Insignia_Monitor:u6|Y0vp1_d2[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; vga_Insignia_Monitor:u6|Y0vp1[13]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.221 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.228 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.350      ;
; 0.264 ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; vga_Insignia_Monitor:u6|X0vp1_d3[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.386      ;
; 0.266 ; vga_Insignia_Monitor:u6|Y0vp1_d1[10] ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; vga_Insignia_Monitor:u6|Y0vp1_d3[6]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; vga_Insignia_Monitor:u6|X0vp1_d1[13] ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; vga_Insignia_Monitor:u6|X0vp1_d2[12] ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; vga_Insignia_Monitor:u6|X0vp1_d2[5]  ; vga_Insignia_Monitor:u6|X0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.269 ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; vga_Insignia_Monitor:u6|Y0vp1_d4[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; vga_Insignia_Monitor:u6|X0vp1_d4[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.277 ; vga_Insignia_Monitor:u6|X0vp1_d2[13] ; vga_Insignia_Monitor:u6|X0vp1_d3[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; vga_Insignia_Monitor:u6|Y1vp1[5]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; vga_Insignia_Monitor:u6|X0vp1_d2[6]  ; vga_Insignia_Monitor:u6|X0vp1_d3[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.400      ;
; 0.280 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.402      ;
; 0.287 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.289 ; vga_Insignia_Monitor:u6|Y1vp1[3]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.410      ;
; 0.305 ; vga_Insignia_Monitor:u6|vcount[8]    ; vga_Insignia_Monitor:u6|vcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_Insignia_Monitor:u6|vcount[7]    ; vga_Insignia_Monitor:u6|vcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[14]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_Insignia_Monitor:u6|hcount[9]    ; vga_Insignia_Monitor:u6|hcount[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hcount[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_Insignia_Monitor:u6|hcount[8]    ; vga_Insignia_Monitor:u6|hcount[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_Insignia_Monitor:u6|hcount[6]    ; vga_Insignia_Monitor:u6|hcount[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_Insignia_Monitor:u6|hcount[3]    ; vga_Insignia_Monitor:u6|hcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_Insignia_Monitor:u6|hcount[1]    ; vga_Insignia_Monitor:u6|hcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; vga_Insignia_Monitor:u6|hcount[2]    ; vga_Insignia_Monitor:u6|hcount[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_Insignia_Monitor:u6|vcount[1]    ; vga_Insignia_Monitor:u6|vcount[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.315 ; vga_Insignia_Monitor:u6|hcount[4]    ; vga_Insignia_Monitor:u6|hcount[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[12]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; vga_Insignia_Monitor:u6|hcount[0]    ; vga_Insignia_Monitor:u6|hcount[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.332 ; vga_Insignia_Monitor:u6|Y0vp1_d3[13] ; vga_Insignia_Monitor:u6|Y0vp1_d4[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; vga_Insignia_Monitor:u6|Y0vp1_d1[2]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; vga_Insignia_Monitor:u6|Y0vp1_d1[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; vga_Insignia_Monitor:u6|X0vp1_d3[12] ; vga_Insignia_Monitor:u6|X0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.456      ;
; 0.335 ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; vga_Insignia_Monitor:u6|X0vp1_d4[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; vga_Insignia_Monitor:u6|X0vp1_d3[15] ; vga_Insignia_Monitor:u6|X0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.457      ;
; 0.338 ; vga_Insignia_Monitor:u6|Y0vp1_d1[14] ; vga_Insignia_Monitor:u6|Y0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; vga_Insignia_Monitor:u6|hcount[7]    ; vga_Insignia_Monitor:u6|hsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; vga_Insignia_Monitor:u6|X0vp1_d4[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.462      ;
; 0.343 ; vga_Insignia_Monitor:u6|X0vp1_d1[14] ; vga_Insignia_Monitor:u6|X0vp1_d2[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.465      ;
; 0.343 ; vga_Insignia_Monitor:u6|X0vp1_d2[4]  ; vga_Insignia_Monitor:u6|X0vp1_d3[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.465      ;
; 0.345 ; vga_Insignia_Monitor:u6|Y0vp1_d1[3]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; vga_Insignia_Monitor:u6|X0vp1_d2[9]  ; vga_Insignia_Monitor:u6|X0vp1_d3[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; vga_Insignia_Monitor:u6|Y0vp1_d3[7]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.468      ;
; 0.346 ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; vga_Insignia_Monitor:u6|Y0vp1_d4[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.469      ;
; 0.347 ; vga_Insignia_Monitor:u6|X0vp1_d2[11] ; vga_Insignia_Monitor:u6|X0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.469      ;
; 0.348 ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.348 ; vga_Insignia_Monitor:u6|Y0vp1_d3[12] ; vga_Insignia_Monitor:u6|Y0vp1_d4[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.470      ;
; 0.348 ; vga_Insignia_Monitor:u6|Y0vp1_d1[12] ; vga_Insignia_Monitor:u6|Y0vp1_d2[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.348 ; vga_Insignia_Monitor:u6|Y0vp1_d2[10] ; vga_Insignia_Monitor:u6|Y0vp1_d3[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.470      ;
; 0.349 ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; vga_Insignia_Monitor:u6|Y0vp1_d2[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.470      ;
; 0.351 ; vga_Insignia_Monitor:u6|Y0vp1_d3[4]  ; vga_Insignia_Monitor:u6|Y0vp1_d4[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.473      ;
; 0.354 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|X0vp1_d1[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.475      ;
; 0.362 ; vga_Insignia_Monitor:u6|X0vp1[14]    ; vga_Insignia_Monitor:u6|dispAddr[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.485      ;
; 0.362 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|X0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.486      ;
; 0.365 ; vga_Insignia_Monitor:u6|X0vp1[13]    ; vga_Insignia_Monitor:u6|dispAddr[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.488      ;
; 0.367 ; vga_Insignia_Monitor:u6|X0vp1_d2[8]  ; vga_Insignia_Monitor:u6|X0vp1_d3[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.492      ;
; 0.369 ; vga_Insignia_Monitor:u6|vcount[3]    ; vga_Insignia_Monitor:u6|vcount[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.373 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[10]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[4]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.375 ; vga_Insignia_Monitor:u6|X0vp1_d1[7]  ; vga_Insignia_Monitor:u6|X0vp1_d2[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.500      ;
; 0.378 ; vga_Insignia_Monitor:u6|X0vp1[11]    ; vga_Insignia_Monitor:u6|dispAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.501      ;
; 0.379 ; vga_Insignia_Monitor:u6|Y1vp1[6]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.497      ;
; 0.380 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[7]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[15]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.385 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[6]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[9]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.507      ;
; 0.386 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.507      ;
; 0.387 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[13]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; vga_Insignia_Monitor:u6|vcount[0]    ; vga_Insignia_Monitor:u6|vcount[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.388 ; vga_Insignia_Monitor:u6|X0vp1[12]    ; vga_Insignia_Monitor:u6|dispAddr[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.511      ;
; 0.388 ; vga_Insignia_Monitor:u6|X0vp1[10]    ; vga_Insignia_Monitor:u6|dispAddr[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.511      ;
; 0.388 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[5]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; vga_Insignia_Monitor:u6|X1vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1[11]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.510      ;
; 0.390 ; vga_Insignia_Monitor:u6|Y0vp1_d2[8]  ; vga_Insignia_Monitor:u6|charAddr[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.510      ;
; 0.392 ; vga_Insignia_Monitor:u6|X0vp1[9]     ; vga_Insignia_Monitor:u6|dispAddr[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.515      ;
; 0.402 ; vga_Insignia_Monitor:u6|Y0vp1[9]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.532      ;
; 0.403 ; vga_Insignia_Monitor:u6|X0vp1[8]     ; vga_Insignia_Monitor:u6|X0vp1_d1[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.523      ;
; 0.405 ; vga_Insignia_Monitor:u6|Y0vp1[15]    ; vga_Insignia_Monitor:u6|Y0vp1_d1[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.535      ;
; 0.413 ; vga_Insignia_Monitor:u6|X0vp1[12]    ; vga_Insignia_Monitor:u6|X0vp1_d1[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 0.522      ;
; 0.418 ; vga_Insignia_Monitor:u6|Y0vp1_d2[15] ; vga_Insignia_Monitor:u6|Y0vp1_d3[15] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.542      ;
; 0.419 ; vga_Insignia_Monitor:u6|vcount[5]    ; vga_Insignia_Monitor:u6|vsync        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; vga_Insignia_Monitor:u6|Y0vp1_d2[5]  ; vga_Insignia_Monitor:u6|Y0vp1_d3[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.543      ;
; 0.422 ; vga_Insignia_Monitor:u6|Y0vp1_d2[11] ; vga_Insignia_Monitor:u6|Y0vp1_d3[11] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.546      ;
; 0.423 ; vga_Insignia_Monitor:u6|Y0vp1_d3[14] ; vga_Insignia_Monitor:u6|Y0vp1_d4[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.546      ;
; 0.428 ; vga_Insignia_Monitor:u6|Y1vp1[7]     ; vga_Insignia_Monitor:u6|Y0vp1_d1[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.561      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cpuClock'                                                                                                                                           ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.653      ; 2.932      ;
; -0.814 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.652      ; 2.873      ;
; -0.814 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.652      ; 2.873      ;
; -0.814 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.652      ; 2.873      ;
; -0.814 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.652      ; 2.873      ;
; -0.814 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.652      ; 2.873      ;
; -0.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; 0.500        ; 1.653      ; 2.868      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.927      ;
; 17.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.927      ;
; 17.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.927      ;
; 17.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.927      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 17.080 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.868      ;
; 18.126 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.822      ;
; 18.126 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.822      ;
; 18.126 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.822      ;
; 18.126 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.822      ;
; 18.126 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.822      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.686 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 1.262      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
; 18.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.150      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cpuClock'                                                                                                                                           ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.845 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.434      ;
; 0.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.439      ;
; 0.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.439      ;
; 0.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.439      ;
; 0.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.439      ;
; 0.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.439      ;
; 0.902 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock    ; -0.500       ; 1.935      ; 2.491      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.004      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 0.971 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.096      ;
; 1.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.585      ;
; 1.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.585      ;
; 1.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.585      ;
; 1.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.585      ;
; 1.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.585      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.434      ;
; 2.349 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.468      ;
; 2.349 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.468      ;
; 2.349 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.468      ;
; 2.349 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.468      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -17.006   ; 0.132 ; -2.558   ; 0.845   ; -3.201              ;
;  clk                                             ; N/A       ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  cpuClock                                        ; -17.006   ; 0.185 ; -2.558   ; 0.845   ; -3.201              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 1.611     ; 0.186 ; N/A      ; N/A     ; 12.214              ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -9.456    ; 0.132 ; 13.763   ; 0.872   ; 9.667               ;
; Design-wide TNS                                  ; -3438.945 ; 0.0   ; -16.844  ; 0.0     ; -219.572            ;
;  clk                                             ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  cpuClock                                        ; -1639.513 ; 0.000 ; -16.844  ; 0.000   ; -219.572            ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1799.432 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[0]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[1]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[2]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[3]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[4]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[5]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[6]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[7]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[8]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[9]           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[10]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[11]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[12]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[13]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[14]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[15]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[16]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vout[17]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Vout[0]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Vout[1]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Vout[2]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Vout[3]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Vout[4]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; Vout[5]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Vout[6]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[7]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[8]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[9]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[10]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[11]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[12]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; Vout[13]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[14]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[15]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[16]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Vout[17]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Vout[0]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Vout[1]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Vout[2]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Vout[3]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Vout[4]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; Vout[5]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Vout[6]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[7]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[8]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[9]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[10]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[11]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[12]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; Vout[13]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[14]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[15]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[16]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Vout[17]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Vout[0]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Vout[1]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Vout[2]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Vout[3]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Vout[4]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Vout[5]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Vout[6]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[7]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[8]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[9]           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[10]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[11]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[12]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Vout[13]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[14]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[15]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[16]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Vout[17]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; cpuClock                                        ; cpuClock                                        ; 1702851  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock                                        ; 1407     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 6826     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; cpuClock                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 23108    ; 78       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3149     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; cpuClock                                        ; cpuClock                                        ; 1702851  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock                                        ; 1407     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 6826     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; cpuClock                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 23108    ; 78       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3149     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock                                        ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; cpuClock                                        ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 210   ; 210  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 243   ; 243  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; cpuClock                                        ; cpuClock                                        ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_out[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vout[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 28 11:41:30 2019
Info: Command: quartus_sta uk101_16K -c uk101_16K
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101_16K.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cpuClock cpuClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.006           -1639.513 cpuClock 
    Info (332119):    -9.456           -1799.432 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.611               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 cpuClock 
Info (332146): Worst-case recovery slack is -2.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.452             -16.131 cpuClock 
    Info (332119):    13.763               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.774               0.000 cpuClock 
    Info (332119):     2.060               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -218.816 cpuClock 
    Info (332119):     9.692               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    12.217               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 152 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.052           -1541.375 cpuClock 
    Info (332119):    -8.711           -1650.288 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.817               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 cpuClock 
Info (332146): Worst-case recovery slack is -2.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.558             -16.844 cpuClock 
    Info (332119):    14.050               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.665               0.000 cpuClock 
    Info (332119):     1.848               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -219.572 cpuClock 
    Info (332119):     9.667               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    12.214               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 152 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.938            -641.280 cpuClock 
    Info (332119):    -3.711            -723.718 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.427               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 cpuClock 
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -0.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.872              -5.750 cpuClock 
    Info (332119):    17.015               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.845               0.000 cpuClock 
    Info (332119):     0.872               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -146.000 cpuClock 
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.295               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 152 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 666 megabytes
    Info: Processing ended: Sun Apr 28 11:41:44 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


