

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Wed Feb  5 00:10:12 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   67|   10|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 58 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 40 
38 --> 39 
39 --> 37 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:82]   --->   Operation 59 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [2/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:82]   --->   Operation 60 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:93]   --->   Operation 61 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V_3 to i31" [pynq_dsp_hls.cpp:94]   --->   Operation 62 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:94]   --->   Operation 63 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:82]   --->   Operation 64 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:94]   --->   Operation 65 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:94]   --->   Operation 66 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 67 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 68 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 68 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 69 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 69 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 70 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 70 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 71 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 71 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 72 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 72 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 73 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:94]   --->   Operation 73 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 74 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:94]   --->   Operation 74 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !137"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !143"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !149"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48 x i8]* %configReg), !map !153"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 79 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:86]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:87]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:88]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:89]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([48 x i8]* %configReg, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [pynq_dsp_hls.cpp:90]   --->   Operation 84 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([48 x i8]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:90]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:95]   --->   Operation 86 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:95]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.81>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:107]   --->   Operation 88 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:107]   --->   Operation 89 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%or_ln102 = or i1 %readyRch_load, %lrclk_V_read" [pynq_dsp_hls.cpp:102]   --->   Operation 90 'or' 'or_ln102' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.97ns)   --->   "%xor_ln102 = xor i1 %lrclk_V_read, true" [pynq_dsp_hls.cpp:102]   --->   Operation 91 'xor' 'xor_ln102' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%xor_ln107 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:107]   --->   Operation 92 'xor' 'xor_ln107' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107 = and i1 %lrclk_V_read, %xor_ln107" [pynq_dsp_hls.cpp:107]   --->   Operation 93 'and' 'and_ln107' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%xor_ln107_1 = xor i1 %or_ln102, true" [pynq_dsp_hls.cpp:107]   --->   Operation 94 'xor' 'xor_ln107_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln107 = or i1 %and_ln107, %xor_ln107_1" [pynq_dsp_hls.cpp:107]   --->   Operation 95 'or' 'or_ln107' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (1.81ns)   --->   "br i1 %or_ln107, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %_ifconv" [pynq_dsp_hls.cpp:107]   --->   Operation 96 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 97 'alloca' 'p_Val2_s' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32"   --->   Operation 98 'alloca' 'p_Val2_1' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V_3 to i64" [pynq_dsp_hls.cpp:116]   --->   Operation 99 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:116]   --->   Operation 100 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 0.00>
ST_10 : Operation 101 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 101 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 102 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 102 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 103 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 103 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 104 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 104 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 105 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 105 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 106 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 106 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 107 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:116]   --->   Operation 107 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 108 [1/1] (7.00ns)   --->   "%lsignExt_V_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:116]   --->   Operation 108 'read' 'lsignExt_V_2' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 109 [1/1] (7.00ns)   --->   "%rsignExt_V_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:117]   --->   Operation 109 'read' 'rsignExt_V_2' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node lsignExt_V_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsignExt_V_2, i32 23)" [pynq_dsp_hls.cpp:118]   --->   Operation 110 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node lsignExt_V_1)   --->   "%ret_V_4 = or i32 %lsignExt_V_2, -16777216" [pynq_dsp_hls.cpp:118]   --->   Operation 111 'or' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%lsignExt_V_1 = select i1 %tmp_4, i32 %ret_V_4, i32 %lsignExt_V_2" [pynq_dsp_hls.cpp:118]   --->   Operation 112 'select' 'lsignExt_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node rsignExt_V_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rsignExt_V_2, i32 23)" [pynq_dsp_hls.cpp:119]   --->   Operation 113 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node rsignExt_V_1)   --->   "%ret_V_5 = or i32 %rsignExt_V_2, -16777216" [pynq_dsp_hls.cpp:119]   --->   Operation 114 'or' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%rsignExt_V_1 = select i1 %tmp_10, i32 %ret_V_5, i32 %rsignExt_V_2" [pynq_dsp_hls.cpp:119]   --->   Operation 115 'select' 'rsignExt_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 116 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 116 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 117 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 117 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 118 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 118 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 119 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 119 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 120 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 120 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 121 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 121 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 122 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 122 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 123 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 123 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 124 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 124 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 125 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 125 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 126 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %lsignExt_V_1 to float" [pynq_dsp_hls.cpp:120]   --->   Operation 126 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 127 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %rsignExt_V_1 to float" [pynq_dsp_hls.cpp:121]   --->   Operation 127 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 128 [4/4] (5.70ns)   --->   "%lsrcf = fmul float %tmp, 0x3E80000000000000" [pynq_dsp_hls.cpp:120]   --->   Operation 128 'fmul' 'lsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 129 [4/4] (5.70ns)   --->   "%rsrcf = fmul float %tmp_1, 0x3E80000000000000" [pynq_dsp_hls.cpp:121]   --->   Operation 129 'fmul' 'rsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 130 [3/4] (5.70ns)   --->   "%lsrcf = fmul float %tmp, 0x3E80000000000000" [pynq_dsp_hls.cpp:120]   --->   Operation 130 'fmul' 'lsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 131 [3/4] (5.70ns)   --->   "%rsrcf = fmul float %tmp_1, 0x3E80000000000000" [pynq_dsp_hls.cpp:121]   --->   Operation 131 'fmul' 'rsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.70>
ST_28 : Operation 132 [2/4] (5.70ns)   --->   "%lsrcf = fmul float %tmp, 0x3E80000000000000" [pynq_dsp_hls.cpp:120]   --->   Operation 132 'fmul' 'lsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [2/4] (5.70ns)   --->   "%rsrcf = fmul float %tmp_1, 0x3E80000000000000" [pynq_dsp_hls.cpp:121]   --->   Operation 133 'fmul' 'rsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 134 [1/4] (5.70ns)   --->   "%lsrcf = fmul float %tmp, 0x3E80000000000000" [pynq_dsp_hls.cpp:120]   --->   Operation 134 'fmul' 'lsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 135 [1/4] (5.70ns)   --->   "%rsrcf = fmul float %tmp_1, 0x3E80000000000000" [pynq_dsp_hls.cpp:121]   --->   Operation 135 'fmul' 'rsrcf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.43>
ST_30 : Operation 136 [2/2] (4.43ns)   --->   "%d_assign = fpext float %lsrcf to double" [pynq_dsp_hls.cpp:124]   --->   Operation 136 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 137 [2/2] (4.43ns)   --->   "%d_assign_3 = fpext float %rsrcf to double" [pynq_dsp_hls.cpp:125]   --->   Operation 137 'fpext' 'd_assign_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.43>
ST_31 : Operation 138 [1/2] (4.43ns)   --->   "%d_assign = fpext float %lsrcf to double" [pynq_dsp_hls.cpp:124]   --->   Operation 138 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 139 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [pynq_dsp_hls.cpp:124]   --->   Operation 139 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [pynq_dsp_hls.cpp:124]   --->   Operation 140 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [pynq_dsp_hls.cpp:124]   --->   Operation 141 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 142 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [pynq_dsp_hls.cpp:124]   --->   Operation 142 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [pynq_dsp_hls.cpp:124]   --->   Operation 143 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 144 [1/2] (4.43ns)   --->   "%d_assign_3 = fpext float %rsrcf to double" [pynq_dsp_hls.cpp:125]   --->   Operation 144 'fpext' 'd_assign_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_3 to i64" [pynq_dsp_hls.cpp:125]   --->   Operation 145 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [pynq_dsp_hls.cpp:125]   --->   Operation 146 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [pynq_dsp_hls.cpp:125]   --->   Operation 147 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [pynq_dsp_hls.cpp:125]   --->   Operation 148 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [pynq_dsp_hls.cpp:125]   --->   Operation 149 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.72>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [pynq_dsp_hls.cpp:124]   --->   Operation 150 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [pynq_dsp_hls.cpp:124]   --->   Operation 151 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_24 = zext i53 %tmp_2 to i54" [pynq_dsp_hls.cpp:124]   --->   Operation 152 'zext' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 153 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_24" [pynq_dsp_hls.cpp:124]   --->   Operation 153 'sub' 'man_V_1' <Predicate = (p_Result_23)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 154 [1/1] (0.94ns)   --->   "%p_Val2_27 = select i1 %p_Result_23, i54 %man_V_1, i54 %p_Result_24" [pynq_dsp_hls.cpp:124]   --->   Operation 154 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 155 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [pynq_dsp_hls.cpp:124]   --->   Operation 155 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 156 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [pynq_dsp_hls.cpp:124]   --->   Operation 156 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 157 [1/1] (1.99ns)   --->   "%QUAN_INC = icmp sgt i12 %F2, 23" [pynq_dsp_hls.cpp:124]   --->   Operation 157 'icmp' 'QUAN_INC' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 158 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -23, %F2" [pynq_dsp_hls.cpp:124]   --->   Operation 158 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 159 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 23, %F2" [pynq_dsp_hls.cpp:124]   --->   Operation 159 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 160 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581" [pynq_dsp_hls.cpp:124]   --->   Operation 160 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %p_Val2_27 to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 161 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [pynq_dsp_hls.cpp:124]   --->   Operation 162 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_12, 0" [pynq_dsp_hls.cpp:124]   --->   Operation 163 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 164 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [pynq_dsp_hls.cpp:124]   --->   Operation 164 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [pynq_dsp_hls.cpp:125]   --->   Operation 165 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [pynq_dsp_hls.cpp:125]   --->   Operation 166 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_28 = zext i53 %tmp_3 to i54" [pynq_dsp_hls.cpp:125]   --->   Operation 167 'zext' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 168 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_28" [pynq_dsp_hls.cpp:125]   --->   Operation 168 'sub' 'man_V_4' <Predicate = (p_Result_27)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 169 [1/1] (0.94ns)   --->   "%p_Val2_28 = select i1 %p_Result_27, i54 %man_V_4, i54 %p_Result_28" [pynq_dsp_hls.cpp:125]   --->   Operation 169 'select' 'p_Val2_28' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 170 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [pynq_dsp_hls.cpp:125]   --->   Operation 170 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [pynq_dsp_hls.cpp:125]   --->   Operation 171 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 172 [1/1] (1.99ns)   --->   "%QUAN_INC_1 = icmp sgt i12 %F2_1, 23" [pynq_dsp_hls.cpp:125]   --->   Operation 172 'icmp' 'QUAN_INC_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -23, %F2_1" [pynq_dsp_hls.cpp:125]   --->   Operation 173 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 174 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 23, %F2_1" [pynq_dsp_hls.cpp:125]   --->   Operation 174 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 175 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %QUAN_INC_1, i12 %add_ln581_1, i12 %sub_ln581_1" [pynq_dsp_hls.cpp:125]   --->   Operation 175 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %p_Val2_28 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 176 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [pynq_dsp_hls.cpp:125]   --->   Operation 177 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (1.48ns)   --->   "%icmp_ln603_1 = icmp eq i7 %tmp_21, 0" [pynq_dsp_hls.cpp:125]   --->   Operation 178 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 179 [1/1] (1.99ns)   --->   "%icmp_ln591_1 = icmp sgt i12 %add_ln581_1, 54" [pynq_dsp_hls.cpp:125]   --->   Operation 179 'icmp' 'icmp_ln591_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.75>
ST_33 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V = add i12 -1023, %zext_ln461" [pynq_dsp_hls.cpp:124]   --->   Operation 180 'add' 'exp_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 181 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [pynq_dsp_hls.cpp:124]   --->   Operation 182 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [pynq_dsp_hls.cpp:124]   --->   Operation 183 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%ashr_ln586 = ashr i54 %p_Val2_27, %zext_ln586" [pynq_dsp_hls.cpp:124]   --->   Operation 184 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 185 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%bitcast_ln696 = bitcast float %lsrcf to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 186 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [pynq_dsp_hls.cpp:124]   --->   Operation 187 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%select_ln588 = select i1 %tmp_13, i32 -1, i32 0" [pynq_dsp_hls.cpp:124]   --->   Operation 188 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 189 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %icmp_ln585, i32 %trunc_ln586, i32 %select_ln588" [pynq_dsp_hls.cpp:124]   --->   Operation 189 'select' 'p_Val2_9' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_9, i32 31)" [pynq_dsp_hls.cpp:124]   --->   Operation 190 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.98ns)   --->   "%tmp185_cast_cast = select i1 %QUAN_INC, i12 2, i12 1" [pynq_dsp_hls.cpp:124]   --->   Operation 191 'select' 'tmp185_cast_cast' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 192 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%empty_15 = add i12 %tmp185_cast_cast, %exp_V" [pynq_dsp_hls.cpp:124]   --->   Operation 192 'add' 'empty_15' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 193 [1/1] (1.99ns)   --->   "%empty_16 = icmp sgt i12 %empty_15, 8" [pynq_dsp_hls.cpp:124]   --->   Operation 193 'icmp' 'empty_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 194 [1/1] (1.54ns)   --->   "%pos1 = add i12 9, %F2" [pynq_dsp_hls.cpp:124]   --->   Operation 194 'add' 'pos1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 195 [1/1] (1.54ns)   --->   "%pos2 = add i12 10, %F2" [pynq_dsp_hls.cpp:124]   --->   Operation 195 'add' 'pos2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 196 'sext' 'sext_ln619' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [pynq_dsp_hls.cpp:124]   --->   Operation 197 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [pynq_dsp_hls.cpp:124]   --->   Operation 198 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (1.99ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [pynq_dsp_hls.cpp:124]   --->   Operation 199 'icmp' 'icmp_ln631' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [pynq_dsp_hls.cpp:124]   --->   Operation 200 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (4.61ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_27, %zext_ln635" [pynq_dsp_hls.cpp:124]   --->   Operation 201 'lshr' 'Range2_V_1' <Predicate = true> <Delay = 4.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/1] (1.99ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [pynq_dsp_hls.cpp:124]   --->   Operation 202 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V_1 = add i12 -1023, %zext_ln461_1" [pynq_dsp_hls.cpp:125]   --->   Operation 203 'add' 'exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 204 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [pynq_dsp_hls.cpp:125]   --->   Operation 205 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [pynq_dsp_hls.cpp:125]   --->   Operation 206 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%ashr_ln586_1 = ashr i54 %p_Val2_28, %zext_ln586_1" [pynq_dsp_hls.cpp:125]   --->   Operation 207 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 208 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%bitcast_ln696_2 = bitcast float %rsrcf to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 209 'bitcast' 'bitcast_ln696_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_2, i32 31)" [pynq_dsp_hls.cpp:125]   --->   Operation 210 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln588_1 = select i1 %tmp_22, i32 -1, i32 0" [pynq_dsp_hls.cpp:125]   --->   Operation 211 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 212 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %icmp_ln585_1, i32 %trunc_ln586_1, i32 %select_ln588_1" [pynq_dsp_hls.cpp:125]   --->   Operation 212 'select' 'p_Val2_18' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)" [pynq_dsp_hls.cpp:125]   --->   Operation 213 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.98ns)   --->   "%tmp190_cast_cast = select i1 %QUAN_INC_1, i12 2, i12 1" [pynq_dsp_hls.cpp:125]   --->   Operation 214 'select' 'tmp190_cast_cast' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 215 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%empty_18 = add i12 %tmp190_cast_cast, %exp_V_1" [pynq_dsp_hls.cpp:125]   --->   Operation 215 'add' 'empty_18' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 216 [1/1] (1.99ns)   --->   "%empty_19 = icmp sgt i12 %empty_18, 8" [pynq_dsp_hls.cpp:125]   --->   Operation 216 'icmp' 'empty_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 217 [1/1] (1.54ns)   --->   "%pos1_1 = add i12 9, %F2_1" [pynq_dsp_hls.cpp:125]   --->   Operation 217 'add' 'pos1_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 218 [1/1] (1.54ns)   --->   "%pos2_1 = add i12 10, %F2_1" [pynq_dsp_hls.cpp:125]   --->   Operation 218 'add' 'pos2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln619_1 = sext i12 %pos2_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 219 'sext' 'sext_ln619_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)" [pynq_dsp_hls.cpp:125]   --->   Operation 220 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_1, i32 11)" [pynq_dsp_hls.cpp:125]   --->   Operation 221 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (1.99ns)   --->   "%icmp_ln631_1 = icmp slt i12 %pos2_1, 54" [pynq_dsp_hls.cpp:125]   --->   Operation 222 'icmp' 'icmp_ln631_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln635_1 = zext i32 %sext_ln619_1 to i54" [pynq_dsp_hls.cpp:125]   --->   Operation 223 'zext' 'zext_ln635_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (4.61ns)   --->   "%Range2_V_3 = lshr i54 %p_Val2_28, %zext_ln635_1" [pynq_dsp_hls.cpp:125]   --->   Operation 224 'lshr' 'Range2_V_3' <Predicate = true> <Delay = 4.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/1] (1.99ns)   --->   "%icmp_ln642_1 = icmp eq i12 %pos2_1, 54" [pynq_dsp_hls.cpp:125]   --->   Operation 225 'icmp' 'icmp_ln642_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.60>
ST_34 : Operation 226 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 23" [pynq_dsp_hls.cpp:124]   --->   Operation 226 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 227 [1/1] (1.54ns)   --->   "%add_ln591 = add i12 -24, %F2" [pynq_dsp_hls.cpp:124]   --->   Operation 227 'add' 'add_ln591' <Predicate = (!icmp_ln591)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%sext_ln591 = sext i12 %add_ln591 to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 228 'sext' 'sext_ln591' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_27, i32 %sext_ln591) nounwind" [pynq_dsp_hls.cpp:124]   --->   Operation 229 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln591)> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_23, i1 %p_Result_s" [pynq_dsp_hls.cpp:124]   --->   Operation 230 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%zext_ln415 = zext i1 %qb to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 231 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_13 = add nsw i32 %p_Val2_9, %zext_ln415" [pynq_dsp_hls.cpp:124]   --->   Operation 232 'add' 'p_Val2_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)" [pynq_dsp_hls.cpp:124]   --->   Operation 233 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln416 = xor i1 %tmp_15, true" [pynq_dsp_hls.cpp:124]   --->   Operation 234 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i32 %trunc_ln583, i32 0" [pynq_dsp_hls.cpp:124]   --->   Operation 235 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln578)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [pynq_dsp_hls.cpp:124]   --->   Operation 236 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 237 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln578 = and i1 %QUAN_INC, %xor_ln582" [pynq_dsp_hls.cpp:124]   --->   Operation 237 'and' 'and_ln578' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 238 [1/1] (0.97ns)   --->   "%and_ln403 = and i1 %and_ln578, %p_Result_25" [pynq_dsp_hls.cpp:124]   --->   Operation 238 'and' 'and_ln403' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 239 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i32 %p_Val2_13, i32 %select_ln582" [pynq_dsp_hls.cpp:124]   --->   Operation 239 'select' 'select_ln403' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%xor_ln403 = xor i1 %p_Result_25, true" [pynq_dsp_hls.cpp:124]   --->   Operation 240 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%and_ln403_1 = and i1 %and_ln578, %xor_ln403" [pynq_dsp_hls.cpp:124]   --->   Operation 241 'and' 'and_ln403_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 242 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln403_1 = select i1 %and_ln403_1, i32 %p_Val2_13, i32 %select_ln403" [pynq_dsp_hls.cpp:124]   --->   Operation 242 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (1.99ns)   --->   "%icmp_ln578 = icmp slt i12 %F2, 23" [pynq_dsp_hls.cpp:124]   --->   Operation 243 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 244 [1/1] (0.97ns)   --->   "%and_ln603 = and i1 %icmp_ln578, %icmp_ln603" [pynq_dsp_hls.cpp:124]   --->   Operation 244 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln403_2 = and i1 %and_ln403, %xor_ln416" [pynq_dsp_hls.cpp:124]   --->   Operation 245 'and' 'and_ln403_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln603_1 = and i1 %icmp_ln578, %icmp_ln603" [pynq_dsp_hls.cpp:124]   --->   Operation 246 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln603 = xor i1 %and_ln603_1, true" [pynq_dsp_hls.cpp:124]   --->   Operation 247 'xor' 'xor_ln603' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %and_ln403_2, %xor_ln603" [pynq_dsp_hls.cpp:124]   --->   Operation 248 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [pynq_dsp_hls.cpp:124]   --->   Operation 249 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (1.99ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [pynq_dsp_hls.cpp:124]   --->   Operation 250 'icmp' 'icmp_ln621' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 251 [1/1] (0.97ns)   --->   "%xor_ln621_2 = xor i1 %tmp_17, true" [pynq_dsp_hls.cpp:124]   --->   Operation 251 'xor' 'xor_ln621_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [pynq_dsp_hls.cpp:124]   --->   Operation 252 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%ashr_ln623 = ashr i54 %p_Val2_27, %zext_ln623" [pynq_dsp_hls.cpp:124]   --->   Operation 253 'ashr' 'ashr_ln623' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [pynq_dsp_hls.cpp:124]   --->   Operation 254 'trunc' 'lD' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_2" [pynq_dsp_hls.cpp:124]   --->   Operation 255 'and' 'and_ln621' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 256 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621" [pynq_dsp_hls.cpp:124]   --->   Operation 256 'and' 'Range1_all_ones_1' <Predicate = true> <Delay = 4.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 257 [1/1] (0.97ns)   --->   "%xor_ln631 = xor i1 %tmp_18, true" [pynq_dsp_hls.cpp:124]   --->   Operation 257 'xor' 'xor_ln631' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln631)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [pynq_dsp_hls.cpp:124]   --->   Operation 258 'and' 'and_ln631' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %zext_ln635" [pynq_dsp_hls.cpp:124]   --->   Operation 259 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [pynq_dsp_hls.cpp:124]   --->   Operation 260 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631" [pynq_dsp_hls.cpp:124]   --->   Operation 261 'select' 'select_ln631' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 262 [1/1] (2.87ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_1, 0" [pynq_dsp_hls.cpp:124]   --->   Operation 262 'icmp' 'icmp_ln641' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [1/1] (2.87ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_27, 0" [pynq_dsp_hls.cpp:124]   --->   Operation 263 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_2 = xor i1 %icmp_ln631, true" [pynq_dsp_hls.cpp:124]   --->   Operation 264 'xor' 'xor_ln639_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_17, %xor_ln639_2" [pynq_dsp_hls.cpp:124]   --->   Operation 265 'or' 'or_ln639' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [pynq_dsp_hls.cpp:124]   --->   Operation 266 'and' 'and_ln642' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_4)   --->   "%xor_ln652_4 = xor i1 %and_ln403, true" [pynq_dsp_hls.cpp:124]   --->   Operation 267 'xor' 'xor_ln652_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_4)   --->   "%or_ln652_6 = or i1 %tmp_15, %xor_ln652_4" [pynq_dsp_hls.cpp:124]   --->   Operation 268 'or' 'or_ln652_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln652_4 = or i1 %and_ln603, %or_ln652_6" [pynq_dsp_hls.cpp:124]   --->   Operation 269 'or' 'or_ln652_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 23" [pynq_dsp_hls.cpp:125]   --->   Operation 270 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (1.54ns)   --->   "%add_ln591_1 = add i12 -24, %F2_1" [pynq_dsp_hls.cpp:125]   --->   Operation 271 'add' 'add_ln591_1' <Predicate = (!icmp_ln591_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%sext_ln591_1 = sext i12 %add_ln591_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 272 'sext' 'sext_ln591_1' <Predicate = (!icmp_ln591_1)> <Delay = 0.00>
ST_34 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_28, i32 %sext_ln591_1) nounwind" [pynq_dsp_hls.cpp:125]   --->   Operation 273 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln591_1)> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%qb_1 = select i1 %icmp_ln591_1, i1 %p_Result_27, i1 %p_Result_5" [pynq_dsp_hls.cpp:125]   --->   Operation 274 'select' 'qb_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%zext_ln415_1 = zext i1 %qb_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 275 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_19 = add nsw i32 %p_Val2_18, %zext_ln415_1" [pynq_dsp_hls.cpp:125]   --->   Operation 276 'add' 'p_Val2_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)" [pynq_dsp_hls.cpp:125]   --->   Operation 277 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln416_1 = xor i1 %tmp_24, true" [pynq_dsp_hls.cpp:125]   --->   Operation 278 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_2)   --->   "%select_ln582_1 = select i1 %icmp_ln582_1, i32 %trunc_ln583_1, i32 0" [pynq_dsp_hls.cpp:125]   --->   Operation 279 'select' 'select_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln578_1)   --->   "%xor_ln582_1 = xor i1 %icmp_ln582_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 280 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln578_1 = and i1 %QUAN_INC_1, %xor_ln582_1" [pynq_dsp_hls.cpp:125]   --->   Operation 281 'and' 'and_ln578_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 282 [1/1] (0.97ns)   --->   "%and_ln403_3 = and i1 %and_ln578_1, %p_Result_29" [pynq_dsp_hls.cpp:125]   --->   Operation 282 'and' 'and_ln403_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 283 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln403_2 = select i1 %and_ln403_3, i32 %p_Val2_19, i32 %select_ln582_1" [pynq_dsp_hls.cpp:125]   --->   Operation 283 'select' 'select_ln403_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_3)   --->   "%xor_ln403_1 = xor i1 %p_Result_29, true" [pynq_dsp_hls.cpp:125]   --->   Operation 284 'xor' 'xor_ln403_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_3)   --->   "%and_ln403_4 = and i1 %and_ln578_1, %xor_ln403_1" [pynq_dsp_hls.cpp:125]   --->   Operation 285 'and' 'and_ln403_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln403_3 = select i1 %and_ln403_4, i32 %p_Val2_19, i32 %select_ln403_2" [pynq_dsp_hls.cpp:125]   --->   Operation 286 'select' 'select_ln403_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 287 [1/1] (1.99ns)   --->   "%icmp_ln578_2 = icmp slt i12 %F2_1, 23" [pynq_dsp_hls.cpp:125]   --->   Operation 287 'icmp' 'icmp_ln578_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.97ns)   --->   "%and_ln603_3 = and i1 %icmp_ln578_2, %icmp_ln603_1" [pynq_dsp_hls.cpp:125]   --->   Operation 288 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%and_ln403_5 = and i1 %and_ln403_3, %xor_ln416_1" [pynq_dsp_hls.cpp:125]   --->   Operation 289 'and' 'and_ln403_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%and_ln603_4 = and i1 %icmp_ln578_2, %icmp_ln603_1" [pynq_dsp_hls.cpp:125]   --->   Operation 290 'and' 'and_ln603_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln603_1 = xor i1 %and_ln603_4, true" [pynq_dsp_hls.cpp:125]   --->   Operation 291 'xor' 'xor_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %and_ln403_5, %xor_ln603_1" [pynq_dsp_hls.cpp:125]   --->   Operation 292 'and' 'and_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_3)   --->   "%sext_ln618_1 = sext i12 %pos1_1 to i32" [pynq_dsp_hls.cpp:125]   --->   Operation 293 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (1.99ns)   --->   "%icmp_ln621_1 = icmp slt i12 %pos1_1, 54" [pynq_dsp_hls.cpp:125]   --->   Operation 294 'icmp' 'icmp_ln621_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [1/1] (0.97ns)   --->   "%xor_ln621_3 = xor i1 %tmp_26, true" [pynq_dsp_hls.cpp:125]   --->   Operation 295 'xor' 'xor_ln621_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_3)   --->   "%zext_ln623_1 = zext i32 %sext_ln618_1 to i54" [pynq_dsp_hls.cpp:125]   --->   Operation 296 'zext' 'zext_ln623_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_3)   --->   "%ashr_ln623_1 = ashr i54 %p_Val2_28, %zext_ln623_1" [pynq_dsp_hls.cpp:125]   --->   Operation 297 'ashr' 'ashr_ln623_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_3)   --->   "%lD_1 = trunc i54 %ashr_ln623_1 to i1" [pynq_dsp_hls.cpp:125]   --->   Operation 298 'trunc' 'lD_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_3)   --->   "%and_ln621_4 = and i1 %lD_1, %xor_ln621_3" [pynq_dsp_hls.cpp:125]   --->   Operation 299 'and' 'and_ln621_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_3 = and i1 %and_ln621_4, %icmp_ln621_1" [pynq_dsp_hls.cpp:125]   --->   Operation 300 'and' 'Range1_all_ones_3' <Predicate = true> <Delay = 4.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (0.97ns)   --->   "%xor_ln631_1 = xor i1 %tmp_27, true" [pynq_dsp_hls.cpp:125]   --->   Operation 301 'xor' 'xor_ln631_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln631_1)   --->   "%and_ln631_1 = and i1 %icmp_ln631_1, %xor_ln631_1" [pynq_dsp_hls.cpp:125]   --->   Operation 302 'and' 'and_ln631_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1)   --->   "%r_V_1 = lshr i54 -1, %zext_ln635_1" [pynq_dsp_hls.cpp:125]   --->   Operation 303 'lshr' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones_1 = icmp eq i54 %Range2_V_3, %r_V_1" [pynq_dsp_hls.cpp:125]   --->   Operation 304 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln631_1 = select i1 %and_ln631_1, i1 %Range2_all_ones_1, i1 %xor_ln631_1" [pynq_dsp_hls.cpp:125]   --->   Operation 305 'select' 'select_ln631_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 306 [1/1] (2.87ns)   --->   "%icmp_ln641_1 = icmp eq i54 %Range2_V_3, 0" [pynq_dsp_hls.cpp:125]   --->   Operation 306 'icmp' 'icmp_ln641_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 307 [1/1] (2.87ns)   --->   "%Range1_all_zeros_3 = icmp eq i54 %p_Val2_28, 0" [pynq_dsp_hls.cpp:125]   --->   Operation 307 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_1)   --->   "%xor_ln639 = xor i1 %icmp_ln631_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 308 'xor' 'xor_ln639' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_1)   --->   "%or_ln639_1 = or i1 %tmp_26, %xor_ln639" [pynq_dsp_hls.cpp:125]   --->   Operation 309 'or' 'or_ln639_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln642_1 = and i1 %icmp_ln642_1, %or_ln639_1" [pynq_dsp_hls.cpp:125]   --->   Operation 310 'and' 'and_ln642_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_5)   --->   "%xor_ln652_5 = xor i1 %and_ln403_3, true" [pynq_dsp_hls.cpp:125]   --->   Operation 311 'xor' 'xor_ln652_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_5)   --->   "%or_ln652_7 = or i1 %tmp_24, %xor_ln652_5" [pynq_dsp_hls.cpp:125]   --->   Operation 312 'or' 'or_ln652_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln652_5 = or i1 %and_ln603_3, %or_ln652_7" [pynq_dsp_hls.cpp:125]   --->   Operation 313 'or' 'or_ln652_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.39>
ST_35 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [pynq_dsp_hls.cpp:124]   --->   Operation 314 'shl' 'shl_ln604' <Predicate = (and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %and_ln603, i32 %shl_ln604, i32 %select_ln403_1" [pynq_dsp_hls.cpp:124]   --->   Operation 315 'select' 'p_Val2_14' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [pynq_dsp_hls.cpp:124]   --->   Operation 316 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 317 [1/1] (0.97ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_2" [pynq_dsp_hls.cpp:124]   --->   Operation 317 'and' 'and_ln639' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1" [pynq_dsp_hls.cpp:124]   --->   Operation 318 'and' 'Range1_all_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 319 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [pynq_dsp_hls.cpp:124]   --->   Operation 319 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_2)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros" [pynq_dsp_hls.cpp:124]   --->   Operation 320 'and' 'and_ln641' <Predicate = (!and_ln603_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_1)   --->   "%or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_2" [pynq_dsp_hls.cpp:124]   --->   Operation 321 'or' 'or_ln645' <Predicate = (!and_ln642 & !and_ln603_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_2" [pynq_dsp_hls.cpp:124]   --->   Operation 322 'select' 'select_ln642' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 323 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642" [pynq_dsp_hls.cpp:124]   --->   Operation 323 'select' 'select_ln639' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 324 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645" [pynq_dsp_hls.cpp:124]   --->   Operation 324 'select' 'select_ln642_1' <Predicate = (!and_ln603_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_2)   --->   "%select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1" [pynq_dsp_hls.cpp:124]   --->   Operation 325 'select' 'select_ln639_1' <Predicate = (!and_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_2)   --->   "%deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1" [pynq_dsp_hls.cpp:124]   --->   Operation 326 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%xor_ln652_1 = xor i1 %select_ln631, true" [pynq_dsp_hls.cpp:124]   --->   Operation 327 'xor' 'xor_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652 = or i1 %or_ln652_4, %xor_ln652_1" [pynq_dsp_hls.cpp:124]   --->   Operation 328 'or' 'or_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%and_ln652 = and i1 %select_ln639, %or_ln652_4" [pynq_dsp_hls.cpp:124]   --->   Operation 329 'and' 'and_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [pynq_dsp_hls.cpp:124]   --->   Operation 330 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652_1 = or i1 %tmp_19, %Range1_all_zeros" [pynq_dsp_hls.cpp:124]   --->   Operation 331 'or' 'or_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 332 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_1" [pynq_dsp_hls.cpp:124]   --->   Operation 332 'select' 'deleted_ones' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln654 = and i1 %and_ln603_2, %select_ln639" [pynq_dsp_hls.cpp:124]   --->   Operation 333 'and' 'and_ln654' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%empty_17 = xor i1 %and_ln654, true" [pynq_dsp_hls.cpp:124]   --->   Operation 334 'xor' 'empty_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 335 [1/1] (0.97ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [pynq_dsp_hls.cpp:124]   --->   Operation 335 'xor' 'xor_ln621' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln659)   --->   "%or_ln557 = or i1 %deleted_ones, %xor_ln621" [pynq_dsp_hls.cpp:124]   --->   Operation 336 'or' 'or_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_3)   --->   "%and_ln621_2 = and i1 %p_Result_26, %xor_ln621" [pynq_dsp_hls.cpp:124]   --->   Operation 337 'and' 'and_ln621_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln621_3 = and i1 %and_ln621_2, %p_Result_23" [pynq_dsp_hls.cpp:124]   --->   Operation 338 'and' 'and_ln621_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_23" [pynq_dsp_hls.cpp:124]   --->   Operation 339 'and' 'and_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 340 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i1 %empty_17, i1 %and_ln621_3" [pynq_dsp_hls.cpp:124]   --->   Operation 340 'select' 'select_ln557' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 341 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln658_2 = xor i1 %deleted_zeros, true" [pynq_dsp_hls.cpp:124]   --->   Operation 341 'xor' 'xor_ln658_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln658 = and i1 %icmp_ln621, %xor_ln658_2" [pynq_dsp_hls.cpp:124]   --->   Operation 342 'and' 'and_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln658 = or i1 %p_Result_26, %and_ln658" [pynq_dsp_hls.cpp:124]   --->   Operation 343 'or' 'or_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln658_1 = xor i1 %p_Result_23, true" [pynq_dsp_hls.cpp:124]   --->   Operation 344 'xor' 'xor_ln658_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln658, %xor_ln658_1" [pynq_dsp_hls.cpp:124]   --->   Operation 345 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 346 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln659 = and i1 %p_Result_26, %or_ln557" [pynq_dsp_hls.cpp:124]   --->   Operation 346 'and' 'and_ln659' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1" [pynq_dsp_hls.cpp:125]   --->   Operation 347 'shl' 'shl_ln604_1' <Predicate = (and_ln603_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 348 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %and_ln603_3, i32 %shl_ln604_1, i32 %select_ln403_3" [pynq_dsp_hls.cpp:125]   --->   Operation 348 'select' 'p_Val2_20' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [pynq_dsp_hls.cpp:125]   --->   Operation 349 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 350 [1/1] (0.97ns)   --->   "%and_ln639_1 = and i1 %icmp_ln631_1, %xor_ln621_3" [pynq_dsp_hls.cpp:125]   --->   Operation 350 'and' 'and_ln639_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_2)   --->   "%Range1_all_ones_2 = and i1 %select_ln631_1, %Range1_all_ones_3" [pynq_dsp_hls.cpp:125]   --->   Operation 351 'and' 'Range1_all_ones_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 352 [1/1] (0.97ns)   --->   "%Range1_all_zeros_2 = xor i1 %Range1_all_ones_3, true" [pynq_dsp_hls.cpp:125]   --->   Operation 352 'xor' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%and_ln641_1 = and i1 %icmp_ln641_1, %Range1_all_zeros_2" [pynq_dsp_hls.cpp:125]   --->   Operation 353 'and' 'and_ln641_1' <Predicate = (!and_ln603_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_3)   --->   "%or_ln645_1 = or i1 %Range1_all_zeros_3, %xor_ln621_3" [pynq_dsp_hls.cpp:125]   --->   Operation 354 'or' 'or_ln645_1' <Predicate = (!and_ln642_1 & !and_ln603_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_2)   --->   "%select_ln642_2 = select i1 %and_ln642_1, i1 %Range1_all_ones_3, i1 %xor_ln621_3" [pynq_dsp_hls.cpp:125]   --->   Operation 355 'select' 'select_ln642_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 356 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln639_2 = select i1 %and_ln639_1, i1 %Range1_all_ones_2, i1 %select_ln642_2" [pynq_dsp_hls.cpp:125]   --->   Operation 356 'select' 'select_ln639_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 357 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln642_3 = select i1 %and_ln642_1, i1 %Range1_all_zeros_2, i1 %or_ln645_1" [pynq_dsp_hls.cpp:125]   --->   Operation 357 'select' 'select_ln642_3' <Predicate = (!and_ln603_5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%select_ln639_3 = select i1 %and_ln639_1, i1 %and_ln641_1, i1 %select_ln642_3" [pynq_dsp_hls.cpp:125]   --->   Operation 358 'select' 'select_ln639_3' <Predicate = (!and_ln603_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%deleted_zeros_1 = select i1 %and_ln603_5, i1 %select_ln639_2, i1 %select_ln639_3" [pynq_dsp_hls.cpp:125]   --->   Operation 359 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%xor_ln652_3 = xor i1 %select_ln631_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 360 'xor' 'xor_ln652_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%or_ln652_2 = or i1 %or_ln652_5, %xor_ln652_3" [pynq_dsp_hls.cpp:125]   --->   Operation 361 'or' 'or_ln652_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%and_ln652_1 = and i1 %select_ln639_2, %or_ln652_5" [pynq_dsp_hls.cpp:125]   --->   Operation 362 'and' 'and_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)" [pynq_dsp_hls.cpp:125]   --->   Operation 363 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%or_ln652_3 = or i1 %tmp_28, %Range1_all_zeros_2" [pynq_dsp_hls.cpp:125]   --->   Operation 364 'or' 'or_ln652_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 365 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones_1 = select i1 %or_ln652_2, i1 %and_ln652_1, i1 %or_ln652_3" [pynq_dsp_hls.cpp:125]   --->   Operation 365 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_1)   --->   "%and_ln654_1 = and i1 %and_ln603_5, %select_ln639_2" [pynq_dsp_hls.cpp:125]   --->   Operation 366 'and' 'and_ln654_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_1)   --->   "%empty_20 = xor i1 %and_ln654_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 367 'xor' 'empty_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 368 [1/1] (0.97ns)   --->   "%xor_ln621_1 = xor i1 %icmp_ln621_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 368 'xor' 'xor_ln621_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln659_2)   --->   "%or_ln557_1 = or i1 %deleted_ones_1, %xor_ln621_1" [pynq_dsp_hls.cpp:125]   --->   Operation 369 'or' 'or_ln557_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_7)   --->   "%and_ln621_6 = and i1 %p_Result_30, %xor_ln621_1" [pynq_dsp_hls.cpp:125]   --->   Operation 370 'and' 'and_ln621_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln621_7 = and i1 %and_ln621_6, %p_Result_27" [pynq_dsp_hls.cpp:125]   --->   Operation 371 'and' 'and_ln621_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_1)   --->   "%and_ln557_1 = and i1 %icmp_ln621_1, %p_Result_27" [pynq_dsp_hls.cpp:125]   --->   Operation 372 'and' 'and_ln557_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 373 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln557_1 = select i1 %and_ln557_1, i1 %empty_20, i1 %and_ln621_7" [pynq_dsp_hls.cpp:125]   --->   Operation 373 'select' 'select_ln557_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 374 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln658 = xor i1 %deleted_zeros_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 374 'xor' 'xor_ln658' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%and_ln658_2 = and i1 %icmp_ln621_1, %xor_ln658" [pynq_dsp_hls.cpp:125]   --->   Operation 375 'and' 'and_ln658_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln658_1 = or i1 %p_Result_30, %and_ln658_2" [pynq_dsp_hls.cpp:125]   --->   Operation 376 'or' 'or_ln658_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln658_3 = xor i1 %p_Result_27, true" [pynq_dsp_hls.cpp:125]   --->   Operation 377 'xor' 'xor_ln658_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 378 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln658_1, %xor_ln658_3" [pynq_dsp_hls.cpp:125]   --->   Operation 378 'and' 'overflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln659_2 = and i1 %p_Result_30, %or_ln557_1" [pynq_dsp_hls.cpp:125]   --->   Operation 379 'and' 'and_ln659_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.91>
ST_36 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln659 = xor i1 %and_ln659, true" [pynq_dsp_hls.cpp:124]   --->   Operation 380 'xor' 'xor_ln659' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %select_ln557, %xor_ln659" [pynq_dsp_hls.cpp:124]   --->   Operation 381 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch_V)   --->   "%or_ln340 = or i1 %underflow, %overflow" [pynq_dsp_hls.cpp:124]   --->   Operation 382 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln340 = xor i1 %select_ln557, true" [pynq_dsp_hls.cpp:124]   --->   Operation 383 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_2 = or i1 %overflow, %xor_ln340" [pynq_dsp_hls.cpp:124]   --->   Operation 384 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_3 = or i1 %or_ln340_2, %and_ln659" [pynq_dsp_hls.cpp:124]   --->   Operation 385 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch_V)   --->   "%select_ln340 = select i1 %or_ln340, i32 2147483647, i32 %p_Val2_14" [pynq_dsp_hls.cpp:124]   --->   Operation 386 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 -2147483648" [pynq_dsp_hls.cpp:124]   --->   Operation 387 'select' 'select_ln571' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%or_ln571 = or i1 %icmp_ln571, %underflow" [pynq_dsp_hls.cpp:124]   --->   Operation 388 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %or_ln571, i32 %select_ln571, i32 %p_Val2_14" [pynq_dsp_hls.cpp:124]   --->   Operation 389 'select' 'select_ln571_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp58)   --->   "%sel_tmp57_demorgan = or i1 %icmp_ln571, %empty_16" [pynq_dsp_hls.cpp:124]   --->   Operation 390 'or' 'sel_tmp57_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp58 = select i1 %sel_tmp57_demorgan, i32 %select_ln571_1, i32 %p_Val2_14" [pynq_dsp_hls.cpp:124]   --->   Operation 391 'select' 'sel_tmp58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [pynq_dsp_hls.cpp:124]   --->   Operation 392 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%and_ln340 = and i1 %or_ln340_3, %xor_ln571" [pynq_dsp_hls.cpp:124]   --->   Operation 393 'and' 'and_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 394 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln340_1 = and i1 %and_ln340, %empty_16" [pynq_dsp_hls.cpp:124]   --->   Operation 394 'and' 'and_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%currentData_lch_V = select i1 %and_ln340_1, i32 %select_ln340, i32 %sel_tmp58" [pynq_dsp_hls.cpp:124]   --->   Operation 395 'select' 'currentData_lch_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln659_1 = xor i1 %and_ln659_2, true" [pynq_dsp_hls.cpp:125]   --->   Operation 396 'xor' 'xor_ln659_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 397 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %select_ln557_1, %xor_ln659_1" [pynq_dsp_hls.cpp:125]   --->   Operation 397 'and' 'underflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node currentData_rch_V)   --->   "%or_ln340_1 = or i1 %underflow_1, %overflow_1" [pynq_dsp_hls.cpp:125]   --->   Operation 398 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_3)   --->   "%xor_ln340_1 = xor i1 %select_ln557_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 399 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_3)   --->   "%or_ln340_4 = or i1 %overflow_1, %xor_ln340_1" [pynq_dsp_hls.cpp:125]   --->   Operation 400 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_3)   --->   "%or_ln340_5 = or i1 %or_ln340_4, %and_ln659_2" [pynq_dsp_hls.cpp:125]   --->   Operation 401 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node currentData_rch_V)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i32 2147483647, i32 %p_Val2_20" [pynq_dsp_hls.cpp:125]   --->   Operation 402 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571_2 = select i1 %icmp_ln571_1, i32 0, i32 -2147483648" [pynq_dsp_hls.cpp:125]   --->   Operation 403 'select' 'select_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%or_ln571_1 = or i1 %icmp_ln571_1, %underflow_1" [pynq_dsp_hls.cpp:125]   --->   Operation 404 'or' 'or_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 405 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571_1, i32 %select_ln571_2, i32 %p_Val2_20" [pynq_dsp_hls.cpp:125]   --->   Operation 405 'select' 'select_ln571_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp123)   --->   "%sel_tmp122_demorgan = or i1 %icmp_ln571_1, %empty_19" [pynq_dsp_hls.cpp:125]   --->   Operation 406 'or' 'sel_tmp122_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp123 = select i1 %sel_tmp122_demorgan, i32 %select_ln571_3, i32 %p_Val2_20" [pynq_dsp_hls.cpp:125]   --->   Operation 407 'select' 'sel_tmp123' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_3)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [pynq_dsp_hls.cpp:125]   --->   Operation 408 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_3)   --->   "%and_ln340_2 = and i1 %or_ln340_5, %xor_ln571_1" [pynq_dsp_hls.cpp:125]   --->   Operation 409 'and' 'and_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln340_3 = and i1 %and_ln340_2, %empty_19" [pynq_dsp_hls.cpp:125]   --->   Operation 410 'and' 'and_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 411 [1/1] (0.97ns) (out node of the LUT)   --->   "%currentData_rch_V = select i1 %and_ln340_3, i32 %select_ln340_1, i32 %sel_tmp123" [pynq_dsp_hls.cpp:125]   --->   Operation 411 'select' 'currentData_rch_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "store i32 %currentData_rch_V, i32* %p_Val2_1" [pynq_dsp_hls.cpp:155]   --->   Operation 412 'store' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (0.00ns)   --->   "store i32 %currentData_lch_V, i32* %p_Val2_s" [pynq_dsp_hls.cpp:155]   --->   Operation 413 'store' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 414 [1/1] (1.76ns)   --->   "br label %ap_fixed_base.exit574" [pynq_dsp_hls.cpp:155]   --->   Operation 414 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 36> <Delay = 2.55>
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %_ifconv ], [ %stageIndex_V, %ap_fixed_base.exit574.backedge ]"   --->   Operation 415 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 416 [1/1] (1.13ns)   --->   "%icmp_ln887 = icmp eq i3 %t_V, -4" [pynq_dsp_hls.cpp:127]   --->   Operation 416 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 417 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 417 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 418 [1/1] (1.65ns)   --->   "%stageIndex_V = add i3 %t_V, 1" [pynq_dsp_hls.cpp:127]   --->   Operation 418 'add' 'stageIndex_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %_ifconv128, label %1" [pynq_dsp_hls.cpp:127]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V, i2 0)" [pynq_dsp_hls.cpp:129]   --->   Operation 420 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %tmp_6 to i64" [pynq_dsp_hls.cpp:129]   --->   Operation 421 'zext' 'zext_ln129' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_37 : Operation 422 [1/1] (0.00ns)   --->   "%configRegAddr = getelementptr [48 x i8]* %configReg, i64 0, i64 %zext_ln129" [pynq_dsp_hls.cpp:129]   --->   Operation 422 'getelementptr' 'configRegAddr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_37 : Operation 423 [2/2] (2.32ns)   --->   "%configRegAddr_load = load i8* %configRegAddr, align 1" [pynq_dsp_hls.cpp:132]   --->   Operation 423 'load' 'configRegAddr_load' <Predicate = (!icmp_ln887)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 48> <RAM>
ST_37 : Operation 424 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [pynq_dsp_hls.cpp:154]   --->   Operation 424 'load' 'p_Val2_load' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_37 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 31)" [pynq_dsp_hls.cpp:154]   --->   Operation 425 'bitselect' 'p_Result_31' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_37 : Operation 426 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %p_Val2_load" [pynq_dsp_hls.cpp:154]   --->   Operation 426 'sub' 'tmp_V' <Predicate = (icmp_ln887)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.68>
ST_38 : Operation 427 [1/2] (2.32ns)   --->   "%configRegAddr_load = load i8* %configRegAddr, align 1" [pynq_dsp_hls.cpp:132]   --->   Operation 427 'load' 'configRegAddr_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 48> <RAM>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i8 %configRegAddr_load to i4" [pynq_dsp_hls.cpp:132]   --->   Operation 428 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (1.36ns)   --->   "switch i4 %trunc_ln132, label %ap_fixed_base.exit574.backedge [
    i4 0, label %2
    i4 1, label %3
    i4 2, label %._crit_edge513
    i4 3, label %._crit_edge513
    i4 4, label %._crit_edge513
    i4 5, label %._crit_edge513
    i4 6, label %._crit_edge513
    i4 7, label %._crit_edge513
    i4 -8, label %._crit_edge513
    i4 -7, label %._crit_edge513
  ]" [pynq_dsp_hls.cpp:132]   --->   Operation 429 'switch' <Predicate = true> <Delay = 1.36>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit574.backedge" [pynq_dsp_hls.cpp:138]   --->   Operation 430 'br' <Predicate = (trunc_ln132 == 1)> <Delay = 0.00>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "store i32 %currentData_rch_V, i32* %p_Val2_1" [pynq_dsp_hls.cpp:135]   --->   Operation 431 'store' <Predicate = (trunc_ln132 == 0)> <Delay = 0.00>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "store i32 %currentData_lch_V, i32* %p_Val2_s" [pynq_dsp_hls.cpp:135]   --->   Operation 432 'store' <Predicate = (trunc_ln132 == 0)> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit574.backedge" [pynq_dsp_hls.cpp:135]   --->   Operation 433 'br' <Predicate = (trunc_ln132 == 0)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (0.00ns)   --->   "store i32 %currentData_rch_V, i32* %p_Val2_1" [pynq_dsp_hls.cpp:149]   --->   Operation 434 'store' <Predicate = (trunc_ln132 == 9) | (trunc_ln132 == 8) | (trunc_ln132 == 7) | (trunc_ln132 == 6) | (trunc_ln132 == 5) | (trunc_ln132 == 4) | (trunc_ln132 == 3) | (trunc_ln132 == 2)> <Delay = 0.00>
ST_39 : Operation 435 [1/1] (0.00ns)   --->   "store i32 %currentData_lch_V, i32* %p_Val2_s" [pynq_dsp_hls.cpp:149]   --->   Operation 435 'store' <Predicate = (trunc_ln132 == 9) | (trunc_ln132 == 8) | (trunc_ln132 == 7) | (trunc_ln132 == 6) | (trunc_ln132 == 5) | (trunc_ln132 == 4) | (trunc_ln132 == 3) | (trunc_ln132 == 2)> <Delay = 0.00>
ST_39 : Operation 436 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit574.backedge" [pynq_dsp_hls.cpp:149]   --->   Operation 436 'br' <Predicate = (trunc_ln132 == 9) | (trunc_ln132 == 8) | (trunc_ln132 == 7) | (trunc_ln132 == 6) | (trunc_ln132 == 5) | (trunc_ln132 == 4) | (trunc_ln132 == 3) | (trunc_ln132 == 2)> <Delay = 0.00>
ST_39 : Operation 437 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit574"   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 37> <Delay = 6.64>
ST_40 : Operation 438 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i32* %p_Val2_1" [pynq_dsp_hls.cpp:155]   --->   Operation 438 'load' 'p_Val2_1_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 439 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp eq i32 %p_Val2_load, 0" [pynq_dsp_hls.cpp:154]   --->   Operation 439 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 440 [1/1] (0.69ns)   --->   "%tmp_V_4 = select i1 %p_Result_31, i32 %tmp_V, i32 %p_Val2_load" [pynq_dsp_hls.cpp:154]   --->   Operation 440 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_4, i32 31, i32 0)" [pynq_dsp_hls.cpp:154]   --->   Operation 441 'partselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_32, i1 true) nounwind" [pynq_dsp_hls.cpp:154]   --->   Operation 442 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 443 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 32, %l" [pynq_dsp_hls.cpp:154]   --->   Operation 443 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [pynq_dsp_hls.cpp:154]   --->   Operation 444 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [pynq_dsp_hls.cpp:154]   --->   Operation 445 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1_load, i32 31)" [pynq_dsp_hls.cpp:155]   --->   Operation 446 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 447 [1/1] (2.55ns)   --->   "%tmp_V_2 = sub nsw i32 0, %p_Val2_1_load" [pynq_dsp_hls.cpp:155]   --->   Operation 447 'sub' 'tmp_V_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 6.64>
ST_41 : Operation 448 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [pynq_dsp_hls.cpp:154]   --->   Operation 448 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_30 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [pynq_dsp_hls.cpp:154]   --->   Operation 449 'partselect' 'tmp_30' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 450 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_30, 0" [pynq_dsp_hls.cpp:154]   --->   Operation 450 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 451 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -7, %trunc_ln947" [pynq_dsp_hls.cpp:154]   --->   Operation 451 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i32" [pynq_dsp_hls.cpp:154]   --->   Operation 452 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i32 -1, %zext_ln947" [pynq_dsp_hls.cpp:154]   --->   Operation 453 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_12 = and i32 %tmp_V_4, %lshr_ln947" [pynq_dsp_hls.cpp:154]   --->   Operation 454 'and' 'p_Result_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 455 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i32 %p_Result_12, 0" [pynq_dsp_hls.cpp:154]   --->   Operation 455 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [pynq_dsp_hls.cpp:154]   --->   Operation 456 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [pynq_dsp_hls.cpp:154]   --->   Operation 457 'bitselect' 'tmp_31' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_31, true" [pynq_dsp_hls.cpp:154]   --->   Operation 458 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_4, i32 %lsb_index)" [pynq_dsp_hls.cpp:154]   --->   Operation 459 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_6, %xor_ln949" [pynq_dsp_hls.cpp:154]   --->   Operation 460 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949, %a" [pynq_dsp_hls.cpp:154]   --->   Operation 461 'or' 'or_ln949_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 462 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 462 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_41 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [pynq_dsp_hls.cpp:154]   --->   Operation 463 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 464 [1/1] (2.47ns)   --->   "%icmp_ln935_1 = icmp eq i32 %p_Val2_1_load, 0" [pynq_dsp_hls.cpp:155]   --->   Operation 464 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [1/1] (0.69ns)   --->   "%tmp_V_5 = select i1 %p_Result_34, i32 %tmp_V_2, i32 %p_Val2_1_load" [pynq_dsp_hls.cpp:155]   --->   Operation 465 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_35 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_5, i32 31, i32 0)" [pynq_dsp_hls.cpp:155]   --->   Operation 466 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 467 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_35, i1 true) nounwind" [pynq_dsp_hls.cpp:155]   --->   Operation 467 'cttz' 'l_1' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 468 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 32, %l_1" [pynq_dsp_hls.cpp:155]   --->   Operation 468 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i6" [pynq_dsp_hls.cpp:155]   --->   Operation 469 'trunc' 'trunc_ln947_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [pynq_dsp_hls.cpp:155]   --->   Operation 470 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 42 <SV = 39> <Delay = 6.97>
ST_42 : Operation 471 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [pynq_dsp_hls.cpp:154]   --->   Operation 471 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958 = lshr i32 %tmp_V_4, %add_ln958" [pynq_dsp_hls.cpp:154]   --->   Operation 472 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 473 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [pynq_dsp_hls.cpp:154]   --->   Operation 473 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln958 = shl i32 %tmp_V_4, %sub_ln958" [pynq_dsp_hls.cpp:154]   --->   Operation 474 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [pynq_dsp_hls.cpp:154]   --->   Operation 475 'select' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 476 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_3 = add i32 %or_ln, %m_2" [pynq_dsp_hls.cpp:154]   --->   Operation 476 'add' 'm_3' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "%m = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)" [pynq_dsp_hls.cpp:154]   --->   Operation 477 'partselect' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)" [pynq_dsp_hls.cpp:154]   --->   Operation 478 'bitselect' 'tmp_32' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [pynq_dsp_hls.cpp:155]   --->   Operation 479 'add' 'lsb_index_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [pynq_dsp_hls.cpp:155]   --->   Operation 480 'partselect' 'tmp_34' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_42 : Operation 481 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_34, 0" [pynq_dsp_hls.cpp:155]   --->   Operation 481 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 482 [1/1] (1.82ns)   --->   "%sub_ln947_1 = sub i6 -7, %trunc_ln947_1" [pynq_dsp_hls.cpp:155]   --->   Operation 482 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i6 %sub_ln947_1 to i32" [pynq_dsp_hls.cpp:155]   --->   Operation 483 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_42 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i32 -1, %zext_ln947_1" [pynq_dsp_hls.cpp:155]   --->   Operation 484 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_18 = and i32 %tmp_V_5, %lshr_ln947_1" [pynq_dsp_hls.cpp:155]   --->   Operation 485 'and' 'p_Result_18' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 486 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i32 %p_Result_18, 0" [pynq_dsp_hls.cpp:155]   --->   Operation 486 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935_1)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [pynq_dsp_hls.cpp:155]   --->   Operation 487 'and' 'a_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [pynq_dsp_hls.cpp:155]   --->   Operation 488 'bitselect' 'tmp_35' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_35, true" [pynq_dsp_hls.cpp:155]   --->   Operation 489 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_5, i32 %lsb_index_1)" [pynq_dsp_hls.cpp:155]   --->   Operation 490 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_19, %xor_ln949_1" [pynq_dsp_hls.cpp:155]   --->   Operation 491 'and' 'and_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949_1, %a_1" [pynq_dsp_hls.cpp:155]   --->   Operation 492 'or' 'or_ln949' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [pynq_dsp_hls.cpp:155]   --->   Operation 493 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.97>
ST_42 : Operation 494 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [pynq_dsp_hls.cpp:155]   --->   Operation 494 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 6.97>
ST_43 : Operation 495 [1/1] (0.00ns)   --->   "%m_11 = zext i31 %m to i32" [pynq_dsp_hls.cpp:154]   --->   Operation 495 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 496 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_32, i8 127, i8 126" [pynq_dsp_hls.cpp:154]   --->   Operation 496 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 9, %trunc_ln943" [pynq_dsp_hls.cpp:154]   --->   Operation 497 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 498 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [pynq_dsp_hls.cpp:154]   --->   Operation 498 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_31, i8 %add_ln964)" [pynq_dsp_hls.cpp:154]   --->   Operation 499 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 500 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_5, i32 23, i32 31)" [pynq_dsp_hls.cpp:154]   --->   Operation 500 'partset' 'p_Result_33' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 501 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [pynq_dsp_hls.cpp:155]   --->   Operation 501 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958_1 = lshr i32 %tmp_V_5, %add_ln958_1" [pynq_dsp_hls.cpp:155]   --->   Operation 502 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 503 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [pynq_dsp_hls.cpp:155]   --->   Operation 503 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958_1 = shl i32 %tmp_V_5, %sub_ln958_1" [pynq_dsp_hls.cpp:155]   --->   Operation 504 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [pynq_dsp_hls.cpp:155]   --->   Operation 505 'select' 'm_7' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 506 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i32 %or_ln949_1, %m_7" [pynq_dsp_hls.cpp:155]   --->   Operation 506 'add' 'm_8' <Predicate = (!icmp_ln935_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 507 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)" [pynq_dsp_hls.cpp:155]   --->   Operation 507 'partselect' 'm_s' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_43 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)" [pynq_dsp_hls.cpp:155]   --->   Operation 508 'bitselect' 'tmp_36' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>

State 44 <SV = 41> <Delay = 5.70>
ST_44 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_33 to float" [pynq_dsp_hls.cpp:154]   --->   Operation 509 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 510 [4/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 8.388608e+06" [pynq_dsp_hls.cpp:154]   --->   Operation 510 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 511 [1/1] (0.00ns)   --->   "%m_12 = zext i31 %m_s to i32" [pynq_dsp_hls.cpp:155]   --->   Operation 511 'zext' 'm_12' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_44 : Operation 512 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_36, i8 127, i8 126" [pynq_dsp_hls.cpp:155]   --->   Operation 512 'select' 'select_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 9, %trunc_ln943_1" [pynq_dsp_hls.cpp:155]   --->   Operation 513 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 514 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [pynq_dsp_hls.cpp:155]   --->   Operation 514 'add' 'add_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_34, i8 %add_ln964_1)" [pynq_dsp_hls.cpp:155]   --->   Operation 515 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_36 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_12, i9 %tmp_7, i32 23, i32 31)" [pynq_dsp_hls.cpp:155]   --->   Operation 516 'partset' 'p_Result_36' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>

State 45 <SV = 42> <Delay = 5.70>
ST_45 : Operation 517 [3/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 8.388608e+06" [pynq_dsp_hls.cpp:154]   --->   Operation 517 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 518 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_36 to float" [pynq_dsp_hls.cpp:155]   --->   Operation 518 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_45 : Operation 519 [4/4] (5.70ns)   --->   "%phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06" [pynq_dsp_hls.cpp:155]   --->   Operation 519 'fmul' 'phitmp1' <Predicate = (!icmp_ln935_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 5.70>
ST_46 : Operation 520 [2/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 8.388608e+06" [pynq_dsp_hls.cpp:154]   --->   Operation 520 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 521 [3/4] (5.70ns)   --->   "%phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06" [pynq_dsp_hls.cpp:155]   --->   Operation 521 'fmul' 'phitmp1' <Predicate = (!icmp_ln935_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 5.70>
ST_47 : Operation 522 [1/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 8.388608e+06" [pynq_dsp_hls.cpp:154]   --->   Operation 522 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 523 [2/4] (5.70ns)   --->   "%phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06" [pynq_dsp_hls.cpp:155]   --->   Operation 523 'fmul' 'phitmp1' <Predicate = (!icmp_ln935_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 5.70>
ST_48 : Operation 524 [1/4] (5.70ns)   --->   "%phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06" [pynq_dsp_hls.cpp:155]   --->   Operation 524 'fmul' 'phitmp1' <Predicate = (!icmp_ln935_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %phitmp to i32" [pynq_dsp_hls.cpp:156]   --->   Operation 525 'bitcast' 'bitcast_ln705' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.69ns)   --->   "%reg_V = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln705" [pynq_dsp_hls.cpp:156]   --->   Operation 526 'select' 'reg_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:156]   --->   Operation 527 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 528 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:156]   --->   Operation 528 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%p_Result_s_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:156]   --->   Operation 529 'partselect' 'p_Result_s_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "%exp_V_2 = zext i8 %p_Result_s_22 to i9" [pynq_dsp_hls.cpp:156]   --->   Operation 530 'zext' 'exp_V_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:156]   --->   Operation 531 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 532 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:156]   --->   Operation 532 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 533 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_2" [pynq_dsp_hls.cpp:156]   --->   Operation 533 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 534 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s_22, -106" [pynq_dsp_hls.cpp:156]   --->   Operation 534 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 6.84>
ST_49 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:156]   --->   Operation 535 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_49 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:156]   --->   Operation 536 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_49 : Operation 537 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:156]   --->   Operation 537 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 538 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:156]   --->   Operation 538 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 539 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:156]   --->   Operation 539 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_38 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_3, i32 5, i32 8)" [pynq_dsp_hls.cpp:156]   --->   Operation 540 'partselect' 'tmp_38' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (1.30ns)   --->   "%icmp_ln295 = icmp slt i4 %tmp_38, 1" [pynq_dsp_hls.cpp:156]   --->   Operation 541 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_8, %sext_ln281" [pynq_dsp_hls.cpp:156]   --->   Operation 542 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:156]   --->   Operation 543 'xor' 'xor_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:156]   --->   Operation 544 'and' 'and_ln282' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_8, i24 0" [pynq_dsp_hls.cpp:156]   --->   Operation 545 'select' 'select_ln282' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 546 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:156]   --->   Operation 546 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:156]   --->   Operation 547 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 548 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:156]   --->   Operation 548 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:156]   --->   Operation 549 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 550 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 %select_ln282" [pynq_dsp_hls.cpp:156]   --->   Operation 550 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:156]   --->   Operation 551 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:156]   --->   Operation 552 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:156]   --->   Operation 553 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln705_1 = bitcast float %phitmp1 to i32" [pynq_dsp_hls.cpp:157]   --->   Operation 554 'bitcast' 'bitcast_ln705_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_49 : Operation 555 [1/1] (0.69ns)   --->   "%reg_V_1 = select i1 %icmp_ln935_1, i32 0, i32 %bitcast_ln705_1" [pynq_dsp_hls.cpp:157]   --->   Operation 555 'select' 'reg_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:157]   --->   Operation 556 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:157]   --->   Operation 557 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 558 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:157]   --->   Operation 558 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 559 [1/1] (0.00ns)   --->   "%exp_V_3 = zext i8 %p_Result_1 to i9" [pynq_dsp_hls.cpp:157]   --->   Operation 559 'zext' 'exp_V_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:157]   --->   Operation 560 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 561 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:157]   --->   Operation 561 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 562 [1/1] (1.82ns)   --->   "%sh_amt_4 = sub i9 150, %exp_V_3" [pynq_dsp_hls.cpp:157]   --->   Operation 562 'sub' 'sh_amt_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 563 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_1, -106" [pynq_dsp_hls.cpp:157]   --->   Operation 563 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 6.84>
ST_50 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln283 = zext i24 %tmp_8 to i32" [pynq_dsp_hls.cpp:156]   --->   Operation 564 'zext' 'zext_ln283' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_50 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:156]   --->   Operation 565 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_50 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:156]   --->   Operation 566 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_39, i32 -1, i32 0" [pynq_dsp_hls.cpp:156]   --->   Operation 567 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i32 %zext_ln283, %sext_ln294" [pynq_dsp_hls.cpp:156]   --->   Operation 568 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln285 = zext i24 %select_ln285 to i32" [pynq_dsp_hls.cpp:156]   --->   Operation 569 'zext' 'zext_ln285' <Predicate = (!and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_50 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i32 %shl_ln297, i32 %zext_ln285" [pynq_dsp_hls.cpp:156]   --->   Operation 570 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 571 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i32 0, i32 %select_ln295" [pynq_dsp_hls.cpp:156]   --->   Operation 571 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:156]   --->   Operation 572 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:156]   --->   Operation 573 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 574 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i32 %select_ln288, i32 %select_ln278" [pynq_dsp_hls.cpp:156]   --->   Operation 574 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:157]   --->   Operation 575 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_50 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_4 to i24" [pynq_dsp_hls.cpp:157]   --->   Operation 576 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_50 : Operation 577 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_4, 0" [pynq_dsp_hls.cpp:157]   --->   Operation 577 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 578 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_4, 25" [pynq_dsp_hls.cpp:157]   --->   Operation 578 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 579 [1/1] (1.82ns)   --->   "%sh_amt_5 = sub i9 0, %sh_amt_4" [pynq_dsp_hls.cpp:157]   --->   Operation 579 'sub' 'sh_amt_5' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_41 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_5, i32 5, i32 8)" [pynq_dsp_hls.cpp:157]   --->   Operation 580 'partselect' 'tmp_41' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_50 : Operation 581 [1/1] (1.30ns)   --->   "%icmp_ln295_1 = icmp slt i4 %tmp_41, 1" [pynq_dsp_hls.cpp:157]   --->   Operation 581 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_9, %sext_ln281_1" [pynq_dsp_hls.cpp:157]   --->   Operation 582 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:157]   --->   Operation 583 'xor' 'xor_ln278_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:157]   --->   Operation 584 'and' 'and_ln282_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 585 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_9, i24 0" [pynq_dsp_hls.cpp:157]   --->   Operation 585 'select' 'select_ln282_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 586 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:157]   --->   Operation 586 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:157]   --->   Operation 587 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 588 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:157]   --->   Operation 588 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:157]   --->   Operation 589 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 590 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:157]   --->   Operation 590 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:157]   --->   Operation 591 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:157]   --->   Operation 592 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 593 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:157]   --->   Operation 593 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 594 [1/1] (2.49ns)   --->   "%ret_V_3 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:160]   --->   Operation 594 'add' 'ret_V_3' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 7.00>
ST_51 : Operation 595 [1/1] (2.55ns)   --->   "%sub_ln461 = sub i32 0, %select_ln285_1" [pynq_dsp_hls.cpp:156]   --->   Operation 595 'sub' 'sub_ln461' <Predicate = (p_Result_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 596 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_37, i32 %sub_ln461, i32 %select_ln285_1" [pynq_dsp_hls.cpp:156]   --->   Operation 596 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%zext_ln283_1 = zext i24 %tmp_9 to i32" [pynq_dsp_hls.cpp:157]   --->   Operation 597 'zext' 'zext_ln283_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_51 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_5 to i32" [pynq_dsp_hls.cpp:157]   --->   Operation 598 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_51 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:157]   --->   Operation 599 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_42, i32 -1, i32 0" [pynq_dsp_hls.cpp:157]   --->   Operation 600 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i32 %zext_ln283_1, %sext_ln294_1" [pynq_dsp_hls.cpp:157]   --->   Operation 601 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%zext_ln285_1 = zext i24 %select_ln285_2 to i32" [pynq_dsp_hls.cpp:157]   --->   Operation 602 'zext' 'zext_ln285_1' <Predicate = (!and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_51 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i32 %shl_ln297_1, i32 %zext_ln285_1" [pynq_dsp_hls.cpp:157]   --->   Operation 603 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 604 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i32 0, i32 %select_ln295_1" [pynq_dsp_hls.cpp:157]   --->   Operation 604 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:157]   --->   Operation 605 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:157]   --->   Operation 606 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 607 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i32 %select_ln288_1, i32 %select_ln278_1" [pynq_dsp_hls.cpp:157]   --->   Operation 607 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_3 to i64" [pynq_dsp_hls.cpp:160]   --->   Operation 608 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 609 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:160]   --->   Operation 609 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 610 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:160]   --->   Operation 610 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 49> <Delay = 7.00>
ST_52 : Operation 611 [1/1] (2.55ns)   --->   "%sub_ln461_1 = sub i32 0, %select_ln285_3" [pynq_dsp_hls.cpp:157]   --->   Operation 611 'sub' 'sub_ln461_1' <Predicate = (p_Result_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 612 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_38, i32 %sub_ln461_1, i32 %select_ln285_3" [pynq_dsp_hls.cpp:157]   --->   Operation 612 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 613 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %select_ln303, i4 -1)" [pynq_dsp_hls.cpp:160]   --->   Operation 613 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 50> <Delay = 7.00>
ST_53 : Operation 614 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %select_ln303_1, i4 -1)" [pynq_dsp_hls.cpp:161]   --->   Operation 614 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 51> <Delay = 7.00>
ST_54 : Operation 615 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:161]   --->   Operation 615 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 52> <Delay = 7.00>
ST_55 : Operation 616 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:161]   --->   Operation 616 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 53> <Delay = 7.00>
ST_56 : Operation 617 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:161]   --->   Operation 617 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 54> <Delay = 7.00>
ST_57 : Operation 618 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:161]   --->   Operation 618 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 55> <Delay = 7.00>
ST_58 : Operation 619 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:161]   --->   Operation 619 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 620 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:162]   --->   Operation 620 'br' <Predicate = (!icmp_ln761 & !or_ln107)> <Delay = 1.81>
ST_58 : Operation 621 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv128 ], [ %lrclk_V_read, %0 ]" [pynq_dsp_hls.cpp:82]   --->   Operation 621 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 622 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv128 ], [ true, %0 ]"   --->   Operation 622 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 623 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv128 ], [ %xor_ln102, %0 ]" [pynq_dsp_hls.cpp:102]   --->   Operation 623 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 624 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST13, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new14" [pynq_dsp_hls.cpp:102]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 625 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:105]   --->   Operation 625 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_58 : Operation 626 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new14"   --->   Operation 626 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_58 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:82]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 628 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:103]   --->   Operation 628 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_58 : Operation 629 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 629 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_58 : Operation 630 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:162]   --->   Operation 630 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:82) [12]  (1 ns)
	'add' operation ('ret.V', pynq_dsp_hls.cpp:94) [22]  (2.49 ns)

 <State 2>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr', pynq_dsp_hls.cpp:94) [24]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 3>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 5>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 6>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [25]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:94) [26]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_1', pynq_dsp_hls.cpp:116) [43]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [44]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:116) [45]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:117) [46]  (7 ns)

 <State 19>: 0.698ns
The critical path consists of the following:
	'select' operation ('lsignExt.V', pynq_dsp_hls.cpp:118) [49]  (0.698 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:120) [53]  (6.41 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('lsrcf', pynq_dsp_hls.cpp:120) [54]  (5.7 ns)

 <State 27>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('lsrcf', pynq_dsp_hls.cpp:120) [54]  (5.7 ns)

 <State 28>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('lsrcf', pynq_dsp_hls.cpp:120) [54]  (5.7 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('lsrcf', pynq_dsp_hls.cpp:120) [54]  (5.7 ns)

 <State 30>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', pynq_dsp_hls.cpp:124) [57]  (4.44 ns)

 <State 31>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', pynq_dsp_hls.cpp:124) [57]  (4.44 ns)

 <State 32>: 5.72ns
The critical path consists of the following:
	'sub' operation ('F2', pynq_dsp_hls.cpp:124) [70]  (1.55 ns)
	'icmp' operation ('QUAN_INC', pynq_dsp_hls.cpp:124) [71]  (1.99 ns)
	'select' operation ('sh_amt', pynq_dsp_hls.cpp:124) [74]  (0.697 ns)
	'icmp' operation ('icmp_ln603', pynq_dsp_hls.cpp:124) [80]  (1.49 ns)

 <State 33>: 6.76ns
The critical path consists of the following:
	'select' operation ('tmp185_cast_cast', pynq_dsp_hls.cpp:124) [114]  (0.98 ns)
	'add' operation ('empty_15', pynq_dsp_hls.cpp:124) [115]  (3.79 ns)
	'icmp' operation ('empty_16', pynq_dsp_hls.cpp:124) [116]  (1.99 ns)

 <State 34>: 6.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln621', pynq_dsp_hls.cpp:124) [122]  (1.99 ns)
	'and' operation ('Range1_all_ones', pynq_dsp_hls.cpp:124) [129]  (4.61 ns)

 <State 35>: 6.39ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', pynq_dsp_hls.cpp:124) [87]  (0 ns)
	'select' operation ('__Val2__', pynq_dsp_hls.cpp:124) [109]  (4.42 ns)
	'and' operation ('and_ln621_2', pynq_dsp_hls.cpp:124) [168]  (0 ns)
	'and' operation ('and_ln621_3', pynq_dsp_hls.cpp:124) [169]  (0.978 ns)
	'select' operation ('sign', pynq_dsp_hls.cpp:124) [171]  (0.993 ns)

 <State 36>: 3.91ns
The critical path consists of the following:
	'xor' operation ('xor_ln659', pynq_dsp_hls.cpp:124) [178]  (0 ns)
	'and' operation ('underflow', pynq_dsp_hls.cpp:124) [179]  (0.978 ns)
	'or' operation ('or_ln571', pynq_dsp_hls.cpp:124) [186]  (0 ns)
	'select' operation ('select_ln571_1', pynq_dsp_hls.cpp:124) [187]  (0.978 ns)
	'select' operation ('sel_tmp58', pynq_dsp_hls.cpp:124) [189]  (0.978 ns)
	'select' operation ('currentData.lch.V', pynq_dsp_hls.cpp:124) [193]  (0.978 ns)

 <State 37>: 2.55ns
The critical path consists of the following:
	'load' operation ('p_Val2_load', pynq_dsp_hls.cpp:154) on local variable '__Val2__' [360]  (0 ns)
	'sub' operation ('tmp.V', pynq_dsp_hls.cpp:154) [364]  (2.55 ns)

 <State 38>: 3.69ns
The critical path consists of the following:
	'load' operation ('configRegAddr_load', pynq_dsp_hls.cpp:132) on array 'configReg' [344]  (2.32 ns)
	blocking operation 1.36 ns on control path)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 6.65ns
The critical path consists of the following:
	'select' operation ('tmp.V', pynq_dsp_hls.cpp:154) [365]  (0.698 ns)
	'cttz' operation ('l', pynq_dsp_hls.cpp:154) [367]  (3.4 ns)
	'sub' operation ('sub_ln944', pynq_dsp_hls.cpp:154) [368]  (2.55 ns)

 <State 41>: 6.65ns
The critical path consists of the following:
	'select' operation ('tmp.V', pynq_dsp_hls.cpp:155) [406]  (0.698 ns)
	'cttz' operation ('l', pynq_dsp_hls.cpp:155) [408]  (3.4 ns)
	'sub' operation ('sub_ln944_1', pynq_dsp_hls.cpp:155) [409]  (2.55 ns)

 <State 42>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958', pynq_dsp_hls.cpp:154) [386]  (2.55 ns)
	'lshr' operation ('lshr_ln958', pynq_dsp_hls.cpp:154) [387]  (0 ns)
	'select' operation ('m', pynq_dsp_hls.cpp:154) [390]  (0 ns)
	'add' operation ('m', pynq_dsp_hls.cpp:154) [391]  (4.42 ns)

 <State 43>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958_1', pynq_dsp_hls.cpp:155) [427]  (2.55 ns)
	'lshr' operation ('lshr_ln958_1', pynq_dsp_hls.cpp:155) [428]  (0 ns)
	'select' operation ('m', pynq_dsp_hls.cpp:155) [431]  (0 ns)
	'add' operation ('m', pynq_dsp_hls.cpp:155) [432]  (4.42 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', pynq_dsp_hls.cpp:154) [402]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', pynq_dsp_hls.cpp:154) [402]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', pynq_dsp_hls.cpp:154) [402]  (5.7 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', pynq_dsp_hls.cpp:154) [402]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp1', pynq_dsp_hls.cpp:155) [443]  (5.7 ns)

 <State 49>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284', pynq_dsp_hls.cpp:156) [457]  (1.66 ns)
	'and' operation ('and_ln284', pynq_dsp_hls.cpp:156) [472]  (0.978 ns)
	'and' operation ('and_ln285', pynq_dsp_hls.cpp:156) [473]  (0 ns)
	'select' operation ('select_ln285', pynq_dsp_hls.cpp:156) [474]  (4.2 ns)

 <State 50>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284_1', pynq_dsp_hls.cpp:157) [499]  (1.66 ns)
	'and' operation ('and_ln284_1', pynq_dsp_hls.cpp:157) [514]  (0.978 ns)
	'and' operation ('and_ln285_2', pynq_dsp_hls.cpp:157) [515]  (0 ns)
	'select' operation ('select_ln285_2', pynq_dsp_hls.cpp:157) [516]  (4.2 ns)

 <State 51>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_2', pynq_dsp_hls.cpp:160) [530]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:160) [531]  (7 ns)

 <State 52>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:160) [532]  (7 ns)

 <State 53>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [533]  (7 ns)

 <State 54>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [534]  (7 ns)

 <State 55>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [534]  (7 ns)

 <State 56>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [534]  (7 ns)

 <State 57>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [534]  (7 ns)

 <State 58>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:161) [534]  (7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
