Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 19:07:13 2024
| Host         : DESKTOP-LMFMNO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.175        0.000                      0                   60        0.227        0.000                      0                   60        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.175        0.000                      0                   60        0.227        0.000                      0                   60        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 2.148ns (76.183%)  route 0.672ns (23.817%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.452    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.576    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.126 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.696    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.810    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.144 r  cnter2_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.144    cnter2_reg_reg[28]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[29]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    cnter2_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 2.148ns (76.333%)  route 0.666ns (23.667%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.666     6.447    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  cnter1_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.571    cnter1_reg[0]_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.139 r  cnter1_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.139    cnter1_reg_reg[28]_i_1_n_6
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    cnter1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 2.037ns (75.207%)  route 0.672ns (24.793%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.452    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.576    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.126 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.696    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.810    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.033 r  cnter2_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.033    cnter2_reg_reg[28]_i_1_n_7
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[28]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    cnter2_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 2.034ns (75.180%)  route 0.672ns (24.820%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.452    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.576    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.126 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.696    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.030 r  cnter2_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.030    cnter2_reg_reg[24]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[25]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter2_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 2.037ns (75.361%)  route 0.666ns (24.639%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.666     6.447    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  cnter1_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.571    cnter1_reg[0]_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.028 r  cnter1_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.028    cnter1_reg_reg[28]_i_1_n_7
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[28]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    cnter1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 2.034ns (75.333%)  route 0.666ns (24.667%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.666     6.447    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  cnter1_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.571    cnter1_reg[0]_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.025 r  cnter1_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.025    cnter1_reg_reg[24]_i_1_n_6
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[25]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 2.013ns (74.985%)  route 0.672ns (25.014%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.452    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.576    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.126 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.696    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.009 r  cnter2_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.009    cnter2_reg_reg[24]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[27]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 2.013ns (75.140%)  route 0.666ns (24.860%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.666     6.447    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  cnter1_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.571    cnter1_reg[0]_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  cnter1_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.004    cnter1_reg_reg[24]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.939ns (74.276%)  route 0.672ns (25.724%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.452    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.576    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.126 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.696    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.935 r  cnter2_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.935    cnter2_reg_reg[24]_i_1_n_5
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[26]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter2_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 1.939ns (74.434%)  route 0.666ns (25.566%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.666     6.447    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  cnter1_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     6.571    cnter1_reg[0]_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 r  cnter1_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.930    cnter1_reg_reg[24]_i_1_n_5
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[26]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    cnter1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  7.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter1_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.729    cnter1_reg_reg_n_0_[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  cnter1_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.853    cnter1_reg_reg[0]_i_1_n_6
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter1_reg_reg[2]/Q
                         net (fo=2, routed)           0.067     1.729    cnter1_reg_reg_n_0_[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.856 r  cnter1_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    cnter1_reg_reg[0]_i_1_n_4
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter2_reg_reg[2]/Q
                         net (fo=2, routed)           0.070     1.732    cnter2_reg_reg_n_0_[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  cnter2_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    cnter2_reg_reg[0]_i_1_n_4
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.076     1.739    cnter2_reg_reg_n_0_[0]
    SLICE_X0Y61          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.863 r  cnter2_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    cnter2_reg_reg[0]_i_1_n_6
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.067     1.729    cnter1_reg_reg_n_0_[1]
    SLICE_X1Y61          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.875 r  cnter1_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    cnter1_reg_reg[0]_i_1_n_5
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.731    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.877 r  cnter2_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    cnter2_reg_reg[0]_i_1_n_5
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDCE (Hold_fdce_C_D)         0.105     1.626    cnter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  cnter1_reg_reg[27]/Q
                         net (fo=1, routed)           0.108     1.767    cnter1_reg_reg_n_0_[27]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cnter1_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    cnter1_reg_reg[24]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    cnter1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cnter1_reg_reg[23]/Q
                         net (fo=1, routed)           0.108     1.768    cnter1_reg_reg_n_0_[23]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cnter1_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    cnter1_reg_reg[20]_i_1_n_4
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[23]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    cnter1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnter1_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnter1_reg_reg[19]/Q
                         net (fo=1, routed)           0.108     1.769    cnter1_reg_reg_n_0_[19]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  cnter1_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    cnter1_reg_reg[16]_i_1_n_4
    SLICE_X1Y65          FDCE                                         r  cnter1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  cnter1_reg_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.105     1.624    cnter1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  cnter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    cnter1_reg_reg_n_0_[7]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  cnter1_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    cnter1_reg_reg[4]_i_1_n_4
    SLICE_X1Y62          FDCE                                         r  cnter1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  cnter1_reg_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.105     1.625    cnter1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61     cnter1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     cnter1_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     cnter1_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     cnter1_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     cnter1_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     cnter1_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     cnter1_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     cnter1_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     cnter1_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     cnter1_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     cnter1_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     cnter1_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     cnter1_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     cnter1_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     cnter1_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnter2_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.025ns (67.553%)  route 1.933ns (32.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cnter2_reg_reg[29]/Q
                         net (fo=2, routed)           1.933     7.706    leds_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.275 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.275    leds[1]
    V11                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter1_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.956ns  (logic 4.026ns (67.601%)  route 1.930ns (32.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.714     5.317    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cnter1_reg_reg[29]/Q
                         net (fo=2, routed)           1.930     7.702    leds_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.273 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.273    leds[0]
    V12                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnter1_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.412ns (75.599%)  route 0.456ns (24.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  cnter1_reg_reg[29]/Q
                         net (fo=2, routed)           0.456     2.113    leds_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.384 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.384    leds[0]
    V12                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter2_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.410ns (75.476%)  route 0.458ns (24.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  cnter2_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  cnter2_reg_reg[29]/Q
                         net (fo=2, routed)           0.458     2.116    leds_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.385 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.385    leds[1]
    V11                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 3.141ns (38.959%)  route 4.921ns (61.041%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.061 r  cnter1_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.061    cnter1_reg_reg[28]_i_1_n_6
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[29]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.950ns  (logic 3.030ns (38.107%)  route 4.921ns (61.893%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.950 r  cnter1_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.950    cnter1_reg_reg[28]_i_1_n_7
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.595     5.018    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  cnter1_reg_reg[28]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.947ns  (logic 3.027ns (38.084%)  route 4.921ns (61.916%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.947 r  cnter1_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.947    cnter1_reg_reg[24]_i_1_n_6
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[25]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.926ns  (logic 3.006ns (37.920%)  route 4.921ns (62.080%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 r  cnter1_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.926    cnter1_reg_reg[24]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[27]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.852ns  (logic 2.932ns (37.335%)  route 4.921ns (62.665%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.852 r  cnter1_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.852    cnter1_reg_reg[24]_i_1_n_5
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[26]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.836ns  (logic 2.916ns (37.207%)  route 4.921ns (62.793%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.836 r  cnter1_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.836    cnter1_reg_reg[24]_i_1_n_7
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  cnter1_reg_reg[24]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.833ns  (logic 2.913ns (37.183%)  route 4.921ns (62.817%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 r  cnter1_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.833    cnter1_reg_reg[20]_i_1_n_6
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[21]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 2.892ns (37.014%)  route 4.921ns (62.986%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.812 r  cnter1_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.812    cnter1_reg_reg[20]_i_1_n_4
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[23]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.738ns  (logic 2.818ns (36.412%)  route 4.921ns (63.588%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.738 r  cnter1_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.738    cnter1_reg_reg[20]_i_1_n_5
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[22]/C

Slack:                    inf
  Source:                 ctrl1[0]
                            (input port)
  Destination:            cnter1_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.722ns  (logic 2.802ns (36.280%)  route 4.921ns (63.720%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  ctrl1[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ctrl1_IBUF[0]_inst/O
                         net (fo=4, routed)           4.921     6.387    ctrl1_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     6.511    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.043 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.722 r  cnter1_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.722    cnter1_reg_reg[20]_i_1_n_7
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  cnter1_reg_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl2[0]
                            (input port)
  Destination:            cnter2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.387ns (48.756%)  route 0.407ns (51.244%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  ctrl2[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl2[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ctrl2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.407     0.685    ctrl2_IBUF[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.730 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     0.730    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.795 r  cnter2_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.795    cnter2_reg_reg[0]_i_1_n_6
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[1]/C

Slack:                    inf
  Source:                 ctrl1[1]
                            (input port)
  Destination:            cnter1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.406ns (50.156%)  route 0.403ns (49.844%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ctrl1[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  ctrl1_IBUF[1]_inst/O
                         net (fo=4, routed)           0.403     0.694    ctrl1_IBUF[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.739    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.809 r  cnter1_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.809    cnter1_reg_reg[0]_i_1_n_7
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[0]/C

Slack:                    inf
  Source:                 ctrl2[1]
                            (input port)
  Destination:            cnter2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.407ns (48.204%)  route 0.437ns (51.796%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ctrl2[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl2[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ctrl2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.437     0.728    ctrl2_IBUF[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.773 r  cnter2_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.773    cnter2_reg[0]_i_5_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.843 r  cnter2_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.843    cnter2_reg_reg[0]_i_1_n_7
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[0]/C

Slack:                    inf
  Source:                 ctrl1[1]
                            (input port)
  Destination:            cnter1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.442ns (52.279%)  route 0.403ns (47.721%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ctrl1[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  ctrl1_IBUF[1]_inst/O
                         net (fo=4, routed)           0.403     0.694    ctrl1_IBUF[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.739    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.845 r  cnter1_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.845    cnter1_reg_reg[0]_i_1_n_6
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[1]/C

Slack:                    inf
  Source:                 ctrl2[0]
                            (input port)
  Destination:            cnter2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.388ns (44.968%)  route 0.475ns (55.032%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  ctrl2[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl2[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ctrl2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.475     0.753    ctrl2_IBUF[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.798 r  cnter2_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.798    cnter2_reg[0]_i_3_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.864 r  cnter2_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.864    cnter2_reg_reg[0]_i_1_n_5
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[2]/C

Slack:                    inf
  Source:                 ctrl1[1]
                            (input port)
  Destination:            cnter1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.482ns (54.436%)  route 0.403ns (45.564%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ctrl1[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  ctrl1_IBUF[1]_inst/O
                         net (fo=4, routed)           0.403     0.694    ctrl1_IBUF[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.739    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.885 r  cnter1_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.885    cnter1_reg_reg[0]_i_1_n_5
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[2]/C

Slack:                    inf
  Source:                 ctrl2[0]
                            (input port)
  Destination:            cnter2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.421ns (46.993%)  route 0.475ns (53.007%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  ctrl2[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl2[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ctrl2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.475     0.753    ctrl2_IBUF[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.798 r  cnter2_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.798    cnter2_reg[0]_i_3_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.897 r  cnter2_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.897    cnter2_reg_reg[0]_i_1_n_4
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  cnter2_reg_reg[3]/C

Slack:                    inf
  Source:                 ctrl1[1]
                            (input port)
  Destination:            cnter1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.502ns (55.443%)  route 0.403ns (44.557%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ctrl1[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  ctrl1_IBUF[1]_inst/O
                         net (fo=4, routed)           0.403     0.694    ctrl1_IBUF[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.739    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.905 r  cnter1_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.905    cnter1_reg_reg[0]_i_1_n_4
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  cnter1_reg_reg[3]/C

Slack:                    inf
  Source:                 ctrl2[0]
                            (input port)
  Destination:            cnter2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.531ns (56.617%)  route 0.407ns (43.383%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  ctrl2[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl2[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ctrl2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.407     0.685    ctrl2_IBUF[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.730 r  cnter2_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     0.730    cnter2_reg[0]_i_4_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.885 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.939 r  cnter2_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.939    cnter2_reg_reg[4]_i_1_n_7
    SLICE_X0Y62          FDCE                                         r  cnter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  cnter2_reg_reg[4]/C

Slack:                    inf
  Source:                 ctrl1[1]
                            (input port)
  Destination:            cnter1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.542ns (57.329%)  route 0.403ns (42.671%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ctrl1[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl1[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  ctrl1_IBUF[1]_inst/O
                         net (fo=4, routed)           0.403     0.694    ctrl1_IBUF[1]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  cnter1_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.739    cnter1_reg[0]_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.891 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.891    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.945 r  cnter1_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.945    cnter1_reg_reg[4]_i_1_n_7
    SLICE_X1Y62          FDCE                                         r  cnter1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  cnter1_reg_reg[4]/C





