digraph "0_qemu_f153b563f8cf121aebf5a2fff5f0110faf58ccb3@pointer" {
"1000169" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000135" [label="(Call,(off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000130" [label="(Call,off_cur = off_begin)"];
"1000157" [label="(Call,off_begin += off_pitch)"];
"1000111" [label="(Call,off_pitch < 0)"];
"1000103" [label="(MethodParameterIn,int off_pitch)"];
"1000102" [label="(MethodParameterIn,int off_begin)"];
"1000115" [label="(Call,off_begin -= bytesperline - 1)"];
"1000117" [label="(Call,bytesperline - 1)"];
"1000104" [label="(MethodParameterIn,int bytesperline)"];
"1000161" [label="(Call,dst = s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000182" [label="(Call,(*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height))"];
"1000196" [label="(Call,cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height))"];
"1000163" [label="(Call,s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000158" [label="(Identifier,off_begin)"];
"1000183" [label="(Identifier,s)"];
"1000169" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000198" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000185" [label="(Identifier,src)"];
"1000163" [label="(Call,s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000113" [label="(Literal,0)"];
"1000115" [label="(Call,off_begin -= bytesperline - 1)"];
"1000212" [label="(MethodReturn,static void)"];
"1000106" [label="(Block,)"];
"1000190" [label="(Call,s->cirrus_blt_width)"];
"1000178" [label="(Identifier,s)"];
"1000211" [label="(Literal,1)"];
"1000193" [label="(Call,s->cirrus_blt_height)"];
"1000122" [label="(Identifier,y)"];
"1000197" [label="(Identifier,s)"];
"1000182" [label="(Call,(*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height))"];
"1000177" [label="(Call,blit_is_unsafe(s, false))"];
"1000118" [label="(Identifier,bytesperline)"];
"1000143" [label="(Call,off_cur_end >= off_cur)"];
"1000130" [label="(Call,off_cur = off_begin)"];
"1000162" [label="(Identifier,dst)"];
"1000104" [label="(MethodParameterIn,int bytesperline)"];
"1000102" [label="(MethodParameterIn,int off_begin)"];
"1000134" [label="(Identifier,off_cur_end)"];
"1000111" [label="(Call,off_pitch < 0)"];
"1000110" [label="(ControlStructure,if (off_pitch < 0))"];
"1000135" [label="(Call,(off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000201" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000116" [label="(Identifier,off_begin)"];
"1000189" [label="(Literal,0)"];
"1000133" [label="(Call,off_cur_end = (off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000114" [label="(Block,)"];
"1000159" [label="(Identifier,off_pitch)"];
"1000173" [label="(Call,s->cirrus_addr_mask)"];
"1000103" [label="(MethodParameterIn,int off_pitch)"];
"1000161" [label="(Call,dst = s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000170" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000186" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000136" [label="(Call,off_cur + bytesperline)"];
"1000117" [label="(Call,bytesperline - 1)"];
"1000157" [label="(Call,off_begin += off_pitch)"];
"1000139" [label="(Call,s->cirrus_addr_mask)"];
"1000129" [label="(Block,)"];
"1000164" [label="(Call,s->vga.vram_ptr)"];
"1000119" [label="(Literal,1)"];
"1000207" [label="(Call,s->cirrus_blt_height)"];
"1000101" [label="(MethodParameterIn,CirrusVGAState * s)"];
"1000196" [label="(Call,cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height))"];
"1000132" [label="(Identifier,off_begin)"];
"1000131" [label="(Identifier,off_cur)"];
"1000128" [label="(Identifier,y)"];
"1000204" [label="(Call,s->cirrus_blt_width)"];
"1000112" [label="(Identifier,off_pitch)"];
"1000184" [label="(Identifier,dst)"];
"1000169" -> "1000163"  [label="AST: "];
"1000169" -> "1000173"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000173" -> "1000169"  [label="AST: "];
"1000163" -> "1000169"  [label="CFG: "];
"1000169" -> "1000212"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000161"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000163"  [label="DDG: s->cirrus_addr_mask"];
"1000135" -> "1000169"  [label="DDG: s->cirrus_addr_mask"];
"1000169" -> "1000196"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000135" -> "1000133"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000135" -> "1000212"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: s->cirrus_addr_mask"];
"1000130" -> "1000135"  [label="DDG: off_cur"];
"1000117" -> "1000135"  [label="DDG: bytesperline"];
"1000104" -> "1000135"  [label="DDG: bytesperline"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000134" -> "1000130"  [label="CFG: "];
"1000157" -> "1000130"  [label="DDG: off_begin"];
"1000115" -> "1000130"  [label="DDG: off_begin"];
"1000102" -> "1000130"  [label="DDG: off_begin"];
"1000130" -> "1000136"  [label="DDG: off_cur"];
"1000130" -> "1000143"  [label="DDG: off_cur"];
"1000157" -> "1000129"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000157"  [label="AST: "];
"1000128" -> "1000157"  [label="CFG: "];
"1000157" -> "1000212"  [label="DDG: off_pitch"];
"1000157" -> "1000212"  [label="DDG: off_begin"];
"1000111" -> "1000157"  [label="DDG: off_pitch"];
"1000103" -> "1000157"  [label="DDG: off_pitch"];
"1000102" -> "1000157"  [label="DDG: off_begin"];
"1000115" -> "1000157"  [label="DDG: off_begin"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000116" -> "1000111"  [label="CFG: "];
"1000122" -> "1000111"  [label="CFG: "];
"1000111" -> "1000212"  [label="DDG: off_pitch"];
"1000111" -> "1000212"  [label="DDG: off_pitch < 0"];
"1000103" -> "1000111"  [label="DDG: off_pitch"];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000212"  [label="DDG: off_pitch"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000212"  [label="DDG: off_begin"];
"1000102" -> "1000115"  [label="DDG: off_begin"];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000115" -> "1000212"  [label="DDG: bytesperline - 1"];
"1000115" -> "1000212"  [label="DDG: off_begin"];
"1000117" -> "1000115"  [label="DDG: bytesperline"];
"1000117" -> "1000115"  [label="DDG: 1"];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000117" -> "1000212"  [label="DDG: bytesperline"];
"1000104" -> "1000117"  [label="DDG: bytesperline"];
"1000117" -> "1000136"  [label="DDG: bytesperline"];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000212"  [label="DDG: bytesperline"];
"1000104" -> "1000136"  [label="DDG: bytesperline"];
"1000161" -> "1000106"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000178" -> "1000161"  [label="CFG: "];
"1000161" -> "1000212"  [label="DDG: s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000161" -> "1000212"  [label="DDG: dst"];
"1000161" -> "1000182"  [label="DDG: dst"];
"1000182" -> "1000106"  [label="AST: "];
"1000182" -> "1000193"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000185" -> "1000182"  [label="AST: "];
"1000186" -> "1000182"  [label="AST: "];
"1000189" -> "1000182"  [label="AST: "];
"1000190" -> "1000182"  [label="AST: "];
"1000193" -> "1000182"  [label="AST: "];
"1000197" -> "1000182"  [label="CFG: "];
"1000182" -> "1000212"  [label="DDG: src"];
"1000182" -> "1000212"  [label="DDG: dst"];
"1000182" -> "1000212"  [label="DDG: (*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height)"];
"1000177" -> "1000182"  [label="DDG: s"];
"1000101" -> "1000182"  [label="DDG: s"];
"1000182" -> "1000196"  [label="DDG: s"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_width"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000106"  [label="AST: "];
"1000196" -> "1000207"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000201" -> "1000196"  [label="AST: "];
"1000204" -> "1000196"  [label="AST: "];
"1000207" -> "1000196"  [label="AST: "];
"1000211" -> "1000196"  [label="CFG: "];
"1000196" -> "1000212"  [label="DDG: s"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000212"  [label="DDG: cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height)"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_width"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000101" -> "1000196"  [label="DDG: s"];
"1000164" -> "1000163"  [label="AST: "];
"1000163" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr & s->cirrus_addr_mask"];
"1000163" -> "1000212"  [label="DDG: s->vga.vram_ptr"];
}
