// Seed: 1287783185
module module_0 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    input wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    output tri1 id_19,
    output tri0 id_20,
    output tri id_21,
    output tri id_22,
    input uwire id_23,
    output uwire id_24
    , id_42,
    input wire id_25,
    input supply1 id_26,
    output supply1 id_27,
    input supply0 id_28,
    output supply0 id_29,
    output wor id_30,
    input wire id_31
    , id_43,
    input supply1 id_32,
    output wor id_33
    , id_44,
    input tri0 id_34,
    output uwire id_35,
    output wand id_36,
    input tri1 id_37,
    input supply0 id_38,
    output tri0 id_39,
    input tri id_40
);
  assign id_43 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0
    , id_6,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output uwire id_4
);
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_3,
      id_2,
      id_3
  );
endmodule
