{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580484982762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580484982762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 09:36:22 2020 " "Processing started: Fri Jan 31 09:36:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580484982762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580484982762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1-stoplight -c lab1-stoplight " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1-stoplight -c lab1-stoplight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580484982762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580484983134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-eqn " "Found design unit 1: clock-eqn" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983564 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580484983564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behaviour " "Found design unit 1: main-behaviour" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983568 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580484983568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoplight_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stoplight_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stoplight_fsm-stoplight " "Found design unit 1: stoplight_fsm-stoplight" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983571 ""} { "Info" "ISGN_ENTITY_NAME" "1 stoplight_fsm " "Found entity 1: stoplight_fsm" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580484983571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580484983575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580484983575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580484983606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_component " "Elaborating entity \"clock\" for hierarchy \"clock:clk_component\"" {  } { { "main.vhd" "clk_component" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580484983608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START clock.vhd(39) " "VHDL Process Statement warning at clock.vhd(39): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983609 "|main|clock:clk_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "running clock.vhd(46) " "VHDL Process Statement warning at clock.vhd(46): signal \"running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983609 "|main|clock:clk_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q clock.vhd(46) " "VHDL Process Statement warning at clock.vhd(46): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q clock.vhd(50) " "VHDL Process Statement warning at clock.vhd(50): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WAIT_TIME clock.vhd(52) " "VHDL Process Statement warning at clock.vhd(52): signal \"WAIT_TIME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WAIT_TIME clock.vhd(59) " "VHDL Process Statement warning at clock.vhd(59): signal \"WAIT_TIME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q clock.vhd(36) " "VHDL Process Statement warning at clock.vhd(36): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WAIT_TIME clock.vhd(36) " "VHDL Process Statement warning at clock.vhd(36): inferring latch(es) for signal or variable \"WAIT_TIME\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pulse clock.vhd(36) " "VHDL Process Statement warning at clock.vhd(36): inferring latch(es) for signal or variable \"pulse\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse clock.vhd(36) " "Inferred latch for \"pulse\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAIT_TIME\[0\] clock.vhd(36) " "Inferred latch for \"WAIT_TIME\[0\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAIT_TIME\[1\] clock.vhd(36) " "Inferred latch for \"WAIT_TIME\[1\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAIT_TIME\[2\] clock.vhd(36) " "Inferred latch for \"WAIT_TIME\[2\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAIT_TIME\[3\] clock.vhd(36) " "Inferred latch for \"WAIT_TIME\[3\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] clock.vhd(36) " "Inferred latch for \"Q\[0\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] clock.vhd(36) " "Inferred latch for \"Q\[1\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] clock.vhd(36) " "Inferred latch for \"Q\[2\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] clock.vhd(36) " "Inferred latch for \"Q\[3\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983610 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] clock.vhd(36) " "Inferred latch for \"Q\[4\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] clock.vhd(36) " "Inferred latch for \"Q\[5\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] clock.vhd(36) " "Inferred latch for \"Q\[6\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] clock.vhd(36) " "Inferred latch for \"Q\[7\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] clock.vhd(36) " "Inferred latch for \"Q\[8\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] clock.vhd(36) " "Inferred latch for \"Q\[9\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] clock.vhd(36) " "Inferred latch for \"Q\[10\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] clock.vhd(36) " "Inferred latch for \"Q\[11\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] clock.vhd(36) " "Inferred latch for \"Q\[12\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] clock.vhd(36) " "Inferred latch for \"Q\[13\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] clock.vhd(36) " "Inferred latch for \"Q\[14\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] clock.vhd(36) " "Inferred latch for \"Q\[15\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] clock.vhd(36) " "Inferred latch for \"Q\[16\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] clock.vhd(36) " "Inferred latch for \"Q\[17\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] clock.vhd(36) " "Inferred latch for \"Q\[18\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] clock.vhd(36) " "Inferred latch for \"Q\[19\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] clock.vhd(36) " "Inferred latch for \"Q\[20\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] clock.vhd(36) " "Inferred latch for \"Q\[21\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] clock.vhd(36) " "Inferred latch for \"Q\[22\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] clock.vhd(36) " "Inferred latch for \"Q\[23\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] clock.vhd(36) " "Inferred latch for \"Q\[24\]\" at clock.vhd(36)" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983611 "|main|clock:clk_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stoplight_fsm stoplight_fsm:fsm " "Elaborating entity \"stoplight_fsm\" for hierarchy \"stoplight_fsm:fsm\"" {  } { { "main.vhd" "fsm" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580484983613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stoplight_fsm.vhd(14) " "VHDL Process Statement warning at stoplight_fsm.vhd(14): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1580484983615 "|main|stoplight_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ns stoplight_fsm.vhd(12) " "VHDL Process Statement warning at stoplight_fsm.vhd(12): inferring latch(es) for signal or variable \"ns\", which holds its previous value in one or more paths through the process" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1580484983616 "|main|stoplight_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[0\] stoplight_fsm.vhd(12) " "Inferred latch for \"ns\[0\]\" at stoplight_fsm.vhd(12)" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983616 "|main|stoplight_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[1\] stoplight_fsm.vhd(12) " "Inferred latch for \"ns\[1\]\" at stoplight_fsm.vhd(12)" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580484983616 "|main|stoplight_fsm:fsm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stoplight_fsm:fsm\|ns\[1\] " "Latch stoplight_fsm:fsm\|ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stoplight_fsm:fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal stoplight_fsm:fsm\|state\[1\]" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984099 ""}  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stoplight_fsm:fsm\|ns\[0\] " "Latch stoplight_fsm:fsm\|ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stoplight_fsm:fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal stoplight_fsm:fsm\|state\[1\]" {  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984099 ""}  } { { "stoplight_fsm.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/stoplight_fsm.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|WAIT_TIME\[1\] " "Latch clock:clk_component\|WAIT_TIME\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clk_component\|WAIT_TIME\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clk_component\|WAIT_TIME\[1\]" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|WAIT_TIME\[2\] " "Latch clock:clk_component\|WAIT_TIME\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clk_component\|WAIT_TIME\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clk_component\|WAIT_TIME\[2\]" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|WAIT_TIME\[3\] " "Latch clock:clk_component\|WAIT_TIME\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clk_component\|WAIT_TIME\[3\] " "Ports D and ENA on the latch are fed by the same signal clock:clk_component\|WAIT_TIME\[3\]" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|WAIT_TIME\[0\] " "Latch clock:clk_component\|WAIT_TIME\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clk_component\|WAIT_TIME\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clk_component\|WAIT_TIME\[0\]" {  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[0\] " "Latch clock:clk_component\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[1\] " "Latch clock:clk_component\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[2\] " "Latch clock:clk_component\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[3\] " "Latch clock:clk_component\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[4\] " "Latch clock:clk_component\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[5\] " "Latch clock:clk_component\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984100 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[6\] " "Latch clock:clk_component\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[7\] " "Latch clock:clk_component\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[8\] " "Latch clock:clk_component\|Q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[9\] " "Latch clock:clk_component\|Q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[10\] " "Latch clock:clk_component\|Q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[11\] " "Latch clock:clk_component\|Q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[12\] " "Latch clock:clk_component\|Q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[13\] " "Latch clock:clk_component\|Q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[14\] " "Latch clock:clk_component\|Q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984101 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[15\] " "Latch clock:clk_component\|Q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[16\] " "Latch clock:clk_component\|Q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[17\] " "Latch clock:clk_component\|Q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[18\] " "Latch clock:clk_component\|Q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[19\] " "Latch clock:clk_component\|Q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[20\] " "Latch clock:clk_component\|Q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[21\] " "Latch clock:clk_component\|Q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[22\] " "Latch clock:clk_component\|Q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[23\] " "Latch clock:clk_component\|Q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clk_component\|Q\[24\] " "Latch clock:clk_component\|Q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "main.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/main.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580484984102 ""}  } { { "clock.vhd" "" { Text "C:/Users/tyspa/OneDrive/Spring 2020/ECE475/Lab 1 Stoplight/clock.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580484984102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580484984237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580484984527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580484984527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580484984588 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580484984588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580484984588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580484984588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580484984657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 09:36:24 2020 " "Processing ended: Fri Jan 31 09:36:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580484984657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580484984657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580484984657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580484984657 ""}
