<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="e5cncdesign" fid="6713" alias="e5cncdesign" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="Boundary CIB @ ($$d, $$d) is not on the device boundary."/>
	<msg uid="1002" type="Warning" level="2" text="?? PCS site $$s, pin_$$d =&gt; R$$d vs. R$$d\n"/>
	<msg uid="1003" type="Warning" level="2" text="Unable to assign DDR clock '$$s' to primary clock.\n"/>
	<msg uid="1004" type="Warning" level="2" text="There are $$d secondary/Region clock signals in region $$d, exceeding the maximum number of $$d\n"/>
	<msg uid="1005" type="Warning" level="2" text="There are $$d signals with clock loads in region $$d, exceeding the maximum number of $$d\n"/>
	<msg uid="1006" type="Warning" level="2" text="There are $$d signals with CE and/or LSR loads in region $$d, exceeding the maximum number of $$d\n"/>
	<msg uid="1007" type="Warning" level="2" text="There are $$d signals with clock, ce and lsr loads in region $$d, exceeding the maximum number of $$d\n"/>
	<msg uid="1008" type="Warning" level="2" text="There is no clock spine available for RCLK $$s and general routing will be used.\n"/>
	<msg uid="1009" type="Warning" level="2" text=" SCLK assignment failure, please check sclk usage. \n"/>
	<msg uid="1010" type="Error" text="Could not find the DQS PIO comp for DQSBUF comp &quot;$$s&quot;."/>
	<msg uid="1011" type="Error" text="The width of DDR bus ($$s comp: &quot;$$s&quot;) is $$d, which exceeds the limit of $$d.  Please check your design carefully."/>
	<msg uid="1012" type="Error" text="The width of DDR group ($$s comp: &quot;$$s&quot;) is $$d, however this DDR group requires $$d PIO sites because it uses differential IO_TYPEs, and this exceeds the limit of $$d.  Please check your design carefully."/>
	<msg uid="1013" type="Status" text="&gt;&gt;&gt; Bi-directional $$s DDR &quot;$$s&quot;: $$s_$$s"/>
	<msg uid="1014" type="Status" text="&gt;&gt;&gt; Input $$s DDR &quot;$$s&quot;: $$s"/>
	<msg uid="1015" type="Status" text="&gt;&gt;&gt; Output $$s DDR &quot;$$s&quot;: $$s"/>
	<msg uid="1016" type="Status" text="&gt;&gt;&gt; Floating generic ODDRX1 &quot;$$s\"/>
	<msg uid="1017" type="Status" text="Please check your preferences carefully."/>
	<msg uid="1018" type="Error" text="Illegal mixed IDDR/ODDR combination found.  The following PIO comps are placed in the same DDR group:"/>
	<msg uid="1019" type="Status" text="   + PIO site &quot;$$s/$$s&quot;, PIO comp &quot;$$s&quot; : $$s"/>
	<msg uid="1020" type="Status" text="   + PIO comp &quot;$$s&quot; : $$s"/>
	<msg uid="1021" type="Status" text="   - PIO site &quot;$$s/$$s&quot;, PIO comp &quot;$$s&quot; : $$s"/>
	<msg uid="1022" type="Error" text="Invalid device capture for DSP slice $$s, grid ($$d,$$d)\n"/>
	<msg uid="1023" type="Error" text="(SLICE_$$d): comp '$$s': Loop found in forming DSP shiftchain SLICE_$$d.\n"/>
	<msg uid="1024" type="Error" text="DSP comps '$$s' and '$$s' in shiftchain can't be different types\n"/>
	<msg uid="1025" type="Error" text="DSP comp '$$s' in chain cannot have grounded SRI pin.\n"/>
	<msg uid="1026" type="Error" text="The length of DSP chain (comp '$$s'..etc) exceeds device limitation $$d.\n"/>
	<msg uid="1027" type="Error" text="DSP $$s driving two ALU24 comps $$s and $$s\n"/>
	<msg uid="1028" type="Error" text="DSP $$s driving two ALU54 comps $$s and $$s\n"/>
	<msg uid="1029" type="Error" text="DSP $$s's (M)A inputs driven by multiple multipliers -- $$s, $$s and $$s\n"/>
	<msg uid="1030" type="Error" text="DSP $$s's (M)A inputs driven by two different MULT9 comps $$s and $$s\n"/>
	<msg uid="1031" type="Error" text="DSP $$s's (M)A inputs driven by two different MULT18 comps $$s and $$s\n"/>
	<msg uid="1032" type="Error" text="DSP $$s's (M)B inputs driven by multiple multipliers -- $$s, $$s and $$s\n"/>
	<msg uid="1033" type="Error" text="DSP $$s's (M)B inputs driven by two different MULT9 comps $$s and $$s\n"/>
	<msg uid="1034" type="Error" text="DSP $$s's (M)B inputs driven by two different MULT18 comps $$s and $$s\n"/>
	<msg uid="1035" type="Error" text="DSP $$s's CIN driven by two different ALU comps $$s and $$s\n"/>
	<msg uid="1036" type="Error" text="DSP $$s's output R driving two different ALU comps $$s and $$s\n"/>
	<msg uid="1037" type="Error" text="DSP $$s's CINs must be driven by a different ALU.\n"/>
	<msg uid="1038" type="Error" text="DSP comp $$s driving more than one comp thru SRO pin\n"/>
	<msg uid="1039" type="Error" text="DSP comp $$s and $$s are incompatible and can't be in one shiftchain.\n"/>
	<msg uid="1040" type="Status" text="Device utilization summary:"/>
	<msg uid="1041" type="Status" text=""/>
	<msg uid="1042" type="Status" text="             $$10ld/$$-10ld  $$3d% bonded"/>
	<msg uid="1043" type="Error" text="bad entry '$$s' for QUADPCS_CONFIG in ncinfo.acd\n"/>
	<msg uid="1044" type="Warning" level="2" text="Module's region is not set correctly. The default region, i.e. entire device, will be used."/>
	<msg uid="1045" type="Warning" level="2" text="The module's left boundary is defined outside of device boundary.\n"/>
	<msg uid="1046" type="Warning" level="2" text="The module's right boundary is defined outside of device boundary.\n"/>
	<msg uid="1047" type="Warning" level="2" text="The module's bottom boundary is defined outside of device boundary.\n"/>
	<msg uid="1048" type="Warning" level="2" text="The module's top boundary is defined outside of device boundary.\n"/>
	<msg uid="1049" type="Error" text="Number of PIOs ($$d) != Number of IOLOGICs ($$d)"/>
	<msg uid="1050" type="Error" text="Incorrect paired IOL and PIO -- IOL name: $$s &lt;--&gt; PIO name: $$s"/>
	<msg uid="1051" type="Error" text="Error in finding PIO comp for IOLOGIC comp &quot;$$s&quot;."/>
	<msg uid="1052" type="Error" text="The associated comp &quot;$$s&quot; for IOLOGIC comp &quot;$$s&quot; is not a PIO."/>
	<msg uid="1053" type="Error" text="Error in finding IOL comp for PIO comp &quot;$$s\"/>
	<msg uid="1054" type="Error" text="Error in finding IOLOGIC comp for PIO comp &quot;$$s&quot;."/>
	<msg uid="1055" type="Error" text="The associated comp &quot;$$s&quot; for PIO comp &quot;$$s&quot; is not an IOLOGIC."/>
	<msg uid="1056" type="Error" text="PIO comp &quot;$$s&quot; has illegal combination of TERMINATEVTT=&quot;$$s&quot; and DIFFRESISTOR=&quot;$$s&quot;."/>
	<msg uid="1057" type="Error" text="Capture problem: PIO site &quot;$$s / $$s&quot; is not on the device boundary."/>
	<msg uid="1058" type="Warning" level="2" text="It is impossible to find a valid placement solution for PIO comp &quot;$$s&quot; because there are contradictory I/O banking requirements for this PIO.  Please check your design and/or preferences carefully."/>
	<msg uid="1059" type="Error" text="Illegal combination found: PIO comp &quot;$$s&quot; has to be on left/right sides, however it is also an LVDS output."/>
	<msg uid="1060" type="Error" text="Found error in PKG file: PIO site &quot;$$s / $$s&quot; can support LVDS output but cannot support input termination."/>
	<msg uid="1061" type="Error" text="E5C_PIO_BANK::unplace_update_vccio(): found inconsistent internal states of Vccio."/>
	<msg uid="1062" type="Status" text="&gt;&gt;&gt; PIO comp &quot;$$s&quot;:"/>
	<msg uid="1063" type="Status" text="    - Vccio=$$s"/>
	<msg uid="1064" type="Status" text="&gt;&gt;&gt; I/O bank $$d: $$s"/>
	<msg uid="1065" type="Error" text="PIO comp &quot;$$s&quot; requires Vccio=&quot;$$s&quot;, but bank $$d has Vccio=&quot;$$s&quot;."/>
	<msg uid="1066" type="Error" text="PIO site &quot;$$s / $$s&quot; is an Input Only pin, therefore PIO comp &quot;$$s&quot; (direction: $$s) cannot be placed on this pin."/>
	<msg uid="1067" type="Error" text="PIO site &quot;$$s / $$s&quot; is an Output Only pin, therefore PIO comp &quot;$$s&quot; (direction: $$s) cannot be placed on this pin."/>
	<msg uid="1068" type="Error" text="PIO comp &quot;$$s&quot; requires an IOLOGIC site while the proposed PIO site &quot;$$s / $$s&quot; doesn't have one."/>
	<msg uid="1069" type="Error" text="Cannot place PIO comp &quot;$$s&quot; on the proposed PIO site &quot;$$s / $$s&quot; because the types of their IOLOGICs are incompatible (comp type &quot;$$s&quot; vs. site type &quot;$$s&quot;)."/>
	<msg uid="1070" type="Error" text="PIO comp &quot;$$s&quot; requires Vtt=$$s; however, bank $$d has Vtt=$$s.\n"/>
	<msg uid="1071" type="Error" text="PIO comp &quot;$$s&quot; has &quot;$$s&quot;; however, bank $$d has &quot;$$s&quot;.\n"/>
	<msg uid="1072" type="Error" text="PIO comp &quot;$$s&quot; is a TRLVDS input but was placed in bank &quot;$$d&quot; which doesn't support TRLVDS inputs."/>
	<msg uid="1073" type="Error" text="PIO comp &quot;$$s&quot; has &quot;$$s&quot; enabled, but bank &quot;$$d&quot; doesn't support &quot;$$s&quot;."/>
	<msg uid="1074" type="Error" text="PIO comp &quot;$$s&quot; has &quot;$$s&quot; enabled, but PIO site &quot;$$s / $$s&quot; doesn't support &quot;$$s&quot;."/>
	<msg uid="1075" type="Error" text="PIO comp &quot;$$s&quot; has PCICLAMP=OFF, however, I/O bank $$d doesn't support programmable PCI clamp and it can only support PCICLAMP=ON.\n"/>
	<msg uid="1076" type="Error" text="Possible capture problem: LVDS output &quot;$$s / $$s&quot; is not on left/right."/>
	<msg uid="1077" type="Error" text="Possible capture problem: LVDS output &quot;$$s / $$s&quot; is not differential."/>
	<msg uid="1078" type="Error" text="E5C_PIO_BANK::unplace_update_vtt(): Inconsistent internal Vtt state found -- PIO comp &quot;$$s&quot;: Vtt=$$s, bank $$d: Vtt=$$s"/>
	<msg uid="1079" type="Error" text="E5C_PIO_BANK::unplace_update_input_term(): Inconsistent internal Input Termination state found -- PIO comp &quot;$$s&quot;: Input Termination=$$s, bank $$d: Input Termination=$$s"/>
	<msg uid="1080" type="Error" text="E5C_PIO_BANK::unplace_update_diffdrive(): Inconsistent internal DIFFDRIVE state found -- PIO comp &quot;$$s&quot;: DIFFDRIVE=$$s, bank $$d: DIFFDRIVE=$$s"/>
	<msg uid="1081" type="Error" text="E5C_PIO_BANK::unplace_update_true_lvds(): Inconsistent internal True LVDS state found -- PIO comp &quot;$$s&quot;: True LVDS=$$s, bank $$d: True LVDS=$$s"/>
	<msg uid="1082" type="Error" text="Conflict in setting Vccio for I/O bank $$d: both &quot;$$s&quot; and &quot;$$s&quot; are needed."/>
	<msg uid="1083" type="Status" text="Please check preference file for any conflicts in required Vccio from LOCATE, PGROUP, and/or BANK preferences."/>
	<msg uid="1084" type="Error" text="I/O bank $$d (Vtt=&quot;$$s&quot;): cannot change its Vtt to &quot;$$s&quot;.  Please make sure that the Vtt requirements of locked PIO comps to the same I/O bank are compatible with each other."/>
	<msg uid="1085" type="Error" text="I/O bank $$d (Input Termination=&quot;$$s&quot;): cannot change its Input Termination to &quot;$$s&quot;.  Please make sure that the Input Termination requirements of locked PIO comps to the same I/O bank are compatible with each other."/>
	<msg uid="1086" type="Error" text="I/O bank $$d (DIFFDRIVE=&quot;$$s&quot;): cannot change its DIFFDRIVE to &quot;$$s&quot;.  Please make sure that the DIFFDRIVE requirements of locked PIO comps to the same I/O bank are compatible with each other."/>
	<msg uid="1087" type="Error" text="I/O bank $$d (True LVDS=&quot;$$s&quot;): cannot change its True LVDS to &quot;$$s&quot;.  Please make sure that the True LVDS requirements of locked PIO comps to the same I/O bank are compatible with each other."/>
	<msg uid="1088" type="Warning" level="2" text="E5C_PIO_INFO::init_pin_dir(): This device has not a pininfo table."/>
	<msg uid="1089" type="Warning" level="2" text="E5C_PIO_INFO::init_pin_dir(): No TYPE or FNC column in the pininfo table."/>
	<msg uid="1090" type="Warning" level="2" text="E5C_PIO_INFO::init_pin_dir(): TYPE entry is not a string."/>
	<msg uid="1091" type="Warning" level="2" text="E5C_PIO_INFO::init_pin_dir(): FNC entry is not a string."/>
	<msg uid="1092" type="Error" text="PIO site &quot;$$s / $$s&quot;: IOL site &quot;$$s&quot; has unknown type."/>
	<msg uid="1093" type="Error" text="PIO comp &quot;$$s&quot;: IOL comp &quot;$$s&quot; has unknown type."/>
	<msg uid="1094" type="Error" text="Please specify FI/FO/FIO in ncinfo.acd."/>
	<msg uid="1095" type="Error" text="Please specify number of IOL types in ncinfo.acd."/>
	<msg uid="1096" type="Status" text="//// PCS driver &quot;$$s&quot; =&gt; PCLK$$d"/>
	<msg uid="1097" type="Warning" level="2" text="This design has a DCC comp &quot;$$s&quot; for clock signal &quot;$$s&quot;, however no signal drives the CLKI input of this DCC comp.  Please check your design carefully."/>
	<msg uid="1098" type="Warning" level="2" text="Signal &quot;$$s&quot; is driven by DCC comp &quot;$$s&quot;, therefore it has to use a primary clock tree; however it is assigned to use a secondary clock.  The design may be unroutable."/>
	<msg uid="1099" type="Warning" level="2" text="Signal &quot;$$s&quot; is driven by DCC comp &quot;$$s&quot;, therefore it has to use a primary clock tree; however the signal is prohibited from being assigned to primary clock trees, which is incorrect.  Preference will be ignored."/>
	<msg uid="1100" type="Warning" level="2" text="Signal &quot;$$s&quot; is driven by DCC comp &quot;$$s&quot;, therefore it has to use a primary clock tree; however the user preference assigned this signal to use a secondary clock tree, which is incorrect.  Preference will be ignored."/>
	<msg uid="1101" type="Warning" level="2" text="Signal &quot;$$s&quot; is driven by DCC comp &quot;$$s&quot;, therefore it has to use a primary clock tree; however the assignment of the input signal &quot;$$s&quot; of DCC comp is unsuccessful.  The design may be unroutable."/>
	<msg uid="1102" type="Error" text="PIO comp &quot;$$s&quot; has True LVDS=$$s; however, bank $$d has True LVDS=$$s.\n"/>
	<msg uid="1103" type="Error" text="PIO comp &quot;$$s&quot; has DIFFDRIVE=$$s; however, bank $$d has DIFFDRIVE=$$s.\n"/>
	
	</messages>
</messageFile>
