

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sun Dec 11 17:47:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       84|       84|        73|          2|          1|     7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       84|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     4566|     3476|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      420|    -|
|Register             |        -|     -|      289|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4855|     4044|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_32ns_32ns_32_36_1_U6  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_5ns_32_36_1_U7   |srem_32ns_5ns_32_36_1   |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  4566|  3476|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_171_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln20_fu_137_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln21_fu_226_p2  |      icmp|   0|  0|  20|          32|          32|
    |or_ln21_1_fu_182_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln21_2_fu_192_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln21_fu_160_p2    |        or|   0|  0|   3|           3|           1|
    |max_3_fu_232_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  84|          51|          77|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter36                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg          |   9|          2|    1|          2|
    |ap_sig_allocacmp_countingSort_counter1_1  |   9|          2|    4|          8|
    |countingSort_counter1_fu_56               |   9|          2|    4|          8|
    |max_fu_52                                 |   9|          2|   32|         64|
    |vla1_address0                             |  14|          3|    3|          9|
    |vla1_address1                             |  14|          3|    3|          9|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 420|         93|   86|        179|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |countingSort_counter1_fu_56        |   4|   0|    4|          0|
    |icmp_ln20_reg_268                  |   1|   0|    1|          0|
    |max_fu_52                          |  32|   0|   32|          0|
    |or_ln21_5_reg_308                  |  32|   0|   32|          0|
    |shl_ln1_reg_272                    |   1|   0|    3|          2|
    |vla1_load_10_reg_293               |   8|   0|    8|          0|
    |vla1_load_reg_288                  |   8|   0|    8|          0|
    |icmp_ln20_reg_268                  |  64|  32|    1|          0|
    |or_ln21_5_reg_308                  |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 289|  64|  196|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_20_1|  return value|
|max_4             |   in|    5|     ap_none|                           max_4|        scalar|
|vla1_address0     |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce0          |  out|    1|   ap_memory|                            vla1|         array|
|vla1_q0           |   in|    8|   ap_memory|                            vla1|         array|
|vla1_address1     |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce1          |  out|    1|   ap_memory|                            vla1|         array|
|vla1_q1           |   in|    8|   ap_memory|                            vla1|         array|
|place_1           |   in|   32|     ap_none|                         place_1|        scalar|
|max_5_out         |  out|   32|      ap_vld|                       max_5_out|       pointer|
|max_5_out_ap_vld  |  out|    1|      ap_vld|                       max_5_out|       pointer|
+------------------+-----+-----+------------+--------------------------------+--------------+

