#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c48d5f9f20 .scope module, "testbench" "testbench" 2 11;
 .timescale -9 -10;
P_0x55c48d5fa0a0 .param/l "PwrC" 0 2 18, +C4<00000000000000000000000000000000>;
v0x55c48d6470f0_0 .net "CLK", 0 0, v0x55c48d644a50_0;  1 drivers
v0x55c48d647190_0 .net "D", 0 0, v0x55c48d644bb0_0;  1 drivers
v0x55c48d6472a0_0 .net "ENB", 0 0, v0x55c48d644c50_0;  1 drivers
v0x55c48d647390_0 .net "Q", 0 0, v0x55c48d6203c0_0;  1 drivers
v0x55c48d647480_0 .net "Qn", 0 0, v0x55c48d6438d0_0;  1 drivers
v0x55c48d6475c0_0 .net "iA", 0 0, v0x55c48d645600_0;  1 drivers
v0x55c48d647660_0 .net "iB", 0 0, v0x55c48d6456a0_0;  1 drivers
v0x55c48d647700_0 .net "oMux", 0 0, L_0x55c48d648240;  1 drivers
v0x55c48d6477a0_0 .net "oNand", 0 0, L_0x55c48d5ea5f0;  1 drivers
v0x55c48d647840_0 .net "oNor", 0 0, L_0x55c48d5e8480;  1 drivers
v0x55c48d647930_0 .net "oNot", 0 0, L_0x55c48d5ee960;  1 drivers
v0x55c48d647a20_0 .net "s0", 0 0, v0x55c48d645200_0;  1 drivers
S_0x55c48d5fa140 .scope module, "ffd0" "ff_d" 2 41, 3 100 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "ENB"
P_0x55c48d60a180 .param/l "PwrC" 0 3 107, +C4<00000000000000000000000000000100>;
v0x55c48d624dd0_0 .net "CLK", 0 0, v0x55c48d644a50_0;  alias, 1 drivers
v0x55c48d6177f0_0 .net "D", 0 0, v0x55c48d644bb0_0;  alias, 1 drivers
v0x55c48d621810_0 .net "ENB", 0 0, v0x55c48d644c50_0;  alias, 1 drivers
v0x55c48d6203c0_0 .var "Q", 0 0;
v0x55c48d6438d0_0 .var "Qn", 0 0;
v0x55c48d6439e0_0 .var/i "exep", 31 0;
v0x55c48d643ac0_0 .var/real "time_a", 0 0;
v0x55c48d643b80_0 .var/real "time_b", 0 0;
E_0x55c48d5f0de0 .event posedge, v0x55c48d624dd0_0;
E_0x55c48d5f1c30/0 .event negedge, v0x55c48d6177f0_0;
E_0x55c48d5f1c30/1 .event posedge, v0x55c48d6177f0_0;
E_0x55c48d5f1c30 .event/or E_0x55c48d5f1c30/0, E_0x55c48d5f1c30/1;
E_0x55c48d5f1680/0 .event negedge, v0x55c48d6203c0_0;
E_0x55c48d5f1680/1 .event posedge, v0x55c48d6203c0_0;
E_0x55c48d5f1680 .event/or E_0x55c48d5f1680/0, E_0x55c48d5f1680/1;
S_0x55c48d643ce0 .scope module, "letest" "tester" 2 48, 4 3 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "NOT"
    .port_info 1 /INPUT 1 "NAND"
    .port_info 2 /INPUT 1 "NOR"
    .port_info 3 /INPUT 1 "MUX"
    .port_info 4 /INPUT 1 "Q"
    .port_info 5 /INPUT 1 "Qn"
    .port_info 6 /OUTPUT 1 "iA"
    .port_info 7 /OUTPUT 1 "iB"
    .port_info 8 /OUTPUT 1 "D"
    .port_info 9 /OUTPUT 1 "SEL"
    .port_info 10 /OUTPUT 1 "ENB"
    .port_info 11 /OUTPUT 1 "CLK"
L_0x55c48d5f14e0 .functor NOT 1, v0x55c48d644cf0_0, C4<0>, C4<0>, C4<0>;
v0x55c48d644a50_0 .var "CLK", 0 0;
v0x55c48d644af0_0 .var "Contador", 31 0;
v0x55c48d644bb0_0 .var "D", 0 0;
v0x55c48d644c50_0 .var "ENB", 0 0;
v0x55c48d644cf0_0 .var "LE", 0 0;
v0x55c48d644de0_0 .net "MUX", 0 0, L_0x55c48d648240;  alias, 1 drivers
v0x55c48d644e80_0 .net "NAND", 0 0, L_0x55c48d5ea5f0;  alias, 1 drivers
v0x55c48d644f20_0 .net "NOR", 0 0, L_0x55c48d5e8480;  alias, 1 drivers
v0x55c48d644fc0_0 .net "NOT", 0 0, L_0x55c48d5ee960;  alias, 1 drivers
v0x55c48d645060_0 .net "Q", 0 0, v0x55c48d6203c0_0;  alias, 1 drivers
v0x55c48d645130_0 .net "Qn", 0 0, v0x55c48d6438d0_0;  alias, 1 drivers
v0x55c48d645200_0 .var "SEL", 0 0;
v0x55c48d6452a0_0 .net *"_s0", 0 0, L_0x55c48d5f14e0;  1 drivers
o0x7f0d6eb525b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55c48d645360_0 name=_s2
RS_0x7f0d6eb52378 .resolv tri, L_0x55c48d648750, L_0x55c48d6488e0;
v0x55c48d645440_0 .net8 "dato", 31 0, RS_0x7f0d6eb52378;  2 drivers
v0x55c48d645530_0 .var "dir", 2 0;
v0x55c48d645600_0 .var "iA", 0 0;
v0x55c48d6456a0_0 .var "iB", 0 0;
E_0x55c48d5f1830 .event posedge, v0x55c48d621810_0;
L_0x55c48d6488e0 .functor MUXZ 32, o0x7f0d6eb525b8, v0x55c48d644af0_0, L_0x55c48d5f14e0, C4<>;
S_0x55c48d644020 .scope module, "m1" "memTrans" 4 26, 3 166 0, S_0x55c48d643ce0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "dir"
    .port_info 1 /INPUT 1 "LE"
    .port_info 2 /INOUT 32 "dato"
v0x55c48d6442c0_0 .net "LE", 0 0, v0x55c48d644cf0_0;  1 drivers
v0x55c48d6443a0 .array "PwrCntr", 0 4, 31 0;
v0x55c48d644460_0 .net *"_s0", 31 0, L_0x55c48d648500;  1 drivers
v0x55c48d644520_0 .net *"_s2", 3 0, L_0x55c48d6485c0;  1 drivers
L_0x7f0d6eaf4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c48d644600_0 .net *"_s5", 0 0, L_0x7f0d6eaf4018;  1 drivers
o0x7f0d6eb52348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55c48d644730_0 name=_s6
v0x55c48d644810_0 .net8 "dato", 31 0, RS_0x7f0d6eb52378;  alias, 2 drivers
v0x55c48d6448f0_0 .net "dir", 2 0, v0x55c48d645530_0;  1 drivers
E_0x55c48d626070/0 .event edge, v0x55c48d644810_0, v0x55c48d6448f0_0;
E_0x55c48d626070/1 .event negedge, v0x55c48d6442c0_0;
E_0x55c48d626070 .event/or E_0x55c48d626070/0, E_0x55c48d626070/1;
L_0x55c48d648500 .array/port v0x55c48d6443a0, L_0x55c48d6485c0;
L_0x55c48d6485c0 .concat [ 3 1 0 0], v0x55c48d645530_0, L_0x7f0d6eaf4018;
L_0x55c48d648750 .functor MUXZ 32, o0x7f0d6eb52348, L_0x55c48d648500, v0x55c48d644cf0_0, C4<>;
S_0x55c48d6458e0 .scope module, "mux0" "mux_2a1" 2 35, 3 62 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x55c48d645a90 .param/l "PwrC" 0 3 69, +C4<00000000000000000000000000000011>;
v0x55c48d645bb0_0 .net "iA", 0 0, v0x55c48d645600_0;  alias, 1 drivers
v0x55c48d645ca0_0 .net "iB", 0 0, v0x55c48d6456a0_0;  alias, 1 drivers
v0x55c48d645d70_0 .net "oMux", 0 0, L_0x55c48d648240;  alias, 1 drivers
v0x55c48d645e70_0 .net "s0", 0 0, v0x55c48d645200_0;  alias, 1 drivers
E_0x55c48d626310/0 .event negedge, v0x55c48d644de0_0;
E_0x55c48d626310/1 .event posedge, v0x55c48d644de0_0;
E_0x55c48d626310 .event/or E_0x55c48d626310/0, E_0x55c48d626310/1;
L_0x55c48d648240 .delay 1 (110,110,110) L_0x55c48d648240/d;
L_0x55c48d648240/d .functor MUXZ 1, v0x55c48d645600_0, v0x55c48d6456a0_0, v0x55c48d645200_0, C4<>;
S_0x55c48d645f70 .scope module, "nand0" "nand_ti" 2 21, 3 9 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNand"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
P_0x55c48d646140 .param/l "PwrC" 0 3 15, +C4<00000000000000000000000000000000>;
L_0x55c48d5ea5f0/d .functor NAND 1, v0x55c48d645600_0, v0x55c48d6456a0_0, C4<1>, C4<1>;
L_0x55c48d5ea5f0 .delay 1 (80,80,80) L_0x55c48d5ea5f0/d;
v0x55c48d6462b0_0 .net "iA", 0 0, v0x55c48d645600_0;  alias, 1 drivers
v0x55c48d6463c0_0 .net "iB", 0 0, v0x55c48d6456a0_0;  alias, 1 drivers
v0x55c48d6464d0_0 .net "oNand", 0 0, L_0x55c48d5ea5f0;  alias, 1 drivers
E_0x55c48d646230/0 .event negedge, v0x55c48d644e80_0;
E_0x55c48d646230/1 .event posedge, v0x55c48d644e80_0;
E_0x55c48d646230 .event/or E_0x55c48d646230/0, E_0x55c48d646230/1;
S_0x55c48d646590 .scope module, "nor0" "nor_ti" 2 26, 3 27 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNor"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
P_0x55c48d6467b0 .param/l "PwrC" 0 3 33, +C4<00000000000000000000000000000001>;
L_0x55c48d5e8480/d .functor NOR 1, v0x55c48d645600_0, v0x55c48d6456a0_0, C4<0>, C4<0>;
L_0x55c48d5e8480 .delay 1 (80,80,80) L_0x55c48d5e8480/d;
v0x55c48d646920_0 .net "iA", 0 0, v0x55c48d645600_0;  alias, 1 drivers
v0x55c48d6469e0_0 .net "iB", 0 0, v0x55c48d6456a0_0;  alias, 1 drivers
v0x55c48d646aa0_0 .net "oNor", 0 0, L_0x55c48d5e8480;  alias, 1 drivers
E_0x55c48d6468a0/0 .event negedge, v0x55c48d644f20_0;
E_0x55c48d6468a0/1 .event posedge, v0x55c48d644f20_0;
E_0x55c48d6468a0 .event/or E_0x55c48d6468a0/0, E_0x55c48d6468a0/1;
S_0x55c48d646bc0 .scope module, "not0" "not_ti" 2 31, 3 45 0, S_0x55c48d5f9f20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNot"
    .port_info 1 /INPUT 1 "iA"
P_0x55c48d646d90 .param/l "PwrC" 0 3 50, +C4<00000000000000000000000000000010>;
L_0x55c48d5ee960/d .functor NOT 1, v0x55c48d645600_0, C4<0>, C4<0>, C4<0>;
L_0x55c48d5ee960 .delay 1 (80,80,80) L_0x55c48d5ee960/d;
v0x55c48d646f20_0 .net "iA", 0 0, v0x55c48d645600_0;  alias, 1 drivers
v0x55c48d646fe0_0 .net "oNot", 0 0, L_0x55c48d5ee960;  alias, 1 drivers
E_0x55c48d646ea0/0 .event negedge, v0x55c48d644fc0_0;
E_0x55c48d646ea0/1 .event posedge, v0x55c48d644fc0_0;
E_0x55c48d646ea0 .event/or E_0x55c48d646ea0/0, E_0x55c48d646ea0/1;
    .scope S_0x55c48d645f70;
T_0 ;
    %wait E_0x55c48d646230;
    %vpi_call 3 20 "$display", "NAND PwrCntr[%d]: %d", P_0x55c48d646140, &A<v0x55c48d6443a0, 0> {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c48d6443a0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c48d6443a0, 4, 0;
    %vpi_call 3 22 "$display", "NAND PwrCntr[%d]: %d", P_0x55c48d646140, &A<v0x55c48d6443a0, 0> {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c48d646590;
T_1 ;
    %wait E_0x55c48d6468a0;
    %vpi_call 3 38 "$display", "NOR PwrCntr[%d]: %d", P_0x55c48d6467b0, &A<v0x55c48d6443a0, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c48d6443a0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c48d6443a0, 4, 0;
    %vpi_call 3 40 "$display", "NOR PwrCntr[%d]: %d", P_0x55c48d6467b0, &A<v0x55c48d6443a0, 1> {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c48d646bc0;
T_2 ;
    %wait E_0x55c48d646ea0;
    %vpi_call 3 55 "$display", "NOT PwrCntr[%d]: %d", P_0x55c48d646d90, &A<v0x55c48d6443a0, 2> {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c48d6443a0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c48d6443a0, 4, 0;
    %vpi_call 3 57 "$display", "NOT PwrCntr[%d]: %d", P_0x55c48d646d90, &A<v0x55c48d6443a0, 2> {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c48d6458e0;
T_3 ;
    %wait E_0x55c48d626310;
    %vpi_call 3 93 "$display", "MUX PwrCntr[%d]: %d", P_0x55c48d645a90, &A<v0x55c48d6443a0, 3> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c48d6443a0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c48d6443a0, 4, 0;
    %vpi_call 3 95 "$display", "MUX PwrCntr[%d]: %d", P_0x55c48d645a90, &A<v0x55c48d6443a0, 3> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c48d5fa140;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c48d6439e0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55c48d5fa140;
T_5 ;
    %wait E_0x55c48d5f0de0;
    %load/vec4 v0x55c48d621810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55c48d6203c0_0;
    %assign/vec4 v0x55c48d6203c0_0, 50;
    %load/vec4 v0x55c48d6438d0_0;
    %assign/vec4 v0x55c48d6438d0_0, 50;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c48d6177f0_0;
    %assign/vec4 v0x55c48d6203c0_0, 50;
    %load/vec4 v0x55c48d6177f0_0;
    %inv;
    %assign/vec4 v0x55c48d6438d0_0, 50;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c48d5fa140;
T_6 ;
    %wait E_0x55c48d5f1680;
    %vpi_call 3 127 "$display", "FFD PwrCntr[%d]: %d", P_0x55c48d60a180, &A<v0x55c48d6443a0, 4> {0 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c48d6443a0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c48d6443a0, 4, 0;
    %vpi_call 3 129 "$display", "FFD PwrCntr[%d]: %d", P_0x55c48d60a180, &A<v0x55c48d6443a0, 4> {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c48d5fa140;
T_7 ;
    %wait E_0x55c48d5f1c30;
    %vpi_func/r 3 133 "$realtime" {0 0 0};
    %store/real v0x55c48d643ac0_0;
    %vpi_call 3 134 "$display", "flanco: %d", v0x55c48d643b80_0 {0 0 0};
    %vpi_call 3 135 "$display", "cambio: %d", v0x55c48d643ac0_0 {0 0 0};
    %load/real v0x55c48d643ac0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x55c48d643b80_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c48d6439e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 3 139 "$display", "D. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x55c48d643ac0_0, v0x55c48d643b80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55c48d6439e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c48d6439e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 3 142 "$display", "D. Violaci\303\263n en thold en %d, con flanco %d. Captura de excepci\303\263n.", v0x55c48d643ac0_0, v0x55c48d643b80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55c48d6439e0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c48d5fa140;
T_8 ;
    %wait E_0x55c48d5f0de0;
    %vpi_func/r 3 149 "$realtime" {0 0 0};
    %store/real v0x55c48d643b80_0;
    %vpi_call 3 150 "$display", "flanco: %d", v0x55c48d643b80_0 {0 0 0};
    %vpi_call 3 151 "$display", "cambio: %d", v0x55c48d643ac0_0 {0 0 0};
    %load/real v0x55c48d643ac0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x55c48d643b80_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c48d6439e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 3 155 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x55c48d643ac0_0, v0x55c48d643b80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55c48d6439e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x55c48d643b80_0;
    %load/real v0x55c48d643ac0_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c48d6439e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %vpi_call 3 158 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x55c48d643ac0_0, v0x55c48d643b80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55c48d6439e0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c48d644020;
T_9 ;
    %wait E_0x55c48d626070;
    %load/vec4 v0x55c48d6442c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55c48d644810_0;
    %load/vec4 v0x55c48d6448f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x55c48d6443a0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c48d643ce0;
T_10 ;
    %vpi_call 4 34 "$dumpfile", "library.vcd" {0 0 0};
    %vpi_call 4 35 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55c48d643ce0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55c48d643ce0;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d644cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d644a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d644c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d645600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d6456a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d644bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c48d645200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c48d644af0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c48d645530_0, 0, 3;
T_11.0 ;
    %load/vec4 v0x55c48d645530_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %vpi_call 4 49 "$display", "Inicializando contador %d", v0x55c48d645530_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c48d644af0_0, 0, 32;
    %vpi_call 4 51 "$display", "Contador %d: %d ", v0x55c48d645530_0, v0x55c48d644af0_0 {0 0 0};
    %load/vec4 v0x55c48d645530_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c48d645530_0, 0, 3;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 2, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v0x55c48d644a50_0;
    %inv;
    %store/vec4 v0x55c48d644a50_0, 0, 1;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c48d644c50_0, 0, 1;
T_11.4 ;
    %delay 100, 0;
    %load/vec4 v0x55c48d644a50_0;
    %inv;
    %store/vec4 v0x55c48d644a50_0, 0, 1;
    %jmp T_11.4;
    %end;
    .thread T_11;
    .scope S_0x55c48d643ce0;
T_12 ;
    %wait E_0x55c48d5f1830;
    %pushi/vec4 10, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c48d5f0de0;
    %load/vec4 v0x55c48d645200_0;
    %load/vec4 v0x55c48d645600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c48d6456a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x55c48d6456a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55c48d645600_0, 0;
    %assign/vec4 v0x55c48d645200_0, 0;
    %delay 10, 0;
    %load/vec4 v0x55c48d644bb0_0;
    %inv;
    %store/vec4 v0x55c48d644bb0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c48d645530_0, 0, 3;
T_12.2 ;
    %load/vec4 v0x55c48d645530_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %load/vec4 v0x55c48d645440_0;
    %store/vec4 v0x55c48d644af0_0, 0, 32;
    %vpi_call 4 72 "$display", " ", " ", "PwrCntr[%d]: %d", v0x55c48d645530_0, v0x55c48d644af0_0 {0 0 0};
    %load/vec4 v0x55c48d645530_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c48d645530_0, 0, 3;
    %jmp T_12.2;
T_12.3 ;
    %delay 10, 0;
    %vpi_call 4 74 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "library_tb.v";
    "./library.v";
    "./tester.v";
